
hydro_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a670  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000674  0801a800  0801a800  0002a800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ae74  0801ae74  0003040c  2**0
                  CONTENTS
  4 .ARM          00000008  0801ae74  0801ae74  0002ae74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ae7c  0801ae7c  0003040c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ae7c  0801ae7c  0002ae7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ae80  0801ae80  0002ae80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000040c  20000000  0801ae84  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e088  20000410  0801b290  00030410  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2000e498  0801b290  0003e498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003040c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005dc99  00000000  00000000  00030435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000943c  00000000  00000000  0008e0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002178  00000000  00000000  00097510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001df0  00000000  00000000  00099688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d986  00000000  00000000  0009b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035693  00000000  00000000  000c8dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db5e2  00000000  00000000  000fe491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d9a73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009bb0  00000000  00000000  001d9ac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000410 	.word	0x20000410
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801a7e8 	.word	0x0801a7e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000414 	.word	0x20000414
 80001cc:	0801a7e8 	.word	0x0801a7e8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr

080001f4 <__aeabi_drsub>:
 80001f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f8:	e002      	b.n	8000200 <__adddf3>
 80001fa:	bf00      	nop

080001fc <__aeabi_dsub>:
 80001fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000200 <__adddf3>:
 8000200:	b530      	push	{r4, r5, lr}
 8000202:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000206:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800020a:	ea94 0f05 	teq	r4, r5
 800020e:	bf08      	it	eq
 8000210:	ea90 0f02 	teqeq	r0, r2
 8000214:	bf1f      	itttt	ne
 8000216:	ea54 0c00 	orrsne.w	ip, r4, r0
 800021a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000222:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000226:	f000 80e2 	beq.w	80003ee <__adddf3+0x1ee>
 800022a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000232:	bfb8      	it	lt
 8000234:	426d      	neglt	r5, r5
 8000236:	dd0c      	ble.n	8000252 <__adddf3+0x52>
 8000238:	442c      	add	r4, r5
 800023a:	ea80 0202 	eor.w	r2, r0, r2
 800023e:	ea81 0303 	eor.w	r3, r1, r3
 8000242:	ea82 0000 	eor.w	r0, r2, r0
 8000246:	ea83 0101 	eor.w	r1, r3, r1
 800024a:	ea80 0202 	eor.w	r2, r0, r2
 800024e:	ea81 0303 	eor.w	r3, r1, r3
 8000252:	2d36      	cmp	r5, #54	; 0x36
 8000254:	bf88      	it	hi
 8000256:	bd30      	pophi	{r4, r5, pc}
 8000258:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800025c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000260:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000264:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x70>
 800026a:	4240      	negs	r0, r0
 800026c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000270:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000274:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000278:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x84>
 800027e:	4252      	negs	r2, r2
 8000280:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000284:	ea94 0f05 	teq	r4, r5
 8000288:	f000 80a7 	beq.w	80003da <__adddf3+0x1da>
 800028c:	f1a4 0401 	sub.w	r4, r4, #1
 8000290:	f1d5 0e20 	rsbs	lr, r5, #32
 8000294:	db0d      	blt.n	80002b2 <__adddf3+0xb2>
 8000296:	fa02 fc0e 	lsl.w	ip, r2, lr
 800029a:	fa22 f205 	lsr.w	r2, r2, r5
 800029e:	1880      	adds	r0, r0, r2
 80002a0:	f141 0100 	adc.w	r1, r1, #0
 80002a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a8:	1880      	adds	r0, r0, r2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	4159      	adcs	r1, r3
 80002b0:	e00e      	b.n	80002d0 <__adddf3+0xd0>
 80002b2:	f1a5 0520 	sub.w	r5, r5, #32
 80002b6:	f10e 0e20 	add.w	lr, lr, #32
 80002ba:	2a01      	cmp	r2, #1
 80002bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c0:	bf28      	it	cs
 80002c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	18c0      	adds	r0, r0, r3
 80002cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d4:	d507      	bpl.n	80002e6 <__adddf3+0xe6>
 80002d6:	f04f 0e00 	mov.w	lr, #0
 80002da:	f1dc 0c00 	rsbs	ip, ip, #0
 80002de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ea:	d31b      	bcc.n	8000324 <__adddf3+0x124>
 80002ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f0:	d30c      	bcc.n	800030c <__adddf3+0x10c>
 80002f2:	0849      	lsrs	r1, r1, #1
 80002f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002fc:	f104 0401 	add.w	r4, r4, #1
 8000300:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000304:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000308:	f080 809a 	bcs.w	8000440 <__adddf3+0x240>
 800030c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000310:	bf08      	it	eq
 8000312:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000316:	f150 0000 	adcs.w	r0, r0, #0
 800031a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031e:	ea41 0105 	orr.w	r1, r1, r5
 8000322:	bd30      	pop	{r4, r5, pc}
 8000324:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000328:	4140      	adcs	r0, r0
 800032a:	eb41 0101 	adc.w	r1, r1, r1
 800032e:	3c01      	subs	r4, #1
 8000330:	bf28      	it	cs
 8000332:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000336:	d2e9      	bcs.n	800030c <__adddf3+0x10c>
 8000338:	f091 0f00 	teq	r1, #0
 800033c:	bf04      	itt	eq
 800033e:	4601      	moveq	r1, r0
 8000340:	2000      	moveq	r0, #0
 8000342:	fab1 f381 	clz	r3, r1
 8000346:	bf08      	it	eq
 8000348:	3320      	addeq	r3, #32
 800034a:	f1a3 030b 	sub.w	r3, r3, #11
 800034e:	f1b3 0220 	subs.w	r2, r3, #32
 8000352:	da0c      	bge.n	800036e <__adddf3+0x16e>
 8000354:	320c      	adds	r2, #12
 8000356:	dd08      	ble.n	800036a <__adddf3+0x16a>
 8000358:	f102 0c14 	add.w	ip, r2, #20
 800035c:	f1c2 020c 	rsb	r2, r2, #12
 8000360:	fa01 f00c 	lsl.w	r0, r1, ip
 8000364:	fa21 f102 	lsr.w	r1, r1, r2
 8000368:	e00c      	b.n	8000384 <__adddf3+0x184>
 800036a:	f102 0214 	add.w	r2, r2, #20
 800036e:	bfd8      	it	le
 8000370:	f1c2 0c20 	rsble	ip, r2, #32
 8000374:	fa01 f102 	lsl.w	r1, r1, r2
 8000378:	fa20 fc0c 	lsr.w	ip, r0, ip
 800037c:	bfdc      	itt	le
 800037e:	ea41 010c 	orrle.w	r1, r1, ip
 8000382:	4090      	lslle	r0, r2
 8000384:	1ae4      	subs	r4, r4, r3
 8000386:	bfa2      	ittt	ge
 8000388:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800038c:	4329      	orrge	r1, r5
 800038e:	bd30      	popge	{r4, r5, pc}
 8000390:	ea6f 0404 	mvn.w	r4, r4
 8000394:	3c1f      	subs	r4, #31
 8000396:	da1c      	bge.n	80003d2 <__adddf3+0x1d2>
 8000398:	340c      	adds	r4, #12
 800039a:	dc0e      	bgt.n	80003ba <__adddf3+0x1ba>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0220 	rsb	r2, r4, #32
 80003a4:	fa20 f004 	lsr.w	r0, r0, r4
 80003a8:	fa01 f302 	lsl.w	r3, r1, r2
 80003ac:	ea40 0003 	orr.w	r0, r0, r3
 80003b0:	fa21 f304 	lsr.w	r3, r1, r4
 80003b4:	ea45 0103 	orr.w	r1, r5, r3
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	f1c4 040c 	rsb	r4, r4, #12
 80003be:	f1c4 0220 	rsb	r2, r4, #32
 80003c2:	fa20 f002 	lsr.w	r0, r0, r2
 80003c6:	fa01 f304 	lsl.w	r3, r1, r4
 80003ca:	ea40 0003 	orr.w	r0, r0, r3
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	fa21 f004 	lsr.w	r0, r1, r4
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	f094 0f00 	teq	r4, #0
 80003de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003e2:	bf06      	itte	eq
 80003e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e8:	3401      	addeq	r4, #1
 80003ea:	3d01      	subne	r5, #1
 80003ec:	e74e      	b.n	800028c <__adddf3+0x8c>
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf18      	it	ne
 80003f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f8:	d029      	beq.n	800044e <__adddf3+0x24e>
 80003fa:	ea94 0f05 	teq	r4, r5
 80003fe:	bf08      	it	eq
 8000400:	ea90 0f02 	teqeq	r0, r2
 8000404:	d005      	beq.n	8000412 <__adddf3+0x212>
 8000406:	ea54 0c00 	orrs.w	ip, r4, r0
 800040a:	bf04      	itt	eq
 800040c:	4619      	moveq	r1, r3
 800040e:	4610      	moveq	r0, r2
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	ea91 0f03 	teq	r1, r3
 8000416:	bf1e      	ittt	ne
 8000418:	2100      	movne	r1, #0
 800041a:	2000      	movne	r0, #0
 800041c:	bd30      	popne	{r4, r5, pc}
 800041e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000422:	d105      	bne.n	8000430 <__adddf3+0x230>
 8000424:	0040      	lsls	r0, r0, #1
 8000426:	4149      	adcs	r1, r1
 8000428:	bf28      	it	cs
 800042a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042e:	bd30      	pop	{r4, r5, pc}
 8000430:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000434:	bf3c      	itt	cc
 8000436:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800043a:	bd30      	popcc	{r4, r5, pc}
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000444:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000448:	f04f 0000 	mov.w	r0, #0
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf1a      	itte	ne
 8000454:	4619      	movne	r1, r3
 8000456:	4610      	movne	r0, r2
 8000458:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800045c:	bf1c      	itt	ne
 800045e:	460b      	movne	r3, r1
 8000460:	4602      	movne	r2, r0
 8000462:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000466:	bf06      	itte	eq
 8000468:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800046c:	ea91 0f03 	teqeq	r1, r3
 8000470:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	bf00      	nop

08000478 <__aeabi_ui2d>:
 8000478:	f090 0f00 	teq	r0, #0
 800047c:	bf04      	itt	eq
 800047e:	2100      	moveq	r1, #0
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000488:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048c:	f04f 0500 	mov.w	r5, #0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e750      	b.n	8000338 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_i2d>:
 8000498:	f090 0f00 	teq	r0, #0
 800049c:	bf04      	itt	eq
 800049e:	2100      	moveq	r1, #0
 80004a0:	4770      	bxeq	lr
 80004a2:	b530      	push	{r4, r5, lr}
 80004a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b0:	bf48      	it	mi
 80004b2:	4240      	negmi	r0, r0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e73e      	b.n	8000338 <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_f2d>:
 80004bc:	0042      	lsls	r2, r0, #1
 80004be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ca:	bf1f      	itttt	ne
 80004cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d8:	4770      	bxne	lr
 80004da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004de:	bf08      	it	eq
 80004e0:	4770      	bxeq	lr
 80004e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e6:	bf04      	itt	eq
 80004e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	e71c      	b.n	8000338 <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_ul2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	e00a      	b.n	8000526 <__aeabi_l2d+0x16>

08000510 <__aeabi_l2d>:
 8000510:	ea50 0201 	orrs.w	r2, r0, r1
 8000514:	bf08      	it	eq
 8000516:	4770      	bxeq	lr
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051e:	d502      	bpl.n	8000526 <__aeabi_l2d+0x16>
 8000520:	4240      	negs	r0, r0
 8000522:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000526:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800052a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000532:	f43f aed8 	beq.w	80002e6 <__adddf3+0xe6>
 8000536:	f04f 0203 	mov.w	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054e:	f1c2 0320 	rsb	r3, r2, #32
 8000552:	fa00 fc03 	lsl.w	ip, r0, r3
 8000556:	fa20 f002 	lsr.w	r0, r0, r2
 800055a:	fa01 fe03 	lsl.w	lr, r1, r3
 800055e:	ea40 000e 	orr.w	r0, r0, lr
 8000562:	fa21 f102 	lsr.w	r1, r1, r2
 8000566:	4414      	add	r4, r2
 8000568:	e6bd      	b.n	80002e6 <__adddf3+0xe6>
 800056a:	bf00      	nop

0800056c <__aeabi_dmul>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000572:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000576:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800057a:	bf1d      	ittte	ne
 800057c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000580:	ea94 0f0c 	teqne	r4, ip
 8000584:	ea95 0f0c 	teqne	r5, ip
 8000588:	f000 f8de 	bleq	8000748 <__aeabi_dmul+0x1dc>
 800058c:	442c      	add	r4, r5
 800058e:	ea81 0603 	eor.w	r6, r1, r3
 8000592:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000596:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800059a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059e:	bf18      	it	ne
 80005a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005ac:	d038      	beq.n	8000620 <__aeabi_dmul+0xb4>
 80005ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80005b2:	f04f 0500 	mov.w	r5, #0
 80005b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005c2:	f04f 0600 	mov.w	r6, #0
 80005c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ca:	f09c 0f00 	teq	ip, #0
 80005ce:	bf18      	it	ne
 80005d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e0:	d204      	bcs.n	80005ec <__aeabi_dmul+0x80>
 80005e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e6:	416d      	adcs	r5, r5
 80005e8:	eb46 0606 	adc.w	r6, r6, r6
 80005ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000600:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000604:	bf88      	it	hi
 8000606:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800060a:	d81e      	bhi.n	800064a <__aeabi_dmul+0xde>
 800060c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000624:	ea46 0101 	orr.w	r1, r6, r1
 8000628:	ea40 0002 	orr.w	r0, r0, r2
 800062c:	ea81 0103 	eor.w	r1, r1, r3
 8000630:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000634:	bfc2      	ittt	gt
 8000636:	ebd4 050c 	rsbsgt	r5, r4, ip
 800063a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063e:	bd70      	popgt	{r4, r5, r6, pc}
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f04f 0e00 	mov.w	lr, #0
 8000648:	3c01      	subs	r4, #1
 800064a:	f300 80ab 	bgt.w	80007a4 <__aeabi_dmul+0x238>
 800064e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000652:	bfde      	ittt	le
 8000654:	2000      	movle	r0, #0
 8000656:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800065a:	bd70      	pople	{r4, r5, r6, pc}
 800065c:	f1c4 0400 	rsb	r4, r4, #0
 8000660:	3c20      	subs	r4, #32
 8000662:	da35      	bge.n	80006d0 <__aeabi_dmul+0x164>
 8000664:	340c      	adds	r4, #12
 8000666:	dc1b      	bgt.n	80006a0 <__aeabi_dmul+0x134>
 8000668:	f104 0414 	add.w	r4, r4, #20
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f305 	lsl.w	r3, r0, r5
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f205 	lsl.w	r2, r1, r5
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	fa21 f604 	lsr.w	r6, r1, r4
 8000690:	eb42 0106 	adc.w	r1, r2, r6
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f1c4 040c 	rsb	r4, r4, #12
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f304 	lsl.w	r3, r0, r4
 80006ac:	fa20 f005 	lsr.w	r0, r0, r5
 80006b0:	fa01 f204 	lsl.w	r2, r1, r4
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	f141 0100 	adc.w	r1, r1, #0
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f205 	lsl.w	r2, r0, r5
 80006d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006dc:	fa20 f304 	lsr.w	r3, r0, r4
 80006e0:	fa01 f205 	lsl.w	r2, r1, r5
 80006e4:	ea43 0302 	orr.w	r3, r3, r2
 80006e8:	fa21 f004 	lsr.w	r0, r1, r4
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	fa21 f204 	lsr.w	r2, r1, r4
 80006f4:	ea20 0002 	bic.w	r0, r0, r2
 80006f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000700:	bf08      	it	eq
 8000702:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f094 0f00 	teq	r4, #0
 800070c:	d10f      	bne.n	800072e <__aeabi_dmul+0x1c2>
 800070e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000712:	0040      	lsls	r0, r0, #1
 8000714:	eb41 0101 	adc.w	r1, r1, r1
 8000718:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800071c:	bf08      	it	eq
 800071e:	3c01      	subeq	r4, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1a6>
 8000722:	ea41 0106 	orr.w	r1, r1, r6
 8000726:	f095 0f00 	teq	r5, #0
 800072a:	bf18      	it	ne
 800072c:	4770      	bxne	lr
 800072e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000732:	0052      	lsls	r2, r2, #1
 8000734:	eb43 0303 	adc.w	r3, r3, r3
 8000738:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800073c:	bf08      	it	eq
 800073e:	3d01      	subeq	r5, #1
 8000740:	d0f7      	beq.n	8000732 <__aeabi_dmul+0x1c6>
 8000742:	ea43 0306 	orr.w	r3, r3, r6
 8000746:	4770      	bx	lr
 8000748:	ea94 0f0c 	teq	r4, ip
 800074c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000750:	bf18      	it	ne
 8000752:	ea95 0f0c 	teqne	r5, ip
 8000756:	d00c      	beq.n	8000772 <__aeabi_dmul+0x206>
 8000758:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075c:	bf18      	it	ne
 800075e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000762:	d1d1      	bne.n	8000708 <__aeabi_dmul+0x19c>
 8000764:	ea81 0103 	eor.w	r1, r1, r3
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	f04f 0000 	mov.w	r0, #0
 8000770:	bd70      	pop	{r4, r5, r6, pc}
 8000772:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000776:	bf06      	itte	eq
 8000778:	4610      	moveq	r0, r2
 800077a:	4619      	moveq	r1, r3
 800077c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000780:	d019      	beq.n	80007b6 <__aeabi_dmul+0x24a>
 8000782:	ea94 0f0c 	teq	r4, ip
 8000786:	d102      	bne.n	800078e <__aeabi_dmul+0x222>
 8000788:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800078c:	d113      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 800078e:	ea95 0f0c 	teq	r5, ip
 8000792:	d105      	bne.n	80007a0 <__aeabi_dmul+0x234>
 8000794:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000798:	bf1c      	itt	ne
 800079a:	4610      	movne	r0, r2
 800079c:	4619      	movne	r1, r3
 800079e:	d10a      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007be:	bd70      	pop	{r4, r5, r6, pc}

080007c0 <__aeabi_ddiv>:
 80007c0:	b570      	push	{r4, r5, r6, lr}
 80007c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ce:	bf1d      	ittte	ne
 80007d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d4:	ea94 0f0c 	teqne	r4, ip
 80007d8:	ea95 0f0c 	teqne	r5, ip
 80007dc:	f000 f8a7 	bleq	800092e <__aeabi_ddiv+0x16e>
 80007e0:	eba4 0405 	sub.w	r4, r4, r5
 80007e4:	ea81 0e03 	eor.w	lr, r1, r3
 80007e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f0:	f000 8088 	beq.w	8000904 <__aeabi_ddiv+0x144>
 80007f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000800:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000804:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000808:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800080c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000810:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000814:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000818:	429d      	cmp	r5, r3
 800081a:	bf08      	it	eq
 800081c:	4296      	cmpeq	r6, r2
 800081e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000822:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000826:	d202      	bcs.n	800082e <__aeabi_ddiv+0x6e>
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	1ab6      	subs	r6, r6, r2
 8000830:	eb65 0503 	sbc.w	r5, r5, r3
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 000c 	orrcs.w	r0, r0, ip
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800089c:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a0:	d018      	beq.n	80008d4 <__aeabi_ddiv+0x114>
 80008a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008be:	d1c0      	bne.n	8000842 <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	d10b      	bne.n	80008de <__aeabi_ddiv+0x11e>
 80008c6:	ea41 0100 	orr.w	r1, r1, r0
 80008ca:	f04f 0000 	mov.w	r0, #0
 80008ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008d2:	e7b6      	b.n	8000842 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	bf04      	itt	eq
 80008da:	4301      	orreq	r1, r0
 80008dc:	2000      	moveq	r0, #0
 80008de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008e2:	bf88      	it	hi
 80008e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e8:	f63f aeaf 	bhi.w	800064a <__aeabi_dmul+0xde>
 80008ec:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f0:	bf04      	itt	eq
 80008f2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008fa:	f150 0000 	adcs.w	r0, r0, #0
 80008fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000902:	bd70      	pop	{r4, r5, r6, pc}
 8000904:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000908:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800090c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000910:	bfc2      	ittt	gt
 8000912:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000916:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800091a:	bd70      	popgt	{r4, r5, r6, pc}
 800091c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000920:	f04f 0e00 	mov.w	lr, #0
 8000924:	3c01      	subs	r4, #1
 8000926:	e690      	b.n	800064a <__aeabi_dmul+0xde>
 8000928:	ea45 0e06 	orr.w	lr, r5, r6
 800092c:	e68d      	b.n	800064a <__aeabi_dmul+0xde>
 800092e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000932:	ea94 0f0c 	teq	r4, ip
 8000936:	bf08      	it	eq
 8000938:	ea95 0f0c 	teqeq	r5, ip
 800093c:	f43f af3b 	beq.w	80007b6 <__aeabi_dmul+0x24a>
 8000940:	ea94 0f0c 	teq	r4, ip
 8000944:	d10a      	bne.n	800095c <__aeabi_ddiv+0x19c>
 8000946:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094a:	f47f af34 	bne.w	80007b6 <__aeabi_dmul+0x24a>
 800094e:	ea95 0f0c 	teq	r5, ip
 8000952:	f47f af25 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e72c      	b.n	80007b6 <__aeabi_dmul+0x24a>
 800095c:	ea95 0f0c 	teq	r5, ip
 8000960:	d106      	bne.n	8000970 <__aeabi_ddiv+0x1b0>
 8000962:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000966:	f43f aefd 	beq.w	8000764 <__aeabi_dmul+0x1f8>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e722      	b.n	80007b6 <__aeabi_dmul+0x24a>
 8000970:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000974:	bf18      	it	ne
 8000976:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800097a:	f47f aec5 	bne.w	8000708 <__aeabi_dmul+0x19c>
 800097e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000982:	f47f af0d 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000986:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800098a:	f47f aeeb 	bne.w	8000764 <__aeabi_dmul+0x1f8>
 800098e:	e712      	b.n	80007b6 <__aeabi_dmul+0x24a>

08000990 <__gedf2>:
 8000990:	f04f 3cff 	mov.w	ip, #4294967295
 8000994:	e006      	b.n	80009a4 <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__ledf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	e002      	b.n	80009a4 <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__cmpdf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b4:	bf18      	it	ne
 80009b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ba:	d01b      	beq.n	80009f4 <__cmpdf2+0x54>
 80009bc:	b001      	add	sp, #4
 80009be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009c2:	bf0c      	ite	eq
 80009c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c8:	ea91 0f03 	teqne	r1, r3
 80009cc:	bf02      	ittt	eq
 80009ce:	ea90 0f02 	teqeq	r0, r2
 80009d2:	2000      	moveq	r0, #0
 80009d4:	4770      	bxeq	lr
 80009d6:	f110 0f00 	cmn.w	r0, #0
 80009da:	ea91 0f03 	teq	r1, r3
 80009de:	bf58      	it	pl
 80009e0:	4299      	cmppl	r1, r3
 80009e2:	bf08      	it	eq
 80009e4:	4290      	cmpeq	r0, r2
 80009e6:	bf2c      	ite	cs
 80009e8:	17d8      	asrcs	r0, r3, #31
 80009ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ee:	f040 0001 	orr.w	r0, r0, #1
 80009f2:	4770      	bx	lr
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__cmpdf2+0x64>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d107      	bne.n	8000a14 <__cmpdf2+0x74>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d1d6      	bne.n	80009bc <__cmpdf2+0x1c>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d0d3      	beq.n	80009bc <__cmpdf2+0x1c>
 8000a14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_cdrcmple>:
 8000a1c:	4684      	mov	ip, r0
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4662      	mov	r2, ip
 8000a22:	468c      	mov	ip, r1
 8000a24:	4619      	mov	r1, r3
 8000a26:	4663      	mov	r3, ip
 8000a28:	e000      	b.n	8000a2c <__aeabi_cdcmpeq>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_cdcmpeq>:
 8000a2c:	b501      	push	{r0, lr}
 8000a2e:	f7ff ffb7 	bl	80009a0 <__cmpdf2>
 8000a32:	2800      	cmp	r0, #0
 8000a34:	bf48      	it	mi
 8000a36:	f110 0f00 	cmnmi.w	r0, #0
 8000a3a:	bd01      	pop	{r0, pc}

08000a3c <__aeabi_dcmpeq>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff fff4 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a44:	bf0c      	ite	eq
 8000a46:	2001      	moveq	r0, #1
 8000a48:	2000      	movne	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmplt>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffea 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a58:	bf34      	ite	cc
 8000a5a:	2001      	movcc	r0, #1
 8000a5c:	2000      	movcs	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmple>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffe0 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpge>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffce 	bl	8000a1c <__aeabi_cdrcmple>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpgt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffc4 	bl	8000a1c <__aeabi_cdrcmple>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpun>:
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__aeabi_dcmpun+0x10>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d10a      	bne.n	8000ac6 <__aeabi_dcmpun+0x26>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__aeabi_dcmpun+0x20>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d102      	bne.n	8000ac6 <__aeabi_dcmpun+0x26>
 8000ac0:	f04f 0000 	mov.w	r0, #0
 8000ac4:	4770      	bx	lr
 8000ac6:	f04f 0001 	mov.w	r0, #1
 8000aca:	4770      	bx	lr

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b9a6 	b.w	8000f60 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f83e 	bl	8000c9c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_d2lz>:
 8000c2c:	b538      	push	{r3, r4, r5, lr}
 8000c2e:	460c      	mov	r4, r1
 8000c30:	4605      	mov	r5, r0
 8000c32:	4621      	mov	r1, r4
 8000c34:	4628      	mov	r0, r5
 8000c36:	2200      	movs	r2, #0
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f7ff ff09 	bl	8000a50 <__aeabi_dcmplt>
 8000c3e:	b928      	cbnz	r0, 8000c4c <__aeabi_d2lz+0x20>
 8000c40:	4628      	mov	r0, r5
 8000c42:	4621      	mov	r1, r4
 8000c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c48:	f000 b80a 	b.w	8000c60 <__aeabi_d2ulz>
 8000c4c:	4628      	mov	r0, r5
 8000c4e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c52:	f000 f805 	bl	8000c60 <__aeabi_d2ulz>
 8000c56:	4240      	negs	r0, r0
 8000c58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5c:	bd38      	pop	{r3, r4, r5, pc}
 8000c5e:	bf00      	nop

08000c60 <__aeabi_d2ulz>:
 8000c60:	b5d0      	push	{r4, r6, r7, lr}
 8000c62:	2200      	movs	r2, #0
 8000c64:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <__aeabi_d2ulz+0x34>)
 8000c66:	4606      	mov	r6, r0
 8000c68:	460f      	mov	r7, r1
 8000c6a:	f7ff fc7f 	bl	800056c <__aeabi_dmul>
 8000c6e:	f7ff ff55 	bl	8000b1c <__aeabi_d2uiz>
 8000c72:	4604      	mov	r4, r0
 8000c74:	f7ff fc00 	bl	8000478 <__aeabi_ui2d>
 8000c78:	2200      	movs	r2, #0
 8000c7a:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <__aeabi_d2ulz+0x38>)
 8000c7c:	f7ff fc76 	bl	800056c <__aeabi_dmul>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	4630      	mov	r0, r6
 8000c86:	4639      	mov	r1, r7
 8000c88:	f7ff fab8 	bl	80001fc <__aeabi_dsub>
 8000c8c:	f7ff ff46 	bl	8000b1c <__aeabi_d2uiz>
 8000c90:	4621      	mov	r1, r4
 8000c92:	bdd0      	pop	{r4, r6, r7, pc}
 8000c94:	3df00000 	.word	0x3df00000
 8000c98:	41f00000 	.word	0x41f00000

08000c9c <__udivmoddi4>:
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	9e08      	ldr	r6, [sp, #32]
 8000ca2:	460d      	mov	r5, r1
 8000ca4:	4604      	mov	r4, r0
 8000ca6:	468e      	mov	lr, r1
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	f040 8083 	bne.w	8000db4 <__udivmoddi4+0x118>
 8000cae:	428a      	cmp	r2, r1
 8000cb0:	4617      	mov	r7, r2
 8000cb2:	d947      	bls.n	8000d44 <__udivmoddi4+0xa8>
 8000cb4:	fab2 f382 	clz	r3, r2
 8000cb8:	b14b      	cbz	r3, 8000cce <__udivmoddi4+0x32>
 8000cba:	f1c3 0120 	rsb	r1, r3, #32
 8000cbe:	fa05 fe03 	lsl.w	lr, r5, r3
 8000cc2:	fa20 f101 	lsr.w	r1, r0, r1
 8000cc6:	409f      	lsls	r7, r3
 8000cc8:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ccc:	409c      	lsls	r4, r3
 8000cce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd2:	fbbe fcf8 	udiv	ip, lr, r8
 8000cd6:	fa1f f987 	uxth.w	r9, r7
 8000cda:	fb08 e21c 	mls	r2, r8, ip, lr
 8000cde:	fb0c f009 	mul.w	r0, ip, r9
 8000ce2:	0c21      	lsrs	r1, r4, #16
 8000ce4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ce8:	4290      	cmp	r0, r2
 8000cea:	d90a      	bls.n	8000d02 <__udivmoddi4+0x66>
 8000cec:	18ba      	adds	r2, r7, r2
 8000cee:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000cf2:	f080 8118 	bcs.w	8000f26 <__udivmoddi4+0x28a>
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	f240 8115 	bls.w	8000f26 <__udivmoddi4+0x28a>
 8000cfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d00:	443a      	add	r2, r7
 8000d02:	1a12      	subs	r2, r2, r0
 8000d04:	fbb2 f0f8 	udiv	r0, r2, r8
 8000d08:	fb08 2210 	mls	r2, r8, r0, r2
 8000d0c:	fb00 f109 	mul.w	r1, r0, r9
 8000d10:	b2a4      	uxth	r4, r4
 8000d12:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d16:	42a1      	cmp	r1, r4
 8000d18:	d909      	bls.n	8000d2e <__udivmoddi4+0x92>
 8000d1a:	193c      	adds	r4, r7, r4
 8000d1c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d20:	f080 8103 	bcs.w	8000f2a <__udivmoddi4+0x28e>
 8000d24:	42a1      	cmp	r1, r4
 8000d26:	f240 8100 	bls.w	8000f2a <__udivmoddi4+0x28e>
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	443c      	add	r4, r7
 8000d2e:	1a64      	subs	r4, r4, r1
 8000d30:	2100      	movs	r1, #0
 8000d32:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d36:	b11e      	cbz	r6, 8000d40 <__udivmoddi4+0xa4>
 8000d38:	2200      	movs	r2, #0
 8000d3a:	40dc      	lsrs	r4, r3
 8000d3c:	e9c6 4200 	strd	r4, r2, [r6]
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	b902      	cbnz	r2, 8000d48 <__udivmoddi4+0xac>
 8000d46:	deff      	udf	#255	; 0xff
 8000d48:	fab2 f382 	clz	r3, r2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14f      	bne.n	8000df0 <__udivmoddi4+0x154>
 8000d50:	1a8d      	subs	r5, r1, r2
 8000d52:	2101      	movs	r1, #1
 8000d54:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d58:	fa1f f882 	uxth.w	r8, r2
 8000d5c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000d60:	fb0e 551c 	mls	r5, lr, ip, r5
 8000d64:	fb08 f00c 	mul.w	r0, r8, ip
 8000d68:	0c22      	lsrs	r2, r4, #16
 8000d6a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000d6e:	42a8      	cmp	r0, r5
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0xe6>
 8000d72:	197d      	adds	r5, r7, r5
 8000d74:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000d78:	d202      	bcs.n	8000d80 <__udivmoddi4+0xe4>
 8000d7a:	42a8      	cmp	r0, r5
 8000d7c:	f200 80e9 	bhi.w	8000f52 <__udivmoddi4+0x2b6>
 8000d80:	4694      	mov	ip, r2
 8000d82:	1a2d      	subs	r5, r5, r0
 8000d84:	fbb5 f0fe 	udiv	r0, r5, lr
 8000d88:	fb0e 5510 	mls	r5, lr, r0, r5
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	b2a4      	uxth	r4, r4
 8000d92:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d96:	45a0      	cmp	r8, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x10e>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da0:	d202      	bcs.n	8000da8 <__udivmoddi4+0x10c>
 8000da2:	45a0      	cmp	r8, r4
 8000da4:	f200 80d9 	bhi.w	8000f5a <__udivmoddi4+0x2be>
 8000da8:	4610      	mov	r0, r2
 8000daa:	eba4 0408 	sub.w	r4, r4, r8
 8000dae:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000db2:	e7c0      	b.n	8000d36 <__udivmoddi4+0x9a>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x12e>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	f000 80b1 	beq.w	8000f20 <__udivmoddi4+0x284>
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	e9c6 0500 	strd	r0, r5, [r6]
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	fab3 f183 	clz	r1, r3
 8000dce:	2900      	cmp	r1, #0
 8000dd0:	d14b      	bne.n	8000e6a <__udivmoddi4+0x1ce>
 8000dd2:	42ab      	cmp	r3, r5
 8000dd4:	d302      	bcc.n	8000ddc <__udivmoddi4+0x140>
 8000dd6:	4282      	cmp	r2, r0
 8000dd8:	f200 80b9 	bhi.w	8000f4e <__udivmoddi4+0x2b2>
 8000ddc:	1a84      	subs	r4, r0, r2
 8000dde:	eb65 0303 	sbc.w	r3, r5, r3
 8000de2:	2001      	movs	r0, #1
 8000de4:	469e      	mov	lr, r3
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d0aa      	beq.n	8000d40 <__udivmoddi4+0xa4>
 8000dea:	e9c6 4e00 	strd	r4, lr, [r6]
 8000dee:	e7a7      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000df0:	409f      	lsls	r7, r3
 8000df2:	f1c3 0220 	rsb	r2, r3, #32
 8000df6:	40d1      	lsrs	r1, r2
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e00:	fa1f f887 	uxth.w	r8, r7
 8000e04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e08:	fa24 f202 	lsr.w	r2, r4, r2
 8000e0c:	409d      	lsls	r5, r3
 8000e0e:	fb00 fc08 	mul.w	ip, r0, r8
 8000e12:	432a      	orrs	r2, r5
 8000e14:	0c15      	lsrs	r5, r2, #16
 8000e16:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000e1a:	45ac      	cmp	ip, r5
 8000e1c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0x19a>
 8000e22:	197d      	adds	r5, r7, r5
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	f080 808f 	bcs.w	8000f4a <__udivmoddi4+0x2ae>
 8000e2c:	45ac      	cmp	ip, r5
 8000e2e:	f240 808c 	bls.w	8000f4a <__udivmoddi4+0x2ae>
 8000e32:	3802      	subs	r0, #2
 8000e34:	443d      	add	r5, r7
 8000e36:	eba5 050c 	sub.w	r5, r5, ip
 8000e3a:	fbb5 f1fe 	udiv	r1, r5, lr
 8000e3e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000e42:	fb01 f908 	mul.w	r9, r1, r8
 8000e46:	b295      	uxth	r5, r2
 8000e48:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000e4c:	45a9      	cmp	r9, r5
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x1c4>
 8000e50:	197d      	adds	r5, r7, r5
 8000e52:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e56:	d274      	bcs.n	8000f42 <__udivmoddi4+0x2a6>
 8000e58:	45a9      	cmp	r9, r5
 8000e5a:	d972      	bls.n	8000f42 <__udivmoddi4+0x2a6>
 8000e5c:	3902      	subs	r1, #2
 8000e5e:	443d      	add	r5, r7
 8000e60:	eba5 0509 	sub.w	r5, r5, r9
 8000e64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e68:	e778      	b.n	8000d5c <__udivmoddi4+0xc0>
 8000e6a:	f1c1 0720 	rsb	r7, r1, #32
 8000e6e:	408b      	lsls	r3, r1
 8000e70:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e74:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e78:	fa25 f407 	lsr.w	r4, r5, r7
 8000e7c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e80:	fbb4 f9fe 	udiv	r9, r4, lr
 8000e84:	fa1f f88c 	uxth.w	r8, ip
 8000e88:	fb0e 4419 	mls	r4, lr, r9, r4
 8000e8c:	fa20 f307 	lsr.w	r3, r0, r7
 8000e90:	fb09 fa08 	mul.w	sl, r9, r8
 8000e94:	408d      	lsls	r5, r1
 8000e96:	431d      	orrs	r5, r3
 8000e98:	0c2b      	lsrs	r3, r5, #16
 8000e9a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e9e:	45a2      	cmp	sl, r4
 8000ea0:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea4:	fa00 f301 	lsl.w	r3, r0, r1
 8000ea8:	d909      	bls.n	8000ebe <__udivmoddi4+0x222>
 8000eaa:	eb1c 0404 	adds.w	r4, ip, r4
 8000eae:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eb2:	d248      	bcs.n	8000f46 <__udivmoddi4+0x2aa>
 8000eb4:	45a2      	cmp	sl, r4
 8000eb6:	d946      	bls.n	8000f46 <__udivmoddi4+0x2aa>
 8000eb8:	f1a9 0902 	sub.w	r9, r9, #2
 8000ebc:	4464      	add	r4, ip
 8000ebe:	eba4 040a 	sub.w	r4, r4, sl
 8000ec2:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ec6:	fb0e 4410 	mls	r4, lr, r0, r4
 8000eca:	fb00 fa08 	mul.w	sl, r0, r8
 8000ece:	b2ad      	uxth	r5, r5
 8000ed0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ed4:	45a2      	cmp	sl, r4
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x24e>
 8000ed8:	eb1c 0404 	adds.w	r4, ip, r4
 8000edc:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ee0:	d22d      	bcs.n	8000f3e <__udivmoddi4+0x2a2>
 8000ee2:	45a2      	cmp	sl, r4
 8000ee4:	d92b      	bls.n	8000f3e <__udivmoddi4+0x2a2>
 8000ee6:	3802      	subs	r0, #2
 8000ee8:	4464      	add	r4, ip
 8000eea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eee:	fba0 8902 	umull	r8, r9, r0, r2
 8000ef2:	eba4 040a 	sub.w	r4, r4, sl
 8000ef6:	454c      	cmp	r4, r9
 8000ef8:	46c6      	mov	lr, r8
 8000efa:	464d      	mov	r5, r9
 8000efc:	d319      	bcc.n	8000f32 <__udivmoddi4+0x296>
 8000efe:	d016      	beq.n	8000f2e <__udivmoddi4+0x292>
 8000f00:	b15e      	cbz	r6, 8000f1a <__udivmoddi4+0x27e>
 8000f02:	ebb3 020e 	subs.w	r2, r3, lr
 8000f06:	eb64 0405 	sbc.w	r4, r4, r5
 8000f0a:	fa04 f707 	lsl.w	r7, r4, r7
 8000f0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f12:	431f      	orrs	r7, r3
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	e9c6 7400 	strd	r7, r4, [r6]
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f20:	4631      	mov	r1, r6
 8000f22:	4630      	mov	r0, r6
 8000f24:	e70c      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000f26:	468c      	mov	ip, r1
 8000f28:	e6eb      	b.n	8000d02 <__udivmoddi4+0x66>
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	e6ff      	b.n	8000d2e <__udivmoddi4+0x92>
 8000f2e:	4543      	cmp	r3, r8
 8000f30:	d2e6      	bcs.n	8000f00 <__udivmoddi4+0x264>
 8000f32:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f36:	eb69 050c 	sbc.w	r5, r9, ip
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7e0      	b.n	8000f00 <__udivmoddi4+0x264>
 8000f3e:	4628      	mov	r0, r5
 8000f40:	e7d3      	b.n	8000eea <__udivmoddi4+0x24e>
 8000f42:	4611      	mov	r1, r2
 8000f44:	e78c      	b.n	8000e60 <__udivmoddi4+0x1c4>
 8000f46:	4681      	mov	r9, r0
 8000f48:	e7b9      	b.n	8000ebe <__udivmoddi4+0x222>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e773      	b.n	8000e36 <__udivmoddi4+0x19a>
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e749      	b.n	8000de6 <__udivmoddi4+0x14a>
 8000f52:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f56:	443d      	add	r5, r7
 8000f58:	e713      	b.n	8000d82 <__udivmoddi4+0xe6>
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	443c      	add	r4, r7
 8000f5e:	e724      	b.n	8000daa <__udivmoddi4+0x10e>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <Mount_USB>:




void Mount_USB (void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	4905      	ldr	r1, [pc, #20]	; (8000f80 <Mount_USB+0x1c>)
 8000f6c:	4805      	ldr	r0, [pc, #20]	; (8000f84 <Mount_USB+0x20>)
 8000f6e:	f010 fcc1 	bl	80118f4 <f_mount>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <Mount_USB+0x24>)
 8000f78:	701a      	strb	r2, [r3, #0]
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000d900 	.word	0x2000d900
 8000f84:	2000db30 	.word	0x2000db30
 8000f88:	20009490 	.word	0x20009490

08000f8c <Unmount_USB>:
void Unmount_USB (void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	fresult = f_mount(NULL, USBHPath, 1);
 8000f90:	2201      	movs	r2, #1
 8000f92:	4905      	ldr	r1, [pc, #20]	; (8000fa8 <Unmount_USB+0x1c>)
 8000f94:	2000      	movs	r0, #0
 8000f96:	f010 fcad 	bl	80118f4 <f_mount>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b03      	ldr	r3, [pc, #12]	; (8000fac <Unmount_USB+0x20>)
 8000fa0:	701a      	strb	r2, [r3, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	2000d900 	.word	0x2000d900
 8000fac:	20009490 	.word	0x20009490

08000fb0 <Scan_USB>:
char *path[20*8] = {0};
/* Start node to be scanned (***also used as work area***) */
FRESULT Scan_USB (char* pat)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	6018      	str	r0, [r3, #0]
    DIR dir;
    UINT i=0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c


    fresult = f_opendir(&dir, *path);                       /* Open the directory */
 8000fc2:	4b30      	ldr	r3, [pc, #192]	; (8001084 <Scan_USB+0xd4>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f011 f9fe 	bl	80123ce <f_opendir>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <Scan_USB+0xd8>)
 8000fd8:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 8000fda:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <Scan_USB+0xd8>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d143      	bne.n	800106a <Scan_USB+0xba>
    {
        for (;;)
        {
            fresult = f_readdir(&dir, &USBHfno);                   /* Read a directory item */
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4929      	ldr	r1, [pc, #164]	; (800108c <Scan_USB+0xdc>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f011 faa5 	bl	8012538 <f_readdir>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b25      	ldr	r3, [pc, #148]	; (8001088 <Scan_USB+0xd8>)
 8000ff4:	701a      	strb	r2, [r3, #0]
            if (fresult != FR_OK || USBHfno.fname[0] == 0) break;  /* Break on error or end of dir */
 8000ff6:	4b24      	ldr	r3, [pc, #144]	; (8001088 <Scan_USB+0xd8>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d130      	bne.n	8001060 <Scan_USB+0xb0>
 8000ffe:	4b23      	ldr	r3, [pc, #140]	; (800108c <Scan_USB+0xdc>)
 8001000:	7a5b      	ldrb	r3, [r3, #9]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d02c      	beq.n	8001060 <Scan_USB+0xb0>
            if (USBHfno.fattrib & AM_DIR)     /* It is a directory */
 8001006:	4b21      	ldr	r3, [pc, #132]	; (800108c <Scan_USB+0xdc>)
 8001008:	7a1b      	ldrb	r3, [r3, #8]
 800100a:	f003 0310 	and.w	r3, r3, #16
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0e7      	beq.n	8000fe2 <Scan_USB+0x32>
            {
            	if (!(strcmp ("SYSTEM~1", USBHfno.fname))) continue;
 8001012:	491f      	ldr	r1, [pc, #124]	; (8001090 <Scan_USB+0xe0>)
 8001014:	481f      	ldr	r0, [pc, #124]	; (8001094 <Scan_USB+0xe4>)
 8001016:	f7ff f8db 	bl	80001d0 <strcmp>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d01a      	beq.n	8001056 <Scan_USB+0xa6>
            	if (!(strcmp("System Volume Information", USBHfno.fname))) continue;
 8001020:	491b      	ldr	r1, [pc, #108]	; (8001090 <Scan_USB+0xe0>)
 8001022:	481d      	ldr	r0, [pc, #116]	; (8001098 <Scan_USB+0xe8>)
 8001024:	f7ff f8d4 	bl	80001d0 <strcmp>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d015      	beq.n	800105a <Scan_USB+0xaa>
                fresult = Scan_USB(*path);                     /* Enter the directory */
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <Scan_USB+0xd4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ffbc 	bl	8000fb0 <Scan_USB>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <Scan_USB+0xd8>)
 800103e:	701a      	strb	r2, [r3, #0]
                if (fresult != FR_OK) break;
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <Scan_USB+0xd8>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d10a      	bne.n	800105e <Scan_USB+0xae>
                path[i] = 0;
 8001048:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <Scan_USB+0xd4>)
 800104a:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 800104e:	2100      	movs	r1, #0
 8001050:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001054:	e7c5      	b.n	8000fe2 <Scan_USB+0x32>
            	if (!(strcmp ("SYSTEM~1", USBHfno.fname))) continue;
 8001056:	bf00      	nop
 8001058:	e7c3      	b.n	8000fe2 <Scan_USB+0x32>
            	if (!(strcmp("System Volume Information", USBHfno.fname))) continue;
 800105a:	bf00      	nop
            fresult = f_readdir(&dir, &USBHfno);                   /* Read a directory item */
 800105c:	e7c1      	b.n	8000fe2 <Scan_USB+0x32>
                if (fresult != FR_OK) break;
 800105e:	bf00      	nop
            }
            else
            {
            }
        }
        f_closedir(&dir);
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	4618      	mov	r0, r3
 8001066:	f011 fa3a 	bl	80124de <f_closedir>
    }
    free(*path);
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <Scan_USB+0xd4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f015 f838 	bl	80160e4 <free>
    return fresult;
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <Scan_USB+0xd8>)
 8001076:	781b      	ldrb	r3, [r3, #0]
}
 8001078:	4618      	mov	r0, r3
 800107a:	f507 770c 	add.w	r7, r7, #560	; 0x230
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000042c 	.word	0x2000042c
 8001088:	20009490 	.word	0x20009490
 800108c:	20009494 	.word	0x20009494
 8001090:	2000949d 	.word	0x2000949d
 8001094:	0801a800 	.word	0x0801a800
 8001098:	0801a80c 	.word	0x0801a80c

0800109c <Write_File>:




FRESULT Write_File (char *name, char *data)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]

	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &USBHfno);
 80010a6:	491c      	ldr	r1, [pc, #112]	; (8001118 <Write_File+0x7c>)
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f011 fa93 	bl	80125d4 <f_stat>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <Write_File+0x80>)
 80010b4:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80010b6:	4b19      	ldr	r3, [pc, #100]	; (800111c <Write_File+0x80>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <Write_File+0x28>
	{
	    return fresult;
 80010be:	4b17      	ldr	r3, [pc, #92]	; (800111c <Write_File+0x80>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	e025      	b.n	8001110 <Write_File+0x74>
	}

	else
	{
	    /* Create a file with read write access and open it */
	    fresult = f_open(&USBHFile, name, FA_OPEN_EXISTING | FA_WRITE);
 80010c4:	2202      	movs	r2, #2
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	4815      	ldr	r0, [pc, #84]	; (8001120 <Write_File+0x84>)
 80010ca:	f010 fc7b 	bl	80119c4 <f_open>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b12      	ldr	r3, [pc, #72]	; (800111c <Write_File+0x80>)
 80010d4:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <Write_File+0x80>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d002      	beq.n	80010e4 <Write_File+0x48>
	    {
	        return fresult;
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <Write_File+0x80>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	e015      	b.n	8001110 <Write_File+0x74>
	    }

	    else
	    {

	    	fresult = f_write(&USBHFile, data, strlen(data), &bw);
 80010e4:	6838      	ldr	r0, [r7, #0]
 80010e6:	f7ff f87d 	bl	80001e4 <strlen>
 80010ea:	4602      	mov	r2, r0
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <Write_File+0x88>)
 80010ee:	6839      	ldr	r1, [r7, #0]
 80010f0:	480b      	ldr	r0, [pc, #44]	; (8001120 <Write_File+0x84>)
 80010f2:	f010 fe7c 	bl	8011dee <f_write>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <Write_File+0x80>)
 80010fc:	701a      	strb	r2, [r3, #0]

	    	/* Close file */
	    	fresult = f_close(&USBHFile);
 80010fe:	4808      	ldr	r0, [pc, #32]	; (8001120 <Write_File+0x84>)
 8001100:	f011 f935 	bl	801236e <f_close>
 8001104:	4603      	mov	r3, r0
 8001106:	461a      	mov	r2, r3
 8001108:	4b04      	ldr	r3, [pc, #16]	; (800111c <Write_File+0x80>)
 800110a:	701a      	strb	r2, [r3, #0]
	    }
	    return fresult;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <Write_File+0x80>)
 800110e:	781b      	ldrb	r3, [r3, #0]
	}
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20009494 	.word	0x20009494
 800111c:	20009490 	.word	0x20009490
 8001120:	2000d904 	.word	0x2000d904
 8001124:	2000948c 	.word	0x2000948c

08001128 <Create_File>:
	    return fresult;
	}
}

FRESULT Create_File (char *name)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	fresult = f_stat (name, &USBHfno);
 8001130:	4915      	ldr	r1, [pc, #84]	; (8001188 <Create_File+0x60>)
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f011 fa4e 	bl	80125d4 <f_stat>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	4b13      	ldr	r3, [pc, #76]	; (800118c <Create_File+0x64>)
 800113e:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <Create_File+0x64>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d102      	bne.n	800114e <Create_File+0x26>
	{
	    return fresult;
 8001148:	4b10      	ldr	r3, [pc, #64]	; (800118c <Create_File+0x64>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	e018      	b.n	8001180 <Create_File+0x58>
	}
	else
	{
		fresult = f_open(&USBHFile, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 800114e:	220b      	movs	r2, #11
 8001150:	6879      	ldr	r1, [r7, #4]
 8001152:	480f      	ldr	r0, [pc, #60]	; (8001190 <Create_File+0x68>)
 8001154:	f010 fc36 	bl	80119c4 <f_open>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <Create_File+0x64>)
 800115e:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <Create_File+0x64>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d002      	beq.n	800116e <Create_File+0x46>
		{

		    return fresult;
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <Create_File+0x64>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	e008      	b.n	8001180 <Create_File+0x58>
		else
		{

		}

		fresult = f_close(&USBHFile);
 800116e:	4808      	ldr	r0, [pc, #32]	; (8001190 <Create_File+0x68>)
 8001170:	f011 f8fd 	bl	801236e <f_close>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	4b04      	ldr	r3, [pc, #16]	; (800118c <Create_File+0x64>)
 800117a:	701a      	strb	r2, [r3, #0]

	}
    return fresult;
 800117c:	4b03      	ldr	r3, [pc, #12]	; (800118c <Create_File+0x64>)
 800117e:	781b      	ldrb	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20009494 	.word	0x20009494
 800118c:	20009490 	.word	0x20009490
 8001190:	2000d904 	.word	0x2000d904

08001194 <Check_USB_Details>:

    return fresult;
}

void Check_USB_Details (void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
    /* Check free space */
    f_getfree("", &fre_clust, &pUSBHFatFS);
 8001198:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <Check_USB_Details+0x80>)
 800119a:	491f      	ldr	r1, [pc, #124]	; (8001218 <Check_USB_Details+0x84>)
 800119c:	481f      	ldr	r0, [pc, #124]	; (800121c <Check_USB_Details+0x88>)
 800119e:	f011 fa6c 	bl	801267a <f_getfree>

    total = (uint32_t)((pUSBHFatFS->n_fatent - 2) * pUSBHFatFS->csize * 0.5);
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <Check_USB_Details+0x80>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80011aa:	3b02      	subs	r3, #2
 80011ac:	4a19      	ldr	r2, [pc, #100]	; (8001214 <Check_USB_Details+0x80>)
 80011ae:	6812      	ldr	r2, [r2, #0]
 80011b0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80011b4:	fb02 f303 	mul.w	r3, r2, r3
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f95d 	bl	8000478 <__aeabi_ui2d>
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	4b17      	ldr	r3, [pc, #92]	; (8001220 <Check_USB_Details+0x8c>)
 80011c4:	f7ff f9d2 	bl	800056c <__aeabi_dmul>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fca4 	bl	8000b1c <__aeabi_d2uiz>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a13      	ldr	r2, [pc, #76]	; (8001224 <Check_USB_Details+0x90>)
 80011d8:	6013      	str	r3, [r2, #0]

    free_space = (uint32_t)(fre_clust * pUSBHFatFS->csize * 0.5);
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <Check_USB_Details+0x80>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <Check_USB_Details+0x84>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	fb03 f302 	mul.w	r3, r3, r2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff f943 	bl	8000478 <__aeabi_ui2d>
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <Check_USB_Details+0x8c>)
 80011f8:	f7ff f9b8 	bl	800056c <__aeabi_dmul>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f7ff fc8a 	bl	8000b1c <__aeabi_d2uiz>
 8001208:	4603      	mov	r3, r0
 800120a:	4a07      	ldr	r2, [pc, #28]	; (8001228 <Check_USB_Details+0x94>)
 800120c:	6013      	str	r3, [r2, #0]
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20009484 	.word	0x20009484
 8001218:	2000947c 	.word	0x2000947c
 800121c:	0801a828 	.word	0x0801a828
 8001220:	3fe00000 	.word	0x3fe00000
 8001224:	200094ac 	.word	0x200094ac
 8001228:	20009488 	.word	0x20009488

0800122c <getTime>:
#include "RTC_driver.h"
#include "light_driver.h"


void getTime(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
	HAL_RTC_GetTime(&hrtc, &sTime,RTC_FORMAT_BIN);
 8001230:	2200      	movs	r2, #0
 8001232:	4905      	ldr	r1, [pc, #20]	; (8001248 <getTime+0x1c>)
 8001234:	4805      	ldr	r0, [pc, #20]	; (800124c <getTime+0x20>)
 8001236:	f008 ffa5 	bl	800a184 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate,RTC_FORMAT_BIN);
 800123a:	2200      	movs	r2, #0
 800123c:	4904      	ldr	r1, [pc, #16]	; (8001250 <getTime+0x24>)
 800123e:	4803      	ldr	r0, [pc, #12]	; (800124c <getTime+0x20>)
 8001240:	f009 f892 	bl	800a368 <HAL_RTC_GetDate>
}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	200053ec 	.word	0x200053ec
 800124c:	2000c7d8 	.word	0x2000c7d8
 8001250:	200053f8 	.word	0x200053f8

08001254 <setTimeDate>:

void setTimeDate(uint8_t month, uint8_t day, uint8_t year, uint8_t hours, uint8_t min, uint8_t sec)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4604      	mov	r4, r0
 800125c:	4608      	mov	r0, r1
 800125e:	4611      	mov	r1, r2
 8001260:	461a      	mov	r2, r3
 8001262:	4623      	mov	r3, r4
 8001264:	71fb      	strb	r3, [r7, #7]
 8001266:	4603      	mov	r3, r0
 8001268:	71bb      	strb	r3, [r7, #6]
 800126a:	460b      	mov	r3, r1
 800126c:	717b      	strb	r3, [r7, #5]
 800126e:	4613      	mov	r3, r2
 8001270:	713b      	strb	r3, [r7, #4]
	sTime.Hours = hours;
 8001272:	4a19      	ldr	r2, [pc, #100]	; (80012d8 <setTimeDate+0x84>)
 8001274:	793b      	ldrb	r3, [r7, #4]
 8001276:	7013      	strb	r3, [r2, #0]
	sTime.Minutes = min;
 8001278:	4a17      	ldr	r2, [pc, #92]	; (80012d8 <setTimeDate+0x84>)
 800127a:	7e3b      	ldrb	r3, [r7, #24]
 800127c:	7053      	strb	r3, [r2, #1]
	sTime.Seconds = sec;
 800127e:	4a16      	ldr	r2, [pc, #88]	; (80012d8 <setTimeDate+0x84>)
 8001280:	7f3b      	ldrb	r3, [r7, #28]
 8001282:	7093      	strb	r3, [r2, #2]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <setTimeDate+0x84>)
 8001286:	2200      	movs	r2, #0
 8001288:	605a      	str	r2, [r3, #4]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <setTimeDate+0x84>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
	if(HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)Error_Handler();
 8001290:	2201      	movs	r2, #1
 8001292:	4911      	ldr	r1, [pc, #68]	; (80012d8 <setTimeDate+0x84>)
 8001294:	4811      	ldr	r0, [pc, #68]	; (80012dc <setTimeDate+0x88>)
 8001296:	f008 febf 	bl	800a018 <HAL_RTC_SetTime>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <setTimeDate+0x50>
 80012a0:	f003 f972 	bl	8004588 <Error_Handler>

	sDate.WeekDay = 0x01;
 80012a4:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <setTimeDate+0x8c>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
	sDate.Month = month;
 80012aa:	4a0d      	ldr	r2, [pc, #52]	; (80012e0 <setTimeDate+0x8c>)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	7053      	strb	r3, [r2, #1]
	sDate.Date = day;
 80012b0:	4a0b      	ldr	r2, [pc, #44]	; (80012e0 <setTimeDate+0x8c>)
 80012b2:	79bb      	ldrb	r3, [r7, #6]
 80012b4:	7093      	strb	r3, [r2, #2]
	sDate.Year = year;
 80012b6:	4a0a      	ldr	r2, [pc, #40]	; (80012e0 <setTimeDate+0x8c>)
 80012b8:	797b      	ldrb	r3, [r7, #5]
 80012ba:	70d3      	strb	r3, [r2, #3]
	if(HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)Error_Handler();
 80012bc:	2201      	movs	r2, #1
 80012be:	4908      	ldr	r1, [pc, #32]	; (80012e0 <setTimeDate+0x8c>)
 80012c0:	4806      	ldr	r0, [pc, #24]	; (80012dc <setTimeDate+0x88>)
 80012c2:	f008 ffb1 	bl	800a228 <HAL_RTC_SetDate>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <setTimeDate+0x7c>
 80012cc:	f003 f95c 	bl	8004588 <Error_Handler>
}
 80012d0:	bf00      	nop
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	200053ec 	.word	0x200053ec
 80012dc:	2000c7d8 	.word	0x2000c7d8
 80012e0:	200053f8 	.word	0x200053f8

080012e4 <getMedianNum>:
#include "TDS_driver.h"
#include "main.h"
#include "sensors.h"

int getMedianNum(int bArray[], int iFilterLen)
{
 80012e4:	b4b0      	push	{r4, r5, r7}
 80012e6:	b089      	sub	sp, #36	; 0x24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
 80012ee:	466b      	mov	r3, sp
 80012f0:	461d      	mov	r5, r3
      int bTab[iFilterLen];
 80012f2:	683c      	ldr	r4, [r7, #0]
 80012f4:	1e63      	subs	r3, r4, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4623      	mov	r3, r4
 80012fa:	4618      	mov	r0, r3
 80012fc:	f04f 0100 	mov.w	r1, #0
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	014b      	lsls	r3, r1, #5
 800130a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800130e:	0142      	lsls	r2, r0, #5
 8001310:	4623      	mov	r3, r4
 8001312:	4618      	mov	r0, r3
 8001314:	f04f 0100 	mov.w	r1, #0
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	f04f 0300 	mov.w	r3, #0
 8001320:	014b      	lsls	r3, r1, #5
 8001322:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001326:	0142      	lsls	r2, r0, #5
 8001328:	4623      	mov	r3, r4
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	3307      	adds	r3, #7
 800132e:	08db      	lsrs	r3, r3, #3
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	ebad 0d03 	sub.w	sp, sp, r3
 8001336:	466b      	mov	r3, sp
 8001338:	3303      	adds	r3, #3
 800133a:	089b      	lsrs	r3, r3, #2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	60bb      	str	r3, [r7, #8]
      for (int i = 0; i<iFilterLen; i++)
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	e00b      	b.n	800135e <getMedianNum+0x7a>
      bTab[i] = bArray[i];
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	6819      	ldr	r1, [r3, #0]
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (int i = 0; i<iFilterLen; i++)
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	3301      	adds	r3, #1
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	dbef      	blt.n	8001346 <getMedianNum+0x62>
      int i, j, bTemp;
      for (j = 0; j < iFilterLen - 1; j++)
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
 800136a:	e02e      	b.n	80013ca <getMedianNum+0xe6>
      {
      for (i = 0; i < iFilterLen - j - 1; i++)
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e021      	b.n	80013b6 <getMedianNum+0xd2>
          {
        if (bTab[i] > bTab[i + 1])
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	1c59      	adds	r1, r3, #1
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001384:	429a      	cmp	r2, r3
 8001386:	dd13      	ble.n	80013b0 <getMedianNum+0xcc>
            {
        bTemp = bTab[i];
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001390:	61fb      	str	r3, [r7, #28]
            bTab[i] = bTab[i + 1];
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1c5a      	adds	r2, r3, #1
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        bTab[i + 1] = bTemp;
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	1c5a      	adds	r2, r3, #1
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	69f9      	ldr	r1, [r7, #28]
 80013ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (i = 0; i < iFilterLen - j - 1; i++)
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	3301      	adds	r3, #1
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	3b01      	subs	r3, #1
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	dbd6      	blt.n	8001372 <getMedianNum+0x8e>
      for (j = 0; j < iFilterLen - 1; j++)
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	3301      	adds	r3, #1
 80013c8:	61bb      	str	r3, [r7, #24]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	3b01      	subs	r3, #1
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dbcb      	blt.n	800136c <getMedianNum+0x88>
         }
      }
      }
      if ((iFilterLen & 1) > 0)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	dd0a      	ble.n	80013f4 <getMedianNum+0x110>
    bTemp = bTab[(iFilterLen - 1) / 2];
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	0fda      	lsrs	r2, r3, #31
 80013e4:	4413      	add	r3, r2
 80013e6:	105b      	asrs	r3, r3, #1
 80013e8:	461a      	mov	r2, r3
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f0:	61fb      	str	r3, [r7, #28]
 80013f2:	e014      	b.n	800141e <getMedianNum+0x13a>
      else
    bTemp = (bTab[iFilterLen / 2] + bTab[iFilterLen / 2 - 1]) / 2;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	0fda      	lsrs	r2, r3, #31
 80013f8:	4413      	add	r3, r2
 80013fa:	105b      	asrs	r3, r3, #1
 80013fc:	461a      	mov	r2, r3
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	0fd9      	lsrs	r1, r3, #31
 8001408:	440b      	add	r3, r1
 800140a:	105b      	asrs	r3, r3, #1
 800140c:	1e59      	subs	r1, r3, #1
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001414:	4413      	add	r3, r2
 8001416:	0fda      	lsrs	r2, r3, #31
 8001418:	4413      	add	r3, r2
 800141a:	105b      	asrs	r3, r3, #1
 800141c:	61fb      	str	r3, [r7, #28]
      return bTemp;
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	46ad      	mov	sp, r5
}
 8001422:	4618      	mov	r0, r3
 8001424:	3724      	adds	r7, #36	; 0x24
 8001426:	46bd      	mov	sp, r7
 8001428:	bcb0      	pop	{r4, r5, r7}
 800142a:	4770      	bx	lr

0800142c <fanOn>:

double system_fan_sp = 5.5;
double plant_fan_sp = 3.5;
double heat_cool_fan_sp = 2.5; // set default fan speed values
void fanOn()
{
 800142c:	b598      	push	{r3, r4, r7, lr}
 800142e:	af00      	add	r7, sp, #0
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);	// start heater cooler fan control
 8001430:	2100      	movs	r1, #0
 8001432:	482f      	ldr	r0, [pc, #188]	; (80014f0 <fanOn+0xc4>)
 8001434:	f009 fb24 	bl	800aa80 <HAL_TIM_PWM_Start>
   TIM1->ARR = 2879;							// sets the PWM frequency of 25Mhz
 8001438:	4b2e      	ldr	r3, [pc, #184]	; (80014f4 <fanOn+0xc8>)
 800143a:	f640 323f 	movw	r2, #2879	; 0xb3f
 800143e:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM1->CCR1 = (TIM1->ARR)/heat_cool_fan_sp;	// sets the fan speed
 8001440:	4b2c      	ldr	r3, [pc, #176]	; (80014f4 <fanOn+0xc8>)
 8001442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f817 	bl	8000478 <__aeabi_ui2d>
 800144a:	4b2b      	ldr	r3, [pc, #172]	; (80014f8 <fanOn+0xcc>)
 800144c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001450:	f7ff f9b6 	bl	80007c0 <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4c26      	ldr	r4, [pc, #152]	; (80014f4 <fanOn+0xc8>)
 800145a:	4610      	mov	r0, r2
 800145c:	4619      	mov	r1, r3
 800145e:	f7ff fb5d 	bl	8000b1c <__aeabi_d2uiz>
 8001462:	4603      	mov	r3, r0
 8001464:	6363      	str	r3, [r4, #52]	; 0x34
   TIM1->CNT = 20500;
 8001466:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <fanOn+0xc8>)
 8001468:	f245 0214 	movw	r2, #20500	; 0x5014
 800146c:	625a      	str	r2, [r3, #36]	; 0x24

   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);		// start system fan control
 800146e:	2108      	movs	r1, #8
 8001470:	481f      	ldr	r0, [pc, #124]	; (80014f0 <fanOn+0xc4>)
 8001472:	f009 fb05 	bl	800aa80 <HAL_TIM_PWM_Start>
   TIM1->ARR = 2879;							// sets the PWM frequency of 25Mhz
 8001476:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <fanOn+0xc8>)
 8001478:	f640 323f 	movw	r2, #2879	; 0xb3f
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM1->CCR3 = (TIM1->ARR)/system_fan_sp;		// sets the fan speed
 800147e:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <fanOn+0xc8>)
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe fff8 	bl	8000478 <__aeabi_ui2d>
 8001488:	4b1c      	ldr	r3, [pc, #112]	; (80014fc <fanOn+0xd0>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff f997 	bl	80007c0 <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4c17      	ldr	r4, [pc, #92]	; (80014f4 <fanOn+0xc8>)
 8001498:	4610      	mov	r0, r2
 800149a:	4619      	mov	r1, r3
 800149c:	f7ff fb3e 	bl	8000b1c <__aeabi_d2uiz>
 80014a0:	4603      	mov	r3, r0
 80014a2:	63e3      	str	r3, [r4, #60]	; 0x3c
   TIM1->CNT = 20500;
 80014a4:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <fanOn+0xc8>)
 80014a6:	f245 0214 	movw	r2, #20500	; 0x5014
 80014aa:	625a      	str	r2, [r3, #36]	; 0x24

   HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);	// start plant fan control
 80014ac:	2100      	movs	r1, #0
 80014ae:	4814      	ldr	r0, [pc, #80]	; (8001500 <fanOn+0xd4>)
 80014b0:	f009 fae6 	bl	800aa80 <HAL_TIM_PWM_Start>
   TIM10->ARR = 2879;							// sets the PWM frequency of 25Mhz
 80014b4:	4b13      	ldr	r3, [pc, #76]	; (8001504 <fanOn+0xd8>)
 80014b6:	f640 323f 	movw	r2, #2879	; 0xb3f
 80014ba:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM10->CCR1 = (TIM10->ARR)/plant_fan_sp;		// sets the fan speed
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <fanOn+0xd8>)
 80014be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe ffd9 	bl	8000478 <__aeabi_ui2d>
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <fanOn+0xdc>)
 80014c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014cc:	f7ff f978 	bl	80007c0 <__aeabi_ddiv>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4c0b      	ldr	r4, [pc, #44]	; (8001504 <fanOn+0xd8>)
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fb1f 	bl	8000b1c <__aeabi_d2uiz>
 80014de:	4603      	mov	r3, r0
 80014e0:	6363      	str	r3, [r4, #52]	; 0x34
   TIM10->CNT = 20500;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <fanOn+0xd8>)
 80014e4:	f245 0214 	movw	r2, #20500	; 0x5014
 80014e8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80014ea:	bf00      	nop
 80014ec:	bd98      	pop	{r3, r4, r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000c80c 	.word	0x2000c80c
 80014f4:	40010000 	.word	0x40010000
 80014f8:	20000010 	.word	0x20000010
 80014fc:	20000000 	.word	0x20000000
 8001500:	20009674 	.word	0x20009674
 8001504:	40014400 	.word	0x40014400
 8001508:	20000008 	.word	0x20000008

0800150c <setFanSpeed>:
   TIM10->CCR1 = 0;								// sets the fan speed
   TIM10->CNT = 20500;

}
void setFanSpeed(float sys_fan,float plant_fan,float heat_cool_fan)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	system_fan_sp = sys_fan;
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7fe ffcf 	bl	80004bc <__aeabi_f2d>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	490c      	ldr	r1, [pc, #48]	; (8001554 <setFanSpeed+0x48>)
 8001524:	e9c1 2300 	strd	r2, r3, [r1]
	plant_fan_sp = plant_fan;
 8001528:	68b8      	ldr	r0, [r7, #8]
 800152a:	f7fe ffc7 	bl	80004bc <__aeabi_f2d>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4909      	ldr	r1, [pc, #36]	; (8001558 <setFanSpeed+0x4c>)
 8001534:	e9c1 2300 	strd	r2, r3, [r1]
	heat_cool_fan_sp = heat_cool_fan;
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7fe ffbf 	bl	80004bc <__aeabi_f2d>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4906      	ldr	r1, [pc, #24]	; (800155c <setFanSpeed+0x50>)
 8001544:	e9c1 2300 	strd	r2, r3, [r1]
	fanOn();
 8001548:	f7ff ff70 	bl	800142c <fanOn>
}
 800154c:	bf00      	nop
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000000 	.word	0x20000000
 8001558:	20000008 	.word	0x20000008
 800155c:	20000010 	.word	0x20000010

08001560 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4a07      	ldr	r2, [pc, #28]	; (800158c <vApplicationGetIdleTaskMemory+0x2c>)
 8001570:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4a06      	ldr	r2, [pc, #24]	; (8001590 <vApplicationGetIdleTaskMemory+0x30>)
 8001576:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800157e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	200006ac 	.word	0x200006ac
 8001590:	20000760 	.word	0x20000760

08001594 <heatOn>:
#include "stm32f2xx_hal.h"
#include "main.h"
#include "sensors.h"
#include "heater_driver.h"
void heatOn()
{taskENTER_CRITICAL();
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
 8001598:	f013 fe60 	bl	801525c <vPortEnterCritical>
{
	HAL_GPIO_WritePin(GPIOE,water_heat_cool_Pin,GPIO_PIN_RESET);			// set to heat
 800159c:	2200      	movs	r2, #0
 800159e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015a2:	4806      	ldr	r0, [pc, #24]	; (80015bc <heatOn+0x28>)
 80015a4:	f006 f9d3 	bl	800794e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,water_heat_cool_enable_Pin,GPIO_PIN_SET);	// enable the heater
 80015a8:	2201      	movs	r2, #1
 80015aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ae:	4803      	ldr	r0, [pc, #12]	; (80015bc <heatOn+0x28>)
 80015b0:	f006 f9cd 	bl	800794e <HAL_GPIO_WritePin>
}taskEXIT_CRITICAL();
 80015b4:	f013 fe82 	bl	80152bc <vPortExitCritical>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40021000 	.word	0x40021000

080015c0 <heatCoolOff>:
void heatCoolOff()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE,water_heat_cool_enable_Pin,GPIO_PIN_RESET);	// disable the heater
 80015c4:	2200      	movs	r2, #0
 80015c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ca:	4802      	ldr	r0, [pc, #8]	; (80015d4 <heatCoolOff+0x14>)
 80015cc:	f006 f9bf 	bl	800794e <HAL_GPIO_WritePin>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000

080015d8 <coolOn>:
void coolOn()
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE,water_heat_cool_Pin,GPIO_PIN_SET);		// set to cool
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e2:	4805      	ldr	r0, [pc, #20]	; (80015f8 <coolOn+0x20>)
 80015e4:	f006 f9b3 	bl	800794e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,water_heat_cool_enable_Pin,GPIO_PIN_SET);	// enable the cooler
 80015e8:	2201      	movs	r2, #1
 80015ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ee:	4802      	ldr	r0, [pc, #8]	; (80015f8 <coolOn+0x20>)
 80015f0:	f006 f9ad 	bl	800794e <HAL_GPIO_WritePin>
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40021000 	.word	0x40021000
 80015fc:	00000000 	.word	0x00000000

08001600 <floatToString>:
		setting_nutrient = 'n', heat_on = 'n', cool_on = 'n', setting_water_temp = 'n', run_once = 'n', error = 'n', pH_up = 'n', pH_down = 'n', nutrient_up = 'n', write_header = 'n', temp_up = 'n', temp_down = 0;

long int befdec, aftdec;

void floatToString(double FP_NUM)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	e9c7 0100 	strd	r0, r1, [r7]
	fpnumber = FP_NUM;					// Fractional part is truncated
 800160a:	4990      	ldr	r1, [pc, #576]	; (800184c <floatToString+0x24c>)
 800160c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001610:	e9c1 2300 	strd	r2, r3, [r1]
	befdec = fpnumber;                  // 12.163456 becomes 12
 8001614:	4b8d      	ldr	r3, [pc, #564]	; (800184c <floatToString+0x24c>)
 8001616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161a:	4610      	mov	r0, r2
 800161c:	4619      	mov	r1, r3
 800161e:	f7ff fa55 	bl	8000acc <__aeabi_d2iz>
 8001622:	4603      	mov	r3, r0
 8001624:	4a8a      	ldr	r2, [pc, #552]	; (8001850 <floatToString+0x250>)
 8001626:	6013      	str	r3, [r2, #0]
	aftdec = fpnumber * 100;            // 12.163456 becomes 1216
 8001628:	4b88      	ldr	r3, [pc, #544]	; (800184c <floatToString+0x24c>)
 800162a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	4b88      	ldr	r3, [pc, #544]	; (8001854 <floatToString+0x254>)
 8001634:	f7fe ff9a 	bl	800056c <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4610      	mov	r0, r2
 800163e:	4619      	mov	r1, r3
 8001640:	f7ff fa44 	bl	8000acc <__aeabi_d2iz>
 8001644:	4603      	mov	r3, r0
 8001646:	4a84      	ldr	r2, [pc, #528]	; (8001858 <floatToString+0x258>)
 8001648:	6013      	str	r3, [r2, #0]
	aftdec = aftdec - (befdec * 100);   // 1216 - 1200 = 16
 800164a:	4b81      	ldr	r3, [pc, #516]	; (8001850 <floatToString+0x250>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001652:	fb02 f203 	mul.w	r2, r2, r3
 8001656:	4b80      	ldr	r3, [pc, #512]	; (8001858 <floatToString+0x258>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a7e      	ldr	r2, [pc, #504]	; (8001858 <floatToString+0x258>)
 800165e:	6013      	str	r3, [r2, #0]
	if (fpnumber < 1)
 8001660:	4b7a      	ldr	r3, [pc, #488]	; (800184c <floatToString+0x24c>)
 8001662:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	4b7c      	ldr	r3, [pc, #496]	; (800185c <floatToString+0x25c>)
 800166c:	f7ff f9f0 	bl	8000a50 <__aeabi_dcmplt>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d031      	beq.n	80016da <floatToString+0xda>
	{
		convertedString[0] = '0';
 8001676:	4b7a      	ldr	r3, [pc, #488]	; (8001860 <floatToString+0x260>)
 8001678:	2230      	movs	r2, #48	; 0x30
 800167a:	701a      	strb	r2, [r3, #0]
		convertedString[1] = '.';
 800167c:	4b78      	ldr	r3, [pc, #480]	; (8001860 <floatToString+0x260>)
 800167e:	222e      	movs	r2, #46	; 0x2e
 8001680:	705a      	strb	r2, [r3, #1]
		convertedString[2] = (aftdec/10) + 48;
 8001682:	4b75      	ldr	r3, [pc, #468]	; (8001858 <floatToString+0x258>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a77      	ldr	r2, [pc, #476]	; (8001864 <floatToString+0x264>)
 8001688:	fb82 1203 	smull	r1, r2, r2, r3
 800168c:	1092      	asrs	r2, r2, #2
 800168e:	17db      	asrs	r3, r3, #31
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	3330      	adds	r3, #48	; 0x30
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b71      	ldr	r3, [pc, #452]	; (8001860 <floatToString+0x260>)
 800169a:	709a      	strb	r2, [r3, #2]
		convertedString[3] = (aftdec/1)%10 + 48;
 800169c:	4b6e      	ldr	r3, [pc, #440]	; (8001858 <floatToString+0x258>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b70      	ldr	r3, [pc, #448]	; (8001864 <floatToString+0x264>)
 80016a2:	fb83 1302 	smull	r1, r3, r3, r2
 80016a6:	1099      	asrs	r1, r3, #2
 80016a8:	17d3      	asrs	r3, r2, #31
 80016aa:	1ac9      	subs	r1, r1, r3
 80016ac:	460b      	mov	r3, r1
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	1ad1      	subs	r1, r2, r3
 80016b6:	b2cb      	uxtb	r3, r1
 80016b8:	3330      	adds	r3, #48	; 0x30
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b68      	ldr	r3, [pc, #416]	; (8001860 <floatToString+0x260>)
 80016be:	70da      	strb	r2, [r3, #3]
		convertedString[4] = ' ';
 80016c0:	4b67      	ldr	r3, [pc, #412]	; (8001860 <floatToString+0x260>)
 80016c2:	2220      	movs	r2, #32
 80016c4:	711a      	strb	r2, [r3, #4]
		convertedString[5] = ' ';
 80016c6:	4b66      	ldr	r3, [pc, #408]	; (8001860 <floatToString+0x260>)
 80016c8:	2220      	movs	r2, #32
 80016ca:	715a      	strb	r2, [r3, #5]
		convertedString[6] = ' ';
 80016cc:	4b64      	ldr	r3, [pc, #400]	; (8001860 <floatToString+0x260>)
 80016ce:	2220      	movs	r2, #32
 80016d0:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 80016d2:	4b63      	ldr	r3, [pc, #396]	; (8001860 <floatToString+0x260>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	71da      	strb	r2, [r3, #7]
		convertedString[4] = (befdec/1)%10 + 48;
		convertedString[5] = '.';
		convertedString[6] = (aftdec/10) + 48;
		convertedString[7] = '\0';
	}
}
 80016d8:	e25b      	b.n	8001b92 <floatToString+0x592>
	else if ((fpnumber >= 1) && (fpnumber < 10))
 80016da:	4b5c      	ldr	r3, [pc, #368]	; (800184c <floatToString+0x24c>)
 80016dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	4b5d      	ldr	r3, [pc, #372]	; (800185c <floatToString+0x25c>)
 80016e6:	f7ff f9c7 	bl	8000a78 <__aeabi_dcmpge>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d04b      	beq.n	8001788 <floatToString+0x188>
 80016f0:	4b56      	ldr	r3, [pc, #344]	; (800184c <floatToString+0x24c>)
 80016f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	4b5b      	ldr	r3, [pc, #364]	; (8001868 <floatToString+0x268>)
 80016fc:	f7ff f9a8 	bl	8000a50 <__aeabi_dcmplt>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d040      	beq.n	8001788 <floatToString+0x188>
		convertedString[0] = (befdec/1)%10 + 48;
 8001706:	4b52      	ldr	r3, [pc, #328]	; (8001850 <floatToString+0x250>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	4b56      	ldr	r3, [pc, #344]	; (8001864 <floatToString+0x264>)
 800170c:	fb83 1302 	smull	r1, r3, r3, r2
 8001710:	1099      	asrs	r1, r3, #2
 8001712:	17d3      	asrs	r3, r2, #31
 8001714:	1ac9      	subs	r1, r1, r3
 8001716:	460b      	mov	r3, r1
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	440b      	add	r3, r1
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	1ad1      	subs	r1, r2, r3
 8001720:	b2cb      	uxtb	r3, r1
 8001722:	3330      	adds	r3, #48	; 0x30
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b4e      	ldr	r3, [pc, #312]	; (8001860 <floatToString+0x260>)
 8001728:	701a      	strb	r2, [r3, #0]
		convertedString[1] = '.';
 800172a:	4b4d      	ldr	r3, [pc, #308]	; (8001860 <floatToString+0x260>)
 800172c:	222e      	movs	r2, #46	; 0x2e
 800172e:	705a      	strb	r2, [r3, #1]
		convertedString[2] = (aftdec/10) + 48;
 8001730:	4b49      	ldr	r3, [pc, #292]	; (8001858 <floatToString+0x258>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a4b      	ldr	r2, [pc, #300]	; (8001864 <floatToString+0x264>)
 8001736:	fb82 1203 	smull	r1, r2, r2, r3
 800173a:	1092      	asrs	r2, r2, #2
 800173c:	17db      	asrs	r3, r3, #31
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	3330      	adds	r3, #48	; 0x30
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4b46      	ldr	r3, [pc, #280]	; (8001860 <floatToString+0x260>)
 8001748:	709a      	strb	r2, [r3, #2]
		convertedString[3] = (aftdec/1)%10 + 48;
 800174a:	4b43      	ldr	r3, [pc, #268]	; (8001858 <floatToString+0x258>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4b45      	ldr	r3, [pc, #276]	; (8001864 <floatToString+0x264>)
 8001750:	fb83 1302 	smull	r1, r3, r3, r2
 8001754:	1099      	asrs	r1, r3, #2
 8001756:	17d3      	asrs	r3, r2, #31
 8001758:	1ac9      	subs	r1, r1, r3
 800175a:	460b      	mov	r3, r1
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	1ad1      	subs	r1, r2, r3
 8001764:	b2cb      	uxtb	r3, r1
 8001766:	3330      	adds	r3, #48	; 0x30
 8001768:	b2da      	uxtb	r2, r3
 800176a:	4b3d      	ldr	r3, [pc, #244]	; (8001860 <floatToString+0x260>)
 800176c:	70da      	strb	r2, [r3, #3]
		convertedString[4] = ' ';
 800176e:	4b3c      	ldr	r3, [pc, #240]	; (8001860 <floatToString+0x260>)
 8001770:	2220      	movs	r2, #32
 8001772:	711a      	strb	r2, [r3, #4]
		convertedString[5] = ' ';
 8001774:	4b3a      	ldr	r3, [pc, #232]	; (8001860 <floatToString+0x260>)
 8001776:	2220      	movs	r2, #32
 8001778:	715a      	strb	r2, [r3, #5]
		convertedString[6] = ' ';
 800177a:	4b39      	ldr	r3, [pc, #228]	; (8001860 <floatToString+0x260>)
 800177c:	2220      	movs	r2, #32
 800177e:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 8001780:	4b37      	ldr	r3, [pc, #220]	; (8001860 <floatToString+0x260>)
 8001782:	2200      	movs	r2, #0
 8001784:	71da      	strb	r2, [r3, #7]
 8001786:	e204      	b.n	8001b92 <floatToString+0x592>
	else if ((fpnumber >= 10) && (fpnumber < 100))
 8001788:	4b30      	ldr	r3, [pc, #192]	; (800184c <floatToString+0x24c>)
 800178a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	4b35      	ldr	r3, [pc, #212]	; (8001868 <floatToString+0x268>)
 8001794:	f7ff f970 	bl	8000a78 <__aeabi_dcmpge>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d066      	beq.n	800186c <floatToString+0x26c>
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <floatToString+0x24c>)
 80017a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	4b2a      	ldr	r3, [pc, #168]	; (8001854 <floatToString+0x254>)
 80017aa:	f7ff f951 	bl	8000a50 <__aeabi_dcmplt>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d05b      	beq.n	800186c <floatToString+0x26c>
		convertedString[0] = (befdec/10) + 48;
 80017b4:	4b26      	ldr	r3, [pc, #152]	; (8001850 <floatToString+0x250>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a2a      	ldr	r2, [pc, #168]	; (8001864 <floatToString+0x264>)
 80017ba:	fb82 1203 	smull	r1, r2, r2, r3
 80017be:	1092      	asrs	r2, r2, #2
 80017c0:	17db      	asrs	r3, r3, #31
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3330      	adds	r3, #48	; 0x30
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4b25      	ldr	r3, [pc, #148]	; (8001860 <floatToString+0x260>)
 80017cc:	701a      	strb	r2, [r3, #0]
		convertedString[1] = (befdec/1)%10 + 48;
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <floatToString+0x250>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	4b24      	ldr	r3, [pc, #144]	; (8001864 <floatToString+0x264>)
 80017d4:	fb83 1302 	smull	r1, r3, r3, r2
 80017d8:	1099      	asrs	r1, r3, #2
 80017da:	17d3      	asrs	r3, r2, #31
 80017dc:	1ac9      	subs	r1, r1, r3
 80017de:	460b      	mov	r3, r1
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	440b      	add	r3, r1
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	1ad1      	subs	r1, r2, r3
 80017e8:	b2cb      	uxtb	r3, r1
 80017ea:	3330      	adds	r3, #48	; 0x30
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	4b1c      	ldr	r3, [pc, #112]	; (8001860 <floatToString+0x260>)
 80017f0:	705a      	strb	r2, [r3, #1]
		convertedString[2] = '.';
 80017f2:	4b1b      	ldr	r3, [pc, #108]	; (8001860 <floatToString+0x260>)
 80017f4:	222e      	movs	r2, #46	; 0x2e
 80017f6:	709a      	strb	r2, [r3, #2]
		convertedString[3] = (aftdec/10) + 48;
 80017f8:	4b17      	ldr	r3, [pc, #92]	; (8001858 <floatToString+0x258>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a19      	ldr	r2, [pc, #100]	; (8001864 <floatToString+0x264>)
 80017fe:	fb82 1203 	smull	r1, r2, r2, r3
 8001802:	1092      	asrs	r2, r2, #2
 8001804:	17db      	asrs	r3, r3, #31
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	b2db      	uxtb	r3, r3
 800180a:	3330      	adds	r3, #48	; 0x30
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b14      	ldr	r3, [pc, #80]	; (8001860 <floatToString+0x260>)
 8001810:	70da      	strb	r2, [r3, #3]
		convertedString[4] = (aftdec/1)%10 + 48;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <floatToString+0x258>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4b13      	ldr	r3, [pc, #76]	; (8001864 <floatToString+0x264>)
 8001818:	fb83 1302 	smull	r1, r3, r3, r2
 800181c:	1099      	asrs	r1, r3, #2
 800181e:	17d3      	asrs	r3, r2, #31
 8001820:	1ac9      	subs	r1, r1, r3
 8001822:	460b      	mov	r3, r1
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	440b      	add	r3, r1
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	1ad1      	subs	r1, r2, r3
 800182c:	b2cb      	uxtb	r3, r1
 800182e:	3330      	adds	r3, #48	; 0x30
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <floatToString+0x260>)
 8001834:	711a      	strb	r2, [r3, #4]
		convertedString[5] = ' ';
 8001836:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <floatToString+0x260>)
 8001838:	2220      	movs	r2, #32
 800183a:	715a      	strb	r2, [r3, #5]
		convertedString[6] = ' ';
 800183c:	4b08      	ldr	r3, [pc, #32]	; (8001860 <floatToString+0x260>)
 800183e:	2220      	movs	r2, #32
 8001840:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <floatToString+0x260>)
 8001844:	2200      	movs	r2, #0
 8001846:	71da      	strb	r2, [r3, #7]
 8001848:	e1a3      	b.n	8001b92 <floatToString+0x592>
 800184a:	bf00      	nop
 800184c:	200094b8 	.word	0x200094b8
 8001850:	200094b0 	.word	0x200094b0
 8001854:	40590000 	.word	0x40590000
 8001858:	200094b4 	.word	0x200094b4
 800185c:	3ff00000 	.word	0x3ff00000
 8001860:	2000403c 	.word	0x2000403c
 8001864:	66666667 	.word	0x66666667
 8001868:	40240000 	.word	0x40240000
	else if ((fpnumber >= 100) && (fpnumber < 1000))
 800186c:	4b82      	ldr	r3, [pc, #520]	; (8001a78 <floatToString+0x478>)
 800186e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	4b81      	ldr	r3, [pc, #516]	; (8001a7c <floatToString+0x47c>)
 8001878:	f7ff f8fe 	bl	8000a78 <__aeabi_dcmpge>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d05b      	beq.n	800193a <floatToString+0x33a>
 8001882:	4b7d      	ldr	r3, [pc, #500]	; (8001a78 <floatToString+0x478>)
 8001884:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	4b7c      	ldr	r3, [pc, #496]	; (8001a80 <floatToString+0x480>)
 800188e:	f7ff f8df 	bl	8000a50 <__aeabi_dcmplt>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d050      	beq.n	800193a <floatToString+0x33a>
		convertedString[0] = (befdec/100) + 48;
 8001898:	4b7a      	ldr	r3, [pc, #488]	; (8001a84 <floatToString+0x484>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a7a      	ldr	r2, [pc, #488]	; (8001a88 <floatToString+0x488>)
 800189e:	fb82 1203 	smull	r1, r2, r2, r3
 80018a2:	1152      	asrs	r2, r2, #5
 80018a4:	17db      	asrs	r3, r3, #31
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	3330      	adds	r3, #48	; 0x30
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4b77      	ldr	r3, [pc, #476]	; (8001a8c <floatToString+0x48c>)
 80018b0:	701a      	strb	r2, [r3, #0]
		convertedString[1] = (befdec/10)%10 + 48;
 80018b2:	4b74      	ldr	r3, [pc, #464]	; (8001a84 <floatToString+0x484>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a76      	ldr	r2, [pc, #472]	; (8001a90 <floatToString+0x490>)
 80018b8:	fb82 1203 	smull	r1, r2, r2, r3
 80018bc:	1092      	asrs	r2, r2, #2
 80018be:	17db      	asrs	r3, r3, #31
 80018c0:	1ad2      	subs	r2, r2, r3
 80018c2:	4b73      	ldr	r3, [pc, #460]	; (8001a90 <floatToString+0x490>)
 80018c4:	fb83 1302 	smull	r1, r3, r3, r2
 80018c8:	1099      	asrs	r1, r3, #2
 80018ca:	17d3      	asrs	r3, r2, #31
 80018cc:	1ac9      	subs	r1, r1, r3
 80018ce:	460b      	mov	r3, r1
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	1ad1      	subs	r1, r2, r3
 80018d8:	b2cb      	uxtb	r3, r1
 80018da:	3330      	adds	r3, #48	; 0x30
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4b6b      	ldr	r3, [pc, #428]	; (8001a8c <floatToString+0x48c>)
 80018e0:	705a      	strb	r2, [r3, #1]
		convertedString[2] = (befdec/1)%10 + 48;
 80018e2:	4b68      	ldr	r3, [pc, #416]	; (8001a84 <floatToString+0x484>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	4b6a      	ldr	r3, [pc, #424]	; (8001a90 <floatToString+0x490>)
 80018e8:	fb83 1302 	smull	r1, r3, r3, r2
 80018ec:	1099      	asrs	r1, r3, #2
 80018ee:	17d3      	asrs	r3, r2, #31
 80018f0:	1ac9      	subs	r1, r1, r3
 80018f2:	460b      	mov	r3, r1
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	1ad1      	subs	r1, r2, r3
 80018fc:	b2cb      	uxtb	r3, r1
 80018fe:	3330      	adds	r3, #48	; 0x30
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b62      	ldr	r3, [pc, #392]	; (8001a8c <floatToString+0x48c>)
 8001904:	709a      	strb	r2, [r3, #2]
		convertedString[3] = '.';
 8001906:	4b61      	ldr	r3, [pc, #388]	; (8001a8c <floatToString+0x48c>)
 8001908:	222e      	movs	r2, #46	; 0x2e
 800190a:	70da      	strb	r2, [r3, #3]
		convertedString[4] = (aftdec/10) + 48;
 800190c:	4b61      	ldr	r3, [pc, #388]	; (8001a94 <floatToString+0x494>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a5f      	ldr	r2, [pc, #380]	; (8001a90 <floatToString+0x490>)
 8001912:	fb82 1203 	smull	r1, r2, r2, r3
 8001916:	1092      	asrs	r2, r2, #2
 8001918:	17db      	asrs	r3, r3, #31
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	3330      	adds	r3, #48	; 0x30
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b5a      	ldr	r3, [pc, #360]	; (8001a8c <floatToString+0x48c>)
 8001924:	711a      	strb	r2, [r3, #4]
		convertedString[5] = ' ';
 8001926:	4b59      	ldr	r3, [pc, #356]	; (8001a8c <floatToString+0x48c>)
 8001928:	2220      	movs	r2, #32
 800192a:	715a      	strb	r2, [r3, #5]
		convertedString[6] = ' ';
 800192c:	4b57      	ldr	r3, [pc, #348]	; (8001a8c <floatToString+0x48c>)
 800192e:	2220      	movs	r2, #32
 8001930:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 8001932:	4b56      	ldr	r3, [pc, #344]	; (8001a8c <floatToString+0x48c>)
 8001934:	2200      	movs	r2, #0
 8001936:	71da      	strb	r2, [r3, #7]
 8001938:	e12b      	b.n	8001b92 <floatToString+0x592>
	else if ((fpnumber >= 1000) && (fpnumber < 10000))
 800193a:	4b4f      	ldr	r3, [pc, #316]	; (8001a78 <floatToString+0x478>)
 800193c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	4b4e      	ldr	r3, [pc, #312]	; (8001a80 <floatToString+0x480>)
 8001946:	f7ff f897 	bl	8000a78 <__aeabi_dcmpge>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d070      	beq.n	8001a32 <floatToString+0x432>
 8001950:	4b49      	ldr	r3, [pc, #292]	; (8001a78 <floatToString+0x478>)
 8001952:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001956:	a344      	add	r3, pc, #272	; (adr r3, 8001a68 <floatToString+0x468>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7ff f878 	bl	8000a50 <__aeabi_dcmplt>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d065      	beq.n	8001a32 <floatToString+0x432>
		convertedString[0] = (befdec/1000) + 48;
 8001966:	4b47      	ldr	r3, [pc, #284]	; (8001a84 <floatToString+0x484>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a4b      	ldr	r2, [pc, #300]	; (8001a98 <floatToString+0x498>)
 800196c:	fb82 1203 	smull	r1, r2, r2, r3
 8001970:	1192      	asrs	r2, r2, #6
 8001972:	17db      	asrs	r3, r3, #31
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	b2db      	uxtb	r3, r3
 8001978:	3330      	adds	r3, #48	; 0x30
 800197a:	b2da      	uxtb	r2, r3
 800197c:	4b43      	ldr	r3, [pc, #268]	; (8001a8c <floatToString+0x48c>)
 800197e:	701a      	strb	r2, [r3, #0]
		convertedString[1] = (befdec/100)%10 + 48;
 8001980:	4b40      	ldr	r3, [pc, #256]	; (8001a84 <floatToString+0x484>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a40      	ldr	r2, [pc, #256]	; (8001a88 <floatToString+0x488>)
 8001986:	fb82 1203 	smull	r1, r2, r2, r3
 800198a:	1152      	asrs	r2, r2, #5
 800198c:	17db      	asrs	r3, r3, #31
 800198e:	1ad2      	subs	r2, r2, r3
 8001990:	4b3f      	ldr	r3, [pc, #252]	; (8001a90 <floatToString+0x490>)
 8001992:	fb83 1302 	smull	r1, r3, r3, r2
 8001996:	1099      	asrs	r1, r3, #2
 8001998:	17d3      	asrs	r3, r2, #31
 800199a:	1ac9      	subs	r1, r1, r3
 800199c:	460b      	mov	r3, r1
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	440b      	add	r3, r1
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	1ad1      	subs	r1, r2, r3
 80019a6:	b2cb      	uxtb	r3, r1
 80019a8:	3330      	adds	r3, #48	; 0x30
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	4b37      	ldr	r3, [pc, #220]	; (8001a8c <floatToString+0x48c>)
 80019ae:	705a      	strb	r2, [r3, #1]
		convertedString[2] = (befdec/10)%10 + 48;
 80019b0:	4b34      	ldr	r3, [pc, #208]	; (8001a84 <floatToString+0x484>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a36      	ldr	r2, [pc, #216]	; (8001a90 <floatToString+0x490>)
 80019b6:	fb82 1203 	smull	r1, r2, r2, r3
 80019ba:	1092      	asrs	r2, r2, #2
 80019bc:	17db      	asrs	r3, r3, #31
 80019be:	1ad2      	subs	r2, r2, r3
 80019c0:	4b33      	ldr	r3, [pc, #204]	; (8001a90 <floatToString+0x490>)
 80019c2:	fb83 1302 	smull	r1, r3, r3, r2
 80019c6:	1099      	asrs	r1, r3, #2
 80019c8:	17d3      	asrs	r3, r2, #31
 80019ca:	1ac9      	subs	r1, r1, r3
 80019cc:	460b      	mov	r3, r1
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	440b      	add	r3, r1
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	1ad1      	subs	r1, r2, r3
 80019d6:	b2cb      	uxtb	r3, r1
 80019d8:	3330      	adds	r3, #48	; 0x30
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <floatToString+0x48c>)
 80019de:	709a      	strb	r2, [r3, #2]
		convertedString[3] = (befdec/1)%10 + 48;
 80019e0:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <floatToString+0x484>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b2a      	ldr	r3, [pc, #168]	; (8001a90 <floatToString+0x490>)
 80019e6:	fb83 1302 	smull	r1, r3, r3, r2
 80019ea:	1099      	asrs	r1, r3, #2
 80019ec:	17d3      	asrs	r3, r2, #31
 80019ee:	1ac9      	subs	r1, r1, r3
 80019f0:	460b      	mov	r3, r1
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	1ad1      	subs	r1, r2, r3
 80019fa:	b2cb      	uxtb	r3, r1
 80019fc:	3330      	adds	r3, #48	; 0x30
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	4b22      	ldr	r3, [pc, #136]	; (8001a8c <floatToString+0x48c>)
 8001a02:	70da      	strb	r2, [r3, #3]
		convertedString[4] = '.';
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <floatToString+0x48c>)
 8001a06:	222e      	movs	r2, #46	; 0x2e
 8001a08:	711a      	strb	r2, [r3, #4]
		convertedString[5] = (aftdec/10) + 48;
 8001a0a:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <floatToString+0x494>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a20      	ldr	r2, [pc, #128]	; (8001a90 <floatToString+0x490>)
 8001a10:	fb82 1203 	smull	r1, r2, r2, r3
 8001a14:	1092      	asrs	r2, r2, #2
 8001a16:	17db      	asrs	r3, r3, #31
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	3330      	adds	r3, #48	; 0x30
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <floatToString+0x48c>)
 8001a22:	715a      	strb	r2, [r3, #5]
		convertedString[6] = ' ';
 8001a24:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <floatToString+0x48c>)
 8001a26:	2220      	movs	r2, #32
 8001a28:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 8001a2a:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <floatToString+0x48c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	71da      	strb	r2, [r3, #7]
 8001a30:	e0af      	b.n	8001b92 <floatToString+0x592>
	else if ((fpnumber >= 10000) && (fpnumber < 100000))
 8001a32:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <floatToString+0x478>)
 8001a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a38:	a30b      	add	r3, pc, #44	; (adr r3, 8001a68 <floatToString+0x468>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7ff f81b 	bl	8000a78 <__aeabi_dcmpge>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d100      	bne.n	8001a4a <floatToString+0x44a>
}
 8001a48:	e0a3      	b.n	8001b92 <floatToString+0x592>
	else if ((fpnumber >= 10000) && (fpnumber < 100000))
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <floatToString+0x478>)
 8001a4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a50:	a307      	add	r3, pc, #28	; (adr r3, 8001a70 <floatToString+0x470>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fffb 	bl	8000a50 <__aeabi_dcmplt>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d11d      	bne.n	8001a9c <floatToString+0x49c>
}
 8001a60:	e097      	b.n	8001b92 <floatToString+0x592>
 8001a62:	bf00      	nop
 8001a64:	f3af 8000 	nop.w
 8001a68:	00000000 	.word	0x00000000
 8001a6c:	40c38800 	.word	0x40c38800
 8001a70:	00000000 	.word	0x00000000
 8001a74:	40f86a00 	.word	0x40f86a00
 8001a78:	200094b8 	.word	0x200094b8
 8001a7c:	40590000 	.word	0x40590000
 8001a80:	408f4000 	.word	0x408f4000
 8001a84:	200094b0 	.word	0x200094b0
 8001a88:	51eb851f 	.word	0x51eb851f
 8001a8c:	2000403c 	.word	0x2000403c
 8001a90:	66666667 	.word	0x66666667
 8001a94:	200094b4 	.word	0x200094b4
 8001a98:	10624dd3 	.word	0x10624dd3
		convertedString[0] = (befdec/10000) + 48;
 8001a9c:	4b3f      	ldr	r3, [pc, #252]	; (8001b9c <floatToString+0x59c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a3f      	ldr	r2, [pc, #252]	; (8001ba0 <floatToString+0x5a0>)
 8001aa2:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa6:	1312      	asrs	r2, r2, #12
 8001aa8:	17db      	asrs	r3, r3, #31
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	3330      	adds	r3, #48	; 0x30
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	4b3c      	ldr	r3, [pc, #240]	; (8001ba4 <floatToString+0x5a4>)
 8001ab4:	701a      	strb	r2, [r3, #0]
		convertedString[1] = (befdec/1000)%10 + 48;
 8001ab6:	4b39      	ldr	r3, [pc, #228]	; (8001b9c <floatToString+0x59c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a3b      	ldr	r2, [pc, #236]	; (8001ba8 <floatToString+0x5a8>)
 8001abc:	fb82 1203 	smull	r1, r2, r2, r3
 8001ac0:	1192      	asrs	r2, r2, #6
 8001ac2:	17db      	asrs	r3, r3, #31
 8001ac4:	1ad2      	subs	r2, r2, r3
 8001ac6:	4b39      	ldr	r3, [pc, #228]	; (8001bac <floatToString+0x5ac>)
 8001ac8:	fb83 1302 	smull	r1, r3, r3, r2
 8001acc:	1099      	asrs	r1, r3, #2
 8001ace:	17d3      	asrs	r3, r2, #31
 8001ad0:	1ac9      	subs	r1, r1, r3
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	1ad1      	subs	r1, r2, r3
 8001adc:	b2cb      	uxtb	r3, r1
 8001ade:	3330      	adds	r3, #48	; 0x30
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4b30      	ldr	r3, [pc, #192]	; (8001ba4 <floatToString+0x5a4>)
 8001ae4:	705a      	strb	r2, [r3, #1]
		convertedString[2] = (befdec/100)%10 + 48;
 8001ae6:	4b2d      	ldr	r3, [pc, #180]	; (8001b9c <floatToString+0x59c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a31      	ldr	r2, [pc, #196]	; (8001bb0 <floatToString+0x5b0>)
 8001aec:	fb82 1203 	smull	r1, r2, r2, r3
 8001af0:	1152      	asrs	r2, r2, #5
 8001af2:	17db      	asrs	r3, r3, #31
 8001af4:	1ad2      	subs	r2, r2, r3
 8001af6:	4b2d      	ldr	r3, [pc, #180]	; (8001bac <floatToString+0x5ac>)
 8001af8:	fb83 1302 	smull	r1, r3, r3, r2
 8001afc:	1099      	asrs	r1, r3, #2
 8001afe:	17d3      	asrs	r3, r2, #31
 8001b00:	1ac9      	subs	r1, r1, r3
 8001b02:	460b      	mov	r3, r1
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	440b      	add	r3, r1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	1ad1      	subs	r1, r2, r3
 8001b0c:	b2cb      	uxtb	r3, r1
 8001b0e:	3330      	adds	r3, #48	; 0x30
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <floatToString+0x5a4>)
 8001b14:	709a      	strb	r2, [r3, #2]
		convertedString[3] = (befdec/10)%10 + 48;
 8001b16:	4b21      	ldr	r3, [pc, #132]	; (8001b9c <floatToString+0x59c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a24      	ldr	r2, [pc, #144]	; (8001bac <floatToString+0x5ac>)
 8001b1c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b20:	1092      	asrs	r2, r2, #2
 8001b22:	17db      	asrs	r3, r3, #31
 8001b24:	1ad2      	subs	r2, r2, r3
 8001b26:	4b21      	ldr	r3, [pc, #132]	; (8001bac <floatToString+0x5ac>)
 8001b28:	fb83 1302 	smull	r1, r3, r3, r2
 8001b2c:	1099      	asrs	r1, r3, #2
 8001b2e:	17d3      	asrs	r3, r2, #31
 8001b30:	1ac9      	subs	r1, r1, r3
 8001b32:	460b      	mov	r3, r1
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	1ad1      	subs	r1, r2, r3
 8001b3c:	b2cb      	uxtb	r3, r1
 8001b3e:	3330      	adds	r3, #48	; 0x30
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <floatToString+0x5a4>)
 8001b44:	70da      	strb	r2, [r3, #3]
		convertedString[4] = (befdec/1)%10 + 48;
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <floatToString+0x59c>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	4b18      	ldr	r3, [pc, #96]	; (8001bac <floatToString+0x5ac>)
 8001b4c:	fb83 1302 	smull	r1, r3, r3, r2
 8001b50:	1099      	asrs	r1, r3, #2
 8001b52:	17d3      	asrs	r3, r2, #31
 8001b54:	1ac9      	subs	r1, r1, r3
 8001b56:	460b      	mov	r3, r1
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	1ad1      	subs	r1, r2, r3
 8001b60:	b2cb      	uxtb	r3, r1
 8001b62:	3330      	adds	r3, #48	; 0x30
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <floatToString+0x5a4>)
 8001b68:	711a      	strb	r2, [r3, #4]
		convertedString[5] = '.';
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <floatToString+0x5a4>)
 8001b6c:	222e      	movs	r2, #46	; 0x2e
 8001b6e:	715a      	strb	r2, [r3, #5]
		convertedString[6] = (aftdec/10) + 48;
 8001b70:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <floatToString+0x5b4>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0d      	ldr	r2, [pc, #52]	; (8001bac <floatToString+0x5ac>)
 8001b76:	fb82 1203 	smull	r1, r2, r2, r3
 8001b7a:	1092      	asrs	r2, r2, #2
 8001b7c:	17db      	asrs	r3, r3, #31
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	3330      	adds	r3, #48	; 0x30
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4b07      	ldr	r3, [pc, #28]	; (8001ba4 <floatToString+0x5a4>)
 8001b88:	719a      	strb	r2, [r3, #6]
		convertedString[7] = '\0';
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <floatToString+0x5a4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	71da      	strb	r2, [r3, #7]
}
 8001b90:	e7ff      	b.n	8001b92 <floatToString+0x592>
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200094b0 	.word	0x200094b0
 8001ba0:	68db8bad 	.word	0x68db8bad
 8001ba4:	2000403c 	.word	0x2000403c
 8001ba8:	10624dd3 	.word	0x10624dd3
 8001bac:	66666667 	.word	0x66666667
 8001bb0:	51eb851f 	.word	0x51eb851f
 8001bb4:	200094b4 	.word	0x200094b4

08001bb8 <write_balance_data_file>:

void write_balance_data_file(char buffer_full)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]

	for(file_index = 0; file_index<16 && file_name[file_index] != '\0'; file_index++) buffer[file_index] = file_name[file_index];
 8001bc2:	4b62      	ldr	r3, [pc, #392]	; (8001d4c <write_balance_data_file+0x194>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e00c      	b.n	8001be4 <write_balance_data_file+0x2c>
 8001bca:	4b60      	ldr	r3, [pc, #384]	; (8001d4c <write_balance_data_file+0x194>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	4b5f      	ldr	r3, [pc, #380]	; (8001d4c <write_balance_data_file+0x194>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	495f      	ldr	r1, [pc, #380]	; (8001d50 <write_balance_data_file+0x198>)
 8001bd4:	5c89      	ldrb	r1, [r1, r2]
 8001bd6:	4a5f      	ldr	r2, [pc, #380]	; (8001d54 <write_balance_data_file+0x19c>)
 8001bd8:	54d1      	strb	r1, [r2, r3]
 8001bda:	4b5c      	ldr	r3, [pc, #368]	; (8001d4c <write_balance_data_file+0x194>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	3301      	adds	r3, #1
 8001be0:	4a5a      	ldr	r2, [pc, #360]	; (8001d4c <write_balance_data_file+0x194>)
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	4b59      	ldr	r3, [pc, #356]	; (8001d4c <write_balance_data_file+0x194>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	dc05      	bgt.n	8001bf8 <write_balance_data_file+0x40>
 8001bec:	4b57      	ldr	r3, [pc, #348]	; (8001d4c <write_balance_data_file+0x194>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a57      	ldr	r2, [pc, #348]	; (8001d50 <write_balance_data_file+0x198>)
 8001bf2:	5cd3      	ldrb	r3, [r2, r3]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1e8      	bne.n	8001bca <write_balance_data_file+0x12>

	floatToString((int)file_number);
 8001bf8:	4b57      	ldr	r3, [pc, #348]	; (8001d58 <write_balance_data_file+0x1a0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7fe fc4b 	bl	8000498 <__aeabi_i2d>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4610      	mov	r0, r2
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f7ff fcf9 	bl	8001600 <floatToString>

	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0' && convertedString[i] != '.';i++,file_index++)buffer[file_index] = convertedString[i];
 8001c0e:	4b53      	ldr	r3, [pc, #332]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e011      	b.n	8001c3a <write_balance_data_file+0x82>
 8001c16:	4b51      	ldr	r3, [pc, #324]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	4b4c      	ldr	r3, [pc, #304]	; (8001d4c <write_balance_data_file+0x194>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4950      	ldr	r1, [pc, #320]	; (8001d60 <write_balance_data_file+0x1a8>)
 8001c20:	5c89      	ldrb	r1, [r1, r2]
 8001c22:	4a4c      	ldr	r2, [pc, #304]	; (8001d54 <write_balance_data_file+0x19c>)
 8001c24:	54d1      	strb	r1, [r2, r3]
 8001c26:	4b4d      	ldr	r3, [pc, #308]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	4a4b      	ldr	r2, [pc, #300]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b46      	ldr	r3, [pc, #280]	; (8001d4c <write_balance_data_file+0x194>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3301      	adds	r3, #1
 8001c36:	4a45      	ldr	r2, [pc, #276]	; (8001d4c <write_balance_data_file+0x194>)
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	4b48      	ldr	r3, [pc, #288]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2b09      	cmp	r3, #9
 8001c40:	d80b      	bhi.n	8001c5a <write_balance_data_file+0xa2>
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a46      	ldr	r2, [pc, #280]	; (8001d60 <write_balance_data_file+0x1a8>)
 8001c48:	5cd3      	ldrb	r3, [r2, r3]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <write_balance_data_file+0xa2>
 8001c4e:	4b43      	ldr	r3, [pc, #268]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a43      	ldr	r2, [pc, #268]	; (8001d60 <write_balance_data_file+0x1a8>)
 8001c54:	5cd3      	ldrb	r3, [r2, r3]
 8001c56:	2b2e      	cmp	r3, #46	; 0x2e
 8001c58:	d1dd      	bne.n	8001c16 <write_balance_data_file+0x5e>

	if(buffer_full == 'y')
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	2b79      	cmp	r3, #121	; 0x79
 8001c5e:	d109      	bne.n	8001c74 <write_balance_data_file+0xbc>
	{
		buffer[file_index] = 'B';
 8001c60:	4b3a      	ldr	r3, [pc, #232]	; (8001d4c <write_balance_data_file+0x194>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a3b      	ldr	r2, [pc, #236]	; (8001d54 <write_balance_data_file+0x19c>)
 8001c66:	2142      	movs	r1, #66	; 0x42
 8001c68:	54d1      	strb	r1, [r2, r3]
		file_index++;
 8001c6a:	4b38      	ldr	r3, [pc, #224]	; (8001d4c <write_balance_data_file+0x194>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	4a36      	ldr	r2, [pc, #216]	; (8001d4c <write_balance_data_file+0x194>)
 8001c72:	6013      	str	r3, [r2, #0]
	}

	for(i=0;i<4 && extention[i]!='\0';i++,file_index++) buffer[file_index]=extention[i];
 8001c74:	4b39      	ldr	r3, [pc, #228]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	e011      	b.n	8001ca0 <write_balance_data_file+0xe8>
 8001c7c:	4b37      	ldr	r3, [pc, #220]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	4b32      	ldr	r3, [pc, #200]	; (8001d4c <write_balance_data_file+0x194>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4937      	ldr	r1, [pc, #220]	; (8001d64 <write_balance_data_file+0x1ac>)
 8001c86:	5c89      	ldrb	r1, [r1, r2]
 8001c88:	4a32      	ldr	r2, [pc, #200]	; (8001d54 <write_balance_data_file+0x19c>)
 8001c8a:	54d1      	strb	r1, [r2, r3]
 8001c8c:	4b33      	ldr	r3, [pc, #204]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	4a32      	ldr	r2, [pc, #200]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	4b2d      	ldr	r3, [pc, #180]	; (8001d4c <write_balance_data_file+0x194>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	4a2b      	ldr	r2, [pc, #172]	; (8001d4c <write_balance_data_file+0x194>)
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	dc05      	bgt.n	8001cb4 <write_balance_data_file+0xfc>
 8001ca8:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a2d      	ldr	r2, [pc, #180]	; (8001d64 <write_balance_data_file+0x1ac>)
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1e3      	bne.n	8001c7c <write_balance_data_file+0xc4>

	Create_File(buffer);								  // create the file based on the created file name
 8001cb4:	4827      	ldr	r0, [pc, #156]	; (8001d54 <write_balance_data_file+0x19c>)
 8001cb6:	f7ff fa37 	bl	8001128 <Create_File>
	Write_File(buffer,balance_data);	      // write the data to the file.
 8001cba:	492b      	ldr	r1, [pc, #172]	; (8001d68 <write_balance_data_file+0x1b0>)
 8001cbc:	4825      	ldr	r0, [pc, #148]	; (8001d54 <write_balance_data_file+0x19c>)
 8001cbe:	f7ff f9ed 	bl	800109c <Write_File>
	balance_index = 0;
 8001cc2:	4b2a      	ldr	r3, [pc, #168]	; (8001d6c <write_balance_data_file+0x1b4>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
	write_header  = 'n';
 8001cc8:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <write_balance_data_file+0x1b8>)
 8001cca:	226e      	movs	r2, #110	; 0x6e
 8001ccc:	701a      	strb	r2, [r3, #0]
	get_init_conditions = 0;
 8001cce:	4b29      	ldr	r3, [pc, #164]	; (8001d74 <write_balance_data_file+0x1bc>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
	file_number++;
 8001cd4:	4b20      	ldr	r3, [pc, #128]	; (8001d58 <write_balance_data_file+0x1a0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	4a1f      	ldr	r2, [pc, #124]	; (8001d58 <write_balance_data_file+0x1a0>)
 8001cdc:	6013      	str	r3, [r2, #0]

	for(i=0;i<10000 && balance_data[i]!='\0';i++)balance_data[i] = '\0';
 8001cde:	4b1f      	ldr	r3, [pc, #124]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	e009      	b.n	8001cfa <write_balance_data_file+0x142>
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <write_balance_data_file+0x1b0>)
 8001cec:	2100      	movs	r1, #0
 8001cee:	54d1      	strb	r1, [r2, r3]
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	4a19      	ldr	r2, [pc, #100]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d02:	4293      	cmp	r3, r2
 8001d04:	dc05      	bgt.n	8001d12 <write_balance_data_file+0x15a>
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a17      	ldr	r2, [pc, #92]	; (8001d68 <write_balance_data_file+0x1b0>)
 8001d0c:	5cd3      	ldrb	r3, [r2, r3]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1e9      	bne.n	8001ce6 <write_balance_data_file+0x12e>
	for(i=0;i<11 && buffer[i]!='\0';i++)buffer[i] = '\0';
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e009      	b.n	8001d2e <write_balance_data_file+0x176>
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a0d      	ldr	r2, [pc, #52]	; (8001d54 <write_balance_data_file+0x19c>)
 8001d20:	2100      	movs	r1, #0
 8001d22:	54d1      	strb	r1, [r2, r3]
 8001d24:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	4a0c      	ldr	r2, [pc, #48]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2b0a      	cmp	r3, #10
 8001d34:	dc05      	bgt.n	8001d42 <write_balance_data_file+0x18a>
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <write_balance_data_file+0x1a4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <write_balance_data_file+0x19c>)
 8001d3c:	5cd3      	ldrb	r3, [r2, r3]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1eb      	bne.n	8001d1a <write_balance_data_file+0x162>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20003ff4 	.word	0x20003ff4
 8001d50:	200000a8 	.word	0x200000a8
 8001d54:	20004020 	.word	0x20004020
 8001d58:	20003ff0 	.word	0x20003ff0
 8001d5c:	20003fe4 	.word	0x20003fe4
 8001d60:	2000403c 	.word	0x2000403c
 8001d64:	200000c4 	.word	0x200000c4
 8001d68:	20004048 	.word	0x20004048
 8001d6c:	20003fe0 	.word	0x20003fe0
 8001d70:	200001d0 	.word	0x200001d0
 8001d74:	200000ca 	.word	0x200000ca

08001d78 <add_data_to_array>:

void add_data_to_array()
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	if(write_header == 'n')
 8001d7c:	4b7a      	ldr	r3, [pc, #488]	; (8001f68 <add_data_to_array+0x1f0>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b6e      	cmp	r3, #110	; 0x6e
 8001d82:	d122      	bne.n	8001dca <add_data_to_array+0x52>
	{
		for(i = 0;i < (sizeof balance_header) && balance_header[i] != '\0';i++)
 8001d84:	4b79      	ldr	r3, [pc, #484]	; (8001f6c <add_data_to_array+0x1f4>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	e011      	b.n	8001db0 <add_data_to_array+0x38>
		{
			balance_data[balance_index] = balance_header[i];
 8001d8c:	4b77      	ldr	r3, [pc, #476]	; (8001f6c <add_data_to_array+0x1f4>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b77      	ldr	r3, [pc, #476]	; (8001f70 <add_data_to_array+0x1f8>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4977      	ldr	r1, [pc, #476]	; (8001f74 <add_data_to_array+0x1fc>)
 8001d96:	5c89      	ldrb	r1, [r1, r2]
 8001d98:	4a77      	ldr	r2, [pc, #476]	; (8001f78 <add_data_to_array+0x200>)
 8001d9a:	54d1      	strb	r1, [r2, r3]
			balance_index++;
 8001d9c:	4b74      	ldr	r3, [pc, #464]	; (8001f70 <add_data_to_array+0x1f8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	4a73      	ldr	r2, [pc, #460]	; (8001f70 <add_data_to_array+0x1f8>)
 8001da4:	6013      	str	r3, [r2, #0]
		for(i = 0;i < (sizeof balance_header) && balance_header[i] != '\0';i++)
 8001da6:	4b71      	ldr	r3, [pc, #452]	; (8001f6c <add_data_to_array+0x1f4>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	3301      	adds	r3, #1
 8001dac:	4a6f      	ldr	r2, [pc, #444]	; (8001f6c <add_data_to_array+0x1f4>)
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b6e      	ldr	r3, [pc, #440]	; (8001f6c <add_data_to_array+0x1f4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2bb9      	cmp	r3, #185	; 0xb9
 8001db6:	d805      	bhi.n	8001dc4 <add_data_to_array+0x4c>
 8001db8:	4b6c      	ldr	r3, [pc, #432]	; (8001f6c <add_data_to_array+0x1f4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a6d      	ldr	r2, [pc, #436]	; (8001f74 <add_data_to_array+0x1fc>)
 8001dbe:	5cd3      	ldrb	r3, [r2, r3]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1e3      	bne.n	8001d8c <add_data_to_array+0x14>
		}
		write_header = 'y';
 8001dc4:	4b68      	ldr	r3, [pc, #416]	; (8001f68 <add_data_to_array+0x1f0>)
 8001dc6:	2279      	movs	r2, #121	; 0x79
 8001dc8:	701a      	strb	r2, [r3, #0]
	}
	// CSV file data format: pH, total_pH_up_ml, total_pH_down_ml, time_to_bal_pH, TDS, total_nutrient_ml, time_to_bal_nutrient, error, water_temp
	floatToString((double)pH);	// convert water temp to char array and write it to the data buffer
 8001dca:	4b6c      	ldr	r3, [pc, #432]	; (8001f7c <add_data_to_array+0x204>)
 8001dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f7ff fc14 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001dd8:	4b64      	ldr	r3, [pc, #400]	; (8001f6c <add_data_to_array+0x1f4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	e011      	b.n	8001e04 <add_data_to_array+0x8c>
	{
		balance_data[balance_index] = convertedString[i];
 8001de0:	4b62      	ldr	r3, [pc, #392]	; (8001f6c <add_data_to_array+0x1f4>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b62      	ldr	r3, [pc, #392]	; (8001f70 <add_data_to_array+0x1f8>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4965      	ldr	r1, [pc, #404]	; (8001f80 <add_data_to_array+0x208>)
 8001dea:	5c89      	ldrb	r1, [r1, r2]
 8001dec:	4a62      	ldr	r2, [pc, #392]	; (8001f78 <add_data_to_array+0x200>)
 8001dee:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8001df0:	4b5f      	ldr	r3, [pc, #380]	; (8001f70 <add_data_to_array+0x1f8>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3301      	adds	r3, #1
 8001df6:	4a5e      	ldr	r2, [pc, #376]	; (8001f70 <add_data_to_array+0x1f8>)
 8001df8:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001dfa:	4b5c      	ldr	r3, [pc, #368]	; (8001f6c <add_data_to_array+0x1f4>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	4a5a      	ldr	r2, [pc, #360]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	4b59      	ldr	r3, [pc, #356]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b09      	cmp	r3, #9
 8001e0a:	d805      	bhi.n	8001e18 <add_data_to_array+0xa0>
 8001e0c:	4b57      	ldr	r3, [pc, #348]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a5b      	ldr	r2, [pc, #364]	; (8001f80 <add_data_to_array+0x208>)
 8001e12:	5cd3      	ldrb	r3, [r2, r3]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1e3      	bne.n	8001de0 <add_data_to_array+0x68>
	}
	balance_data[balance_index] = ',';
 8001e18:	4b55      	ldr	r3, [pc, #340]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a56      	ldr	r2, [pc, #344]	; (8001f78 <add_data_to_array+0x200>)
 8001e1e:	212c      	movs	r1, #44	; 0x2c
 8001e20:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8001e22:	4b53      	ldr	r3, [pc, #332]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	3301      	adds	r3, #1
 8001e28:	4a51      	ldr	r2, [pc, #324]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e2a:	6013      	str	r3, [r2, #0]

	floatToString((double)total_pH_up_ml);	// convert water temp to char array and write it to the data buffer
 8001e2c:	4b55      	ldr	r3, [pc, #340]	; (8001f84 <add_data_to_array+0x20c>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	4610      	mov	r0, r2
 8001e34:	4619      	mov	r1, r3
 8001e36:	f7ff fbe3 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001e3a:	4b4c      	ldr	r3, [pc, #304]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	e011      	b.n	8001e66 <add_data_to_array+0xee>
	{
		balance_data[balance_index] = convertedString[i];
 8001e42:	4b4a      	ldr	r3, [pc, #296]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	4b4a      	ldr	r3, [pc, #296]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	494d      	ldr	r1, [pc, #308]	; (8001f80 <add_data_to_array+0x208>)
 8001e4c:	5c89      	ldrb	r1, [r1, r2]
 8001e4e:	4a4a      	ldr	r2, [pc, #296]	; (8001f78 <add_data_to_array+0x200>)
 8001e50:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8001e52:	4b47      	ldr	r3, [pc, #284]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	4a45      	ldr	r2, [pc, #276]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e5a:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001e5c:	4b43      	ldr	r3, [pc, #268]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	3301      	adds	r3, #1
 8001e62:	4a42      	ldr	r2, [pc, #264]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	4b41      	ldr	r3, [pc, #260]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b09      	cmp	r3, #9
 8001e6c:	d805      	bhi.n	8001e7a <add_data_to_array+0x102>
 8001e6e:	4b3f      	ldr	r3, [pc, #252]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a43      	ldr	r2, [pc, #268]	; (8001f80 <add_data_to_array+0x208>)
 8001e74:	5cd3      	ldrb	r3, [r2, r3]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1e3      	bne.n	8001e42 <add_data_to_array+0xca>
	}
	balance_data[balance_index] = ',';
 8001e7a:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a3e      	ldr	r2, [pc, #248]	; (8001f78 <add_data_to_array+0x200>)
 8001e80:	212c      	movs	r1, #44	; 0x2c
 8001e82:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8001e84:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	4a39      	ldr	r2, [pc, #228]	; (8001f70 <add_data_to_array+0x1f8>)
 8001e8c:	6013      	str	r3, [r2, #0]

	floatToString((double)pH_up_dose);	// convert water temp to char array and write it to the data buffer
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	; (8001f88 <add_data_to_array+0x210>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	f7ff fbb2 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001e9c:	4b33      	ldr	r3, [pc, #204]	; (8001f6c <add_data_to_array+0x1f4>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	e011      	b.n	8001ec8 <add_data_to_array+0x150>
	{
		balance_data[balance_index] = convertedString[i];
 8001ea4:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <add_data_to_array+0x1f4>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b31      	ldr	r3, [pc, #196]	; (8001f70 <add_data_to_array+0x1f8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4934      	ldr	r1, [pc, #208]	; (8001f80 <add_data_to_array+0x208>)
 8001eae:	5c89      	ldrb	r1, [r1, r2]
 8001eb0:	4a31      	ldr	r2, [pc, #196]	; (8001f78 <add_data_to_array+0x200>)
 8001eb2:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8001eb4:	4b2e      	ldr	r3, [pc, #184]	; (8001f70 <add_data_to_array+0x1f8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	4a2d      	ldr	r2, [pc, #180]	; (8001f70 <add_data_to_array+0x1f8>)
 8001ebc:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <add_data_to_array+0x1f4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	4a29      	ldr	r2, [pc, #164]	; (8001f6c <add_data_to_array+0x1f4>)
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b28      	ldr	r3, [pc, #160]	; (8001f6c <add_data_to_array+0x1f4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b09      	cmp	r3, #9
 8001ece:	d805      	bhi.n	8001edc <add_data_to_array+0x164>
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <add_data_to_array+0x1f4>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a2a      	ldr	r2, [pc, #168]	; (8001f80 <add_data_to_array+0x208>)
 8001ed6:	5cd3      	ldrb	r3, [r2, r3]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1e3      	bne.n	8001ea4 <add_data_to_array+0x12c>
	}
	balance_data[balance_index] = ',';
 8001edc:	4b24      	ldr	r3, [pc, #144]	; (8001f70 <add_data_to_array+0x1f8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <add_data_to_array+0x200>)
 8001ee2:	212c      	movs	r1, #44	; 0x2c
 8001ee4:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8001ee6:	4b22      	ldr	r3, [pc, #136]	; (8001f70 <add_data_to_array+0x1f8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	3301      	adds	r3, #1
 8001eec:	4a20      	ldr	r2, [pc, #128]	; (8001f70 <add_data_to_array+0x1f8>)
 8001eee:	6013      	str	r3, [r2, #0]


	floatToString((double)total_pH_down_ml);	// convert water temp to char array and write it to the data buffer
 8001ef0:	4b26      	ldr	r3, [pc, #152]	; (8001f8c <add_data_to_array+0x214>)
 8001ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f7ff fb81 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001efe:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	e011      	b.n	8001f2a <add_data_to_array+0x1b2>
	{
		balance_data[balance_index] = convertedString[i];
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	4b19      	ldr	r3, [pc, #100]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	491c      	ldr	r1, [pc, #112]	; (8001f80 <add_data_to_array+0x208>)
 8001f10:	5c89      	ldrb	r1, [r1, r2]
 8001f12:	4a19      	ldr	r2, [pc, #100]	; (8001f78 <add_data_to_array+0x200>)
 8001f14:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8001f16:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f1e:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	3301      	adds	r3, #1
 8001f26:	4a11      	ldr	r2, [pc, #68]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	4b10      	ldr	r3, [pc, #64]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2b09      	cmp	r3, #9
 8001f30:	d805      	bhi.n	8001f3e <add_data_to_array+0x1c6>
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a12      	ldr	r2, [pc, #72]	; (8001f80 <add_data_to_array+0x208>)
 8001f38:	5cd3      	ldrb	r3, [r2, r3]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1e3      	bne.n	8001f06 <add_data_to_array+0x18e>
	}
	balance_data[balance_index] = ',';
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a0d      	ldr	r2, [pc, #52]	; (8001f78 <add_data_to_array+0x200>)
 8001f44:	212c      	movs	r1, #44	; 0x2c
 8001f46:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <add_data_to_array+0x1f8>)
 8001f50:	6013      	str	r3, [r2, #0]

	floatToString((double)pH_down_dose);	// convert water temp to char array and write it to the data buffer
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <add_data_to_array+0x218>)
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	4610      	mov	r0, r2
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f7ff fb50 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001f60:	4b02      	ldr	r3, [pc, #8]	; (8001f6c <add_data_to_array+0x1f4>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	e027      	b.n	8001fb8 <add_data_to_array+0x240>
 8001f68:	200001d0 	.word	0x200001d0
 8001f6c:	20003fe4 	.word	0x20003fe4
 8001f70:	20003fe0 	.word	0x20003fe0
 8001f74:	2000010c 	.word	0x2000010c
 8001f78:	20004048 	.word	0x20004048
 8001f7c:	200017b0 	.word	0x200017b0
 8001f80:	2000403c 	.word	0x2000403c
 8001f84:	20001780 	.word	0x20001780
 8001f88:	20001760 	.word	0x20001760
 8001f8c:	20001788 	.word	0x20001788
 8001f90:	20001768 	.word	0x20001768
	{
		balance_data[balance_index] = convertedString[i];
 8001f94:	4b7e      	ldr	r3, [pc, #504]	; (8002190 <add_data_to_array+0x418>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b7e      	ldr	r3, [pc, #504]	; (8002194 <add_data_to_array+0x41c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	497e      	ldr	r1, [pc, #504]	; (8002198 <add_data_to_array+0x420>)
 8001f9e:	5c89      	ldrb	r1, [r1, r2]
 8001fa0:	4a7e      	ldr	r2, [pc, #504]	; (800219c <add_data_to_array+0x424>)
 8001fa2:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8001fa4:	4b7b      	ldr	r3, [pc, #492]	; (8002194 <add_data_to_array+0x41c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	4a7a      	ldr	r2, [pc, #488]	; (8002194 <add_data_to_array+0x41c>)
 8001fac:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001fae:	4b78      	ldr	r3, [pc, #480]	; (8002190 <add_data_to_array+0x418>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	4a76      	ldr	r2, [pc, #472]	; (8002190 <add_data_to_array+0x418>)
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b75      	ldr	r3, [pc, #468]	; (8002190 <add_data_to_array+0x418>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b09      	cmp	r3, #9
 8001fbe:	d805      	bhi.n	8001fcc <add_data_to_array+0x254>
 8001fc0:	4b73      	ldr	r3, [pc, #460]	; (8002190 <add_data_to_array+0x418>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a74      	ldr	r2, [pc, #464]	; (8002198 <add_data_to_array+0x420>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1e3      	bne.n	8001f94 <add_data_to_array+0x21c>
	}
	balance_data[balance_index] = ',';
 8001fcc:	4b71      	ldr	r3, [pc, #452]	; (8002194 <add_data_to_array+0x41c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a72      	ldr	r2, [pc, #456]	; (800219c <add_data_to_array+0x424>)
 8001fd2:	212c      	movs	r1, #44	; 0x2c
 8001fd4:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8001fd6:	4b6f      	ldr	r3, [pc, #444]	; (8002194 <add_data_to_array+0x41c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	4a6d      	ldr	r2, [pc, #436]	; (8002194 <add_data_to_array+0x41c>)
 8001fde:	6013      	str	r3, [r2, #0]


	floatToString(time_to_bal_pH);	// convert water temp to char array and write it to the data buffer
 8001fe0:	4b6f      	ldr	r3, [pc, #444]	; (80021a0 <add_data_to_array+0x428>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe fa57 	bl	8000498 <__aeabi_i2d>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	4610      	mov	r0, r2
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f7ff fb05 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8001ff6:	4b66      	ldr	r3, [pc, #408]	; (8002190 <add_data_to_array+0x418>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	e011      	b.n	8002022 <add_data_to_array+0x2aa>
	{
		balance_data[balance_index] = convertedString[i];
 8001ffe:	4b64      	ldr	r3, [pc, #400]	; (8002190 <add_data_to_array+0x418>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b64      	ldr	r3, [pc, #400]	; (8002194 <add_data_to_array+0x41c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4964      	ldr	r1, [pc, #400]	; (8002198 <add_data_to_array+0x420>)
 8002008:	5c89      	ldrb	r1, [r1, r2]
 800200a:	4a64      	ldr	r2, [pc, #400]	; (800219c <add_data_to_array+0x424>)
 800200c:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 800200e:	4b61      	ldr	r3, [pc, #388]	; (8002194 <add_data_to_array+0x41c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	3301      	adds	r3, #1
 8002014:	4a5f      	ldr	r2, [pc, #380]	; (8002194 <add_data_to_array+0x41c>)
 8002016:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8002018:	4b5d      	ldr	r3, [pc, #372]	; (8002190 <add_data_to_array+0x418>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	4a5c      	ldr	r2, [pc, #368]	; (8002190 <add_data_to_array+0x418>)
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	4b5b      	ldr	r3, [pc, #364]	; (8002190 <add_data_to_array+0x418>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b09      	cmp	r3, #9
 8002028:	d805      	bhi.n	8002036 <add_data_to_array+0x2be>
 800202a:	4b59      	ldr	r3, [pc, #356]	; (8002190 <add_data_to_array+0x418>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a5a      	ldr	r2, [pc, #360]	; (8002198 <add_data_to_array+0x420>)
 8002030:	5cd3      	ldrb	r3, [r2, r3]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1e3      	bne.n	8001ffe <add_data_to_array+0x286>
	}
	balance_data[balance_index] = ',';
 8002036:	4b57      	ldr	r3, [pc, #348]	; (8002194 <add_data_to_array+0x41c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a58      	ldr	r2, [pc, #352]	; (800219c <add_data_to_array+0x424>)
 800203c:	212c      	movs	r1, #44	; 0x2c
 800203e:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002040:	4b54      	ldr	r3, [pc, #336]	; (8002194 <add_data_to_array+0x41c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	3301      	adds	r3, #1
 8002046:	4a53      	ldr	r2, [pc, #332]	; (8002194 <add_data_to_array+0x41c>)
 8002048:	6013      	str	r3, [r2, #0]

	floatToString( (double)TDS);	// convert water temp to char array and write it to the data buffer
 800204a:	4b56      	ldr	r3, [pc, #344]	; (80021a4 <add_data_to_array+0x42c>)
 800204c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002050:	4610      	mov	r0, r2
 8002052:	4619      	mov	r1, r3
 8002054:	f7ff fad4 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8002058:	4b4d      	ldr	r3, [pc, #308]	; (8002190 <add_data_to_array+0x418>)
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	e011      	b.n	8002084 <add_data_to_array+0x30c>
	{
		balance_data[balance_index] = convertedString[i];
 8002060:	4b4b      	ldr	r3, [pc, #300]	; (8002190 <add_data_to_array+0x418>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b4b      	ldr	r3, [pc, #300]	; (8002194 <add_data_to_array+0x41c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	494b      	ldr	r1, [pc, #300]	; (8002198 <add_data_to_array+0x420>)
 800206a:	5c89      	ldrb	r1, [r1, r2]
 800206c:	4a4b      	ldr	r2, [pc, #300]	; (800219c <add_data_to_array+0x424>)
 800206e:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002070:	4b48      	ldr	r3, [pc, #288]	; (8002194 <add_data_to_array+0x41c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	3301      	adds	r3, #1
 8002076:	4a47      	ldr	r2, [pc, #284]	; (8002194 <add_data_to_array+0x41c>)
 8002078:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 800207a:	4b45      	ldr	r3, [pc, #276]	; (8002190 <add_data_to_array+0x418>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	3301      	adds	r3, #1
 8002080:	4a43      	ldr	r2, [pc, #268]	; (8002190 <add_data_to_array+0x418>)
 8002082:	6013      	str	r3, [r2, #0]
 8002084:	4b42      	ldr	r3, [pc, #264]	; (8002190 <add_data_to_array+0x418>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b09      	cmp	r3, #9
 800208a:	d805      	bhi.n	8002098 <add_data_to_array+0x320>
 800208c:	4b40      	ldr	r3, [pc, #256]	; (8002190 <add_data_to_array+0x418>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a41      	ldr	r2, [pc, #260]	; (8002198 <add_data_to_array+0x420>)
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1e3      	bne.n	8002060 <add_data_to_array+0x2e8>
	}
	balance_data[balance_index] = ',';
 8002098:	4b3e      	ldr	r3, [pc, #248]	; (8002194 <add_data_to_array+0x41c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a3f      	ldr	r2, [pc, #252]	; (800219c <add_data_to_array+0x424>)
 800209e:	212c      	movs	r1, #44	; 0x2c
 80020a0:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 80020a2:	4b3c      	ldr	r3, [pc, #240]	; (8002194 <add_data_to_array+0x41c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	4a3a      	ldr	r2, [pc, #232]	; (8002194 <add_data_to_array+0x41c>)
 80020aa:	6013      	str	r3, [r2, #0]

	floatToString((double)total_nutrient_ml);	// convert water temp to char array and write it to the data buffer
 80020ac:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <add_data_to_array+0x430>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	f7ff faa3 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 80020ba:	4b35      	ldr	r3, [pc, #212]	; (8002190 <add_data_to_array+0x418>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	e011      	b.n	80020e6 <add_data_to_array+0x36e>
	{
		balance_data[balance_index] = convertedString[i];
 80020c2:	4b33      	ldr	r3, [pc, #204]	; (8002190 <add_data_to_array+0x418>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	4b33      	ldr	r3, [pc, #204]	; (8002194 <add_data_to_array+0x41c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4933      	ldr	r1, [pc, #204]	; (8002198 <add_data_to_array+0x420>)
 80020cc:	5c89      	ldrb	r1, [r1, r2]
 80020ce:	4a33      	ldr	r2, [pc, #204]	; (800219c <add_data_to_array+0x424>)
 80020d0:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 80020d2:	4b30      	ldr	r3, [pc, #192]	; (8002194 <add_data_to_array+0x41c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3301      	adds	r3, #1
 80020d8:	4a2e      	ldr	r2, [pc, #184]	; (8002194 <add_data_to_array+0x41c>)
 80020da:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 80020dc:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <add_data_to_array+0x418>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	3301      	adds	r3, #1
 80020e2:	4a2b      	ldr	r2, [pc, #172]	; (8002190 <add_data_to_array+0x418>)
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	4b2a      	ldr	r3, [pc, #168]	; (8002190 <add_data_to_array+0x418>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b09      	cmp	r3, #9
 80020ec:	d805      	bhi.n	80020fa <add_data_to_array+0x382>
 80020ee:	4b28      	ldr	r3, [pc, #160]	; (8002190 <add_data_to_array+0x418>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a29      	ldr	r2, [pc, #164]	; (8002198 <add_data_to_array+0x420>)
 80020f4:	5cd3      	ldrb	r3, [r2, r3]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1e3      	bne.n	80020c2 <add_data_to_array+0x34a>
	}
	balance_data[balance_index] = ',';
 80020fa:	4b26      	ldr	r3, [pc, #152]	; (8002194 <add_data_to_array+0x41c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a27      	ldr	r2, [pc, #156]	; (800219c <add_data_to_array+0x424>)
 8002100:	212c      	movs	r1, #44	; 0x2c
 8002102:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002104:	4b23      	ldr	r3, [pc, #140]	; (8002194 <add_data_to_array+0x41c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	3301      	adds	r3, #1
 800210a:	4a22      	ldr	r2, [pc, #136]	; (8002194 <add_data_to_array+0x41c>)
 800210c:	6013      	str	r3, [r2, #0]

	floatToString( (double)nutrient_dose);	// convert water temp to char array and write it to the data buffer
 800210e:	4b27      	ldr	r3, [pc, #156]	; (80021ac <add_data_to_array+0x434>)
 8002110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002114:	4610      	mov	r0, r2
 8002116:	4619      	mov	r1, r3
 8002118:	f7ff fa72 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <add_data_to_array+0x418>)
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	e011      	b.n	8002148 <add_data_to_array+0x3d0>
	{
		balance_data[balance_index] = convertedString[i];
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <add_data_to_array+0x418>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b1a      	ldr	r3, [pc, #104]	; (8002194 <add_data_to_array+0x41c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	491a      	ldr	r1, [pc, #104]	; (8002198 <add_data_to_array+0x420>)
 800212e:	5c89      	ldrb	r1, [r1, r2]
 8002130:	4a1a      	ldr	r2, [pc, #104]	; (800219c <add_data_to_array+0x424>)
 8002132:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002134:	4b17      	ldr	r3, [pc, #92]	; (8002194 <add_data_to_array+0x41c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	4a16      	ldr	r2, [pc, #88]	; (8002194 <add_data_to_array+0x41c>)
 800213c:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <add_data_to_array+0x418>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3301      	adds	r3, #1
 8002144:	4a12      	ldr	r2, [pc, #72]	; (8002190 <add_data_to_array+0x418>)
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <add_data_to_array+0x418>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2b09      	cmp	r3, #9
 800214e:	d805      	bhi.n	800215c <add_data_to_array+0x3e4>
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <add_data_to_array+0x418>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a10      	ldr	r2, [pc, #64]	; (8002198 <add_data_to_array+0x420>)
 8002156:	5cd3      	ldrb	r3, [r2, r3]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1e3      	bne.n	8002124 <add_data_to_array+0x3ac>
	}
	balance_data[balance_index] = ',';
 800215c:	4b0d      	ldr	r3, [pc, #52]	; (8002194 <add_data_to_array+0x41c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a0e      	ldr	r2, [pc, #56]	; (800219c <add_data_to_array+0x424>)
 8002162:	212c      	movs	r1, #44	; 0x2c
 8002164:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002166:	4b0b      	ldr	r3, [pc, #44]	; (8002194 <add_data_to_array+0x41c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	3301      	adds	r3, #1
 800216c:	4a09      	ldr	r2, [pc, #36]	; (8002194 <add_data_to_array+0x41c>)
 800216e:	6013      	str	r3, [r2, #0]

	floatToString(time_to_bal_nutrient);	// convert water temp to char array and write it to the data buffer
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <add_data_to_array+0x438>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe f98f 	bl	8000498 <__aeabi_i2d>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	4610      	mov	r0, r2
 8002180:	4619      	mov	r1, r3
 8002182:	f7ff fa3d 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8002186:	4b02      	ldr	r3, [pc, #8]	; (8002190 <add_data_to_array+0x418>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	e024      	b.n	80021d8 <add_data_to_array+0x460>
 800218e:	bf00      	nop
 8002190:	20003fe4 	.word	0x20003fe4
 8002194:	20003fe0 	.word	0x20003fe0
 8002198:	2000403c 	.word	0x2000403c
 800219c:	20004048 	.word	0x20004048
 80021a0:	20003fec 	.word	0x20003fec
 80021a4:	200017a8 	.word	0x200017a8
 80021a8:	20001778 	.word	0x20001778
 80021ac:	20001770 	.word	0x20001770
 80021b0:	20003fe8 	.word	0x20003fe8
	{
		balance_data[balance_index] = convertedString[i];
 80021b4:	4b3b      	ldr	r3, [pc, #236]	; (80022a4 <add_data_to_array+0x52c>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b3b      	ldr	r3, [pc, #236]	; (80022a8 <add_data_to_array+0x530>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	493b      	ldr	r1, [pc, #236]	; (80022ac <add_data_to_array+0x534>)
 80021be:	5c89      	ldrb	r1, [r1, r2]
 80021c0:	4a3b      	ldr	r2, [pc, #236]	; (80022b0 <add_data_to_array+0x538>)
 80021c2:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 80021c4:	4b38      	ldr	r3, [pc, #224]	; (80022a8 <add_data_to_array+0x530>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	3301      	adds	r3, #1
 80021ca:	4a37      	ldr	r2, [pc, #220]	; (80022a8 <add_data_to_array+0x530>)
 80021cc:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 80021ce:	4b35      	ldr	r3, [pc, #212]	; (80022a4 <add_data_to_array+0x52c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	3301      	adds	r3, #1
 80021d4:	4a33      	ldr	r2, [pc, #204]	; (80022a4 <add_data_to_array+0x52c>)
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <add_data_to_array+0x52c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b09      	cmp	r3, #9
 80021de:	d805      	bhi.n	80021ec <add_data_to_array+0x474>
 80021e0:	4b30      	ldr	r3, [pc, #192]	; (80022a4 <add_data_to_array+0x52c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a31      	ldr	r2, [pc, #196]	; (80022ac <add_data_to_array+0x534>)
 80021e6:	5cd3      	ldrb	r3, [r2, r3]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1e3      	bne.n	80021b4 <add_data_to_array+0x43c>
	}
	balance_data[balance_index] = ',';
 80021ec:	4b2e      	ldr	r3, [pc, #184]	; (80022a8 <add_data_to_array+0x530>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a2f      	ldr	r2, [pc, #188]	; (80022b0 <add_data_to_array+0x538>)
 80021f2:	212c      	movs	r1, #44	; 0x2c
 80021f4:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 80021f6:	4b2c      	ldr	r3, [pc, #176]	; (80022a8 <add_data_to_array+0x530>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	3301      	adds	r3, #1
 80021fc:	4a2a      	ldr	r2, [pc, #168]	; (80022a8 <add_data_to_array+0x530>)
 80021fe:	6013      	str	r3, [r2, #0]

	balance_data[balance_index] = error;
 8002200:	4b29      	ldr	r3, [pc, #164]	; (80022a8 <add_data_to_array+0x530>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a2b      	ldr	r2, [pc, #172]	; (80022b4 <add_data_to_array+0x53c>)
 8002206:	7811      	ldrb	r1, [r2, #0]
 8002208:	4a29      	ldr	r2, [pc, #164]	; (80022b0 <add_data_to_array+0x538>)
 800220a:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 800220c:	4b26      	ldr	r3, [pc, #152]	; (80022a8 <add_data_to_array+0x530>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	3301      	adds	r3, #1
 8002212:	4a25      	ldr	r2, [pc, #148]	; (80022a8 <add_data_to_array+0x530>)
 8002214:	6013      	str	r3, [r2, #0]
	balance_data[balance_index] = ',';
 8002216:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <add_data_to_array+0x530>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a25      	ldr	r2, [pc, #148]	; (80022b0 <add_data_to_array+0x538>)
 800221c:	212c      	movs	r1, #44	; 0x2c
 800221e:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002220:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <add_data_to_array+0x530>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	4a20      	ldr	r2, [pc, #128]	; (80022a8 <add_data_to_array+0x530>)
 8002228:	6013      	str	r3, [r2, #0]

	floatToString((double)water_temp);	// convert water temp to char array and write it to the data buffer
 800222a:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <add_data_to_array+0x540>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	f7ff f9e4 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <add_data_to_array+0x52c>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	e011      	b.n	8002264 <add_data_to_array+0x4ec>
	{
		balance_data[balance_index] = convertedString[i];
 8002240:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <add_data_to_array+0x52c>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <add_data_to_array+0x530>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4918      	ldr	r1, [pc, #96]	; (80022ac <add_data_to_array+0x534>)
 800224a:	5c89      	ldrb	r1, [r1, r2]
 800224c:	4a18      	ldr	r2, [pc, #96]	; (80022b0 <add_data_to_array+0x538>)
 800224e:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <add_data_to_array+0x530>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	3301      	adds	r3, #1
 8002256:	4a14      	ldr	r2, [pc, #80]	; (80022a8 <add_data_to_array+0x530>)
 8002258:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)
 800225a:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <add_data_to_array+0x52c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	3301      	adds	r3, #1
 8002260:	4a10      	ldr	r2, [pc, #64]	; (80022a4 <add_data_to_array+0x52c>)
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <add_data_to_array+0x52c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b09      	cmp	r3, #9
 800226a:	d805      	bhi.n	8002278 <add_data_to_array+0x500>
 800226c:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <add_data_to_array+0x52c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a0e      	ldr	r2, [pc, #56]	; (80022ac <add_data_to_array+0x534>)
 8002272:	5cd3      	ldrb	r3, [r2, r3]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1e3      	bne.n	8002240 <add_data_to_array+0x4c8>
	}
	balance_data[balance_index] = ',';
 8002278:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <add_data_to_array+0x530>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0c      	ldr	r2, [pc, #48]	; (80022b0 <add_data_to_array+0x538>)
 800227e:	212c      	movs	r1, #44	; 0x2c
 8002280:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <add_data_to_array+0x530>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	3301      	adds	r3, #1
 8002288:	4a07      	ldr	r2, [pc, #28]	; (80022a8 <add_data_to_array+0x530>)
 800228a:	6013      	str	r3, [r2, #0]
	balance_data[balance_index] = '\n';
 800228c:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <add_data_to_array+0x530>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <add_data_to_array+0x538>)
 8002292:	210a      	movs	r1, #10
 8002294:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002296:	4b04      	ldr	r3, [pc, #16]	; (80022a8 <add_data_to_array+0x530>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	3301      	adds	r3, #1
 800229c:	4a02      	ldr	r2, [pc, #8]	; (80022a8 <add_data_to_array+0x530>)
 800229e:	6013      	str	r3, [r2, #0]
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20003fe4 	.word	0x20003fe4
 80022a8:	20003fe0 	.word	0x20003fe0
 80022ac:	2000403c 	.word	0x2000403c
 80022b0:	20004048 	.word	0x20004048
 80022b4:	200001cc 	.word	0x200001cc
 80022b8:	200017b8 	.word	0x200017b8

080022bc <appendInitialConditions>:

void appendInitialConditions()
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
	for(i = 0; i < 17 && pH_init_title[i] != '\0';i++)						// append init pH title to the data array
 80022c0:	4b8a      	ldr	r3, [pc, #552]	; (80024ec <appendInitialConditions+0x230>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	e011      	b.n	80022ec <appendInitialConditions+0x30>
	{
		balance_data[balance_index] = pH_init_title[i];
 80022c8:	4b88      	ldr	r3, [pc, #544]	; (80024ec <appendInitialConditions+0x230>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b88      	ldr	r3, [pc, #544]	; (80024f0 <appendInitialConditions+0x234>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4988      	ldr	r1, [pc, #544]	; (80024f4 <appendInitialConditions+0x238>)
 80022d2:	5c89      	ldrb	r1, [r1, r2]
 80022d4:	4a88      	ldr	r2, [pc, #544]	; (80024f8 <appendInitialConditions+0x23c>)
 80022d6:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 80022d8:	4b85      	ldr	r3, [pc, #532]	; (80024f0 <appendInitialConditions+0x234>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	3301      	adds	r3, #1
 80022de:	4a84      	ldr	r2, [pc, #528]	; (80024f0 <appendInitialConditions+0x234>)
 80022e0:	6013      	str	r3, [r2, #0]
	for(i = 0; i < 17 && pH_init_title[i] != '\0';i++)						// append init pH title to the data array
 80022e2:	4b82      	ldr	r3, [pc, #520]	; (80024ec <appendInitialConditions+0x230>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3301      	adds	r3, #1
 80022e8:	4a80      	ldr	r2, [pc, #512]	; (80024ec <appendInitialConditions+0x230>)
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	4b7f      	ldr	r3, [pc, #508]	; (80024ec <appendInitialConditions+0x230>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b10      	cmp	r3, #16
 80022f2:	dc05      	bgt.n	8002300 <appendInitialConditions+0x44>
 80022f4:	4b7d      	ldr	r3, [pc, #500]	; (80024ec <appendInitialConditions+0x230>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a7e      	ldr	r2, [pc, #504]	; (80024f4 <appendInitialConditions+0x238>)
 80022fa:	5cd3      	ldrb	r3, [r2, r3]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1e3      	bne.n	80022c8 <appendInitialConditions+0xc>
	}
	balance_data[balance_index] = ',';
 8002300:	4b7b      	ldr	r3, [pc, #492]	; (80024f0 <appendInitialConditions+0x234>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a7c      	ldr	r2, [pc, #496]	; (80024f8 <appendInitialConditions+0x23c>)
 8002306:	212c      	movs	r1, #44	; 0x2c
 8002308:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 800230a:	4b79      	ldr	r3, [pc, #484]	; (80024f0 <appendInitialConditions+0x234>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	3301      	adds	r3, #1
 8002310:	4a77      	ldr	r2, [pc, #476]	; (80024f0 <appendInitialConditions+0x234>)
 8002312:	6013      	str	r3, [r2, #0]
	floatToString( pH);									// convert pH to char array and write it to the data buffer
 8002314:	4b79      	ldr	r3, [pc, #484]	; (80024fc <appendInitialConditions+0x240>)
 8002316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231a:	4610      	mov	r0, r2
 800231c:	4619      	mov	r1, r3
 800231e:	f7ff f96f 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)	// append pH to our data array
 8002322:	4b72      	ldr	r3, [pc, #456]	; (80024ec <appendInitialConditions+0x230>)
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	e011      	b.n	800234e <appendInitialConditions+0x92>
	{
		balance_data[balance_index] = convertedString[i];
 800232a:	4b70      	ldr	r3, [pc, #448]	; (80024ec <appendInitialConditions+0x230>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4b70      	ldr	r3, [pc, #448]	; (80024f0 <appendInitialConditions+0x234>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4973      	ldr	r1, [pc, #460]	; (8002500 <appendInitialConditions+0x244>)
 8002334:	5c89      	ldrb	r1, [r1, r2]
 8002336:	4a70      	ldr	r2, [pc, #448]	; (80024f8 <appendInitialConditions+0x23c>)
 8002338:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 800233a:	4b6d      	ldr	r3, [pc, #436]	; (80024f0 <appendInitialConditions+0x234>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a6b      	ldr	r2, [pc, #428]	; (80024f0 <appendInitialConditions+0x234>)
 8002342:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)	// append pH to our data array
 8002344:	4b69      	ldr	r3, [pc, #420]	; (80024ec <appendInitialConditions+0x230>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	4a68      	ldr	r2, [pc, #416]	; (80024ec <appendInitialConditions+0x230>)
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	4b67      	ldr	r3, [pc, #412]	; (80024ec <appendInitialConditions+0x230>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b09      	cmp	r3, #9
 8002354:	d805      	bhi.n	8002362 <appendInitialConditions+0xa6>
 8002356:	4b65      	ldr	r3, [pc, #404]	; (80024ec <appendInitialConditions+0x230>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a69      	ldr	r2, [pc, #420]	; (8002500 <appendInitialConditions+0x244>)
 800235c:	5cd3      	ldrb	r3, [r2, r3]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1e3      	bne.n	800232a <appendInitialConditions+0x6e>
	}
	balance_data[balance_index] = ',';
 8002362:	4b63      	ldr	r3, [pc, #396]	; (80024f0 <appendInitialConditions+0x234>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a64      	ldr	r2, [pc, #400]	; (80024f8 <appendInitialConditions+0x23c>)
 8002368:	212c      	movs	r1, #44	; 0x2c
 800236a:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 800236c:	4b60      	ldr	r3, [pc, #384]	; (80024f0 <appendInitialConditions+0x234>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	3301      	adds	r3, #1
 8002372:	4a5f      	ldr	r2, [pc, #380]	; (80024f0 <appendInitialConditions+0x234>)
 8002374:	6013      	str	r3, [r2, #0]

	for(i = 0; i < 17 && pH_set_point_title[i] != '\0';i++)							// append init pH set point title to the data array
 8002376:	4b5d      	ldr	r3, [pc, #372]	; (80024ec <appendInitialConditions+0x230>)
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	e011      	b.n	80023a2 <appendInitialConditions+0xe6>
	{
		balance_data[balance_index] = pH_set_point_title[i];
 800237e:	4b5b      	ldr	r3, [pc, #364]	; (80024ec <appendInitialConditions+0x230>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	4b5b      	ldr	r3, [pc, #364]	; (80024f0 <appendInitialConditions+0x234>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	495f      	ldr	r1, [pc, #380]	; (8002504 <appendInitialConditions+0x248>)
 8002388:	5c89      	ldrb	r1, [r1, r2]
 800238a:	4a5b      	ldr	r2, [pc, #364]	; (80024f8 <appendInitialConditions+0x23c>)
 800238c:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 800238e:	4b58      	ldr	r3, [pc, #352]	; (80024f0 <appendInitialConditions+0x234>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	3301      	adds	r3, #1
 8002394:	4a56      	ldr	r2, [pc, #344]	; (80024f0 <appendInitialConditions+0x234>)
 8002396:	6013      	str	r3, [r2, #0]
	for(i = 0; i < 17 && pH_set_point_title[i] != '\0';i++)							// append init pH set point title to the data array
 8002398:	4b54      	ldr	r3, [pc, #336]	; (80024ec <appendInitialConditions+0x230>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	3301      	adds	r3, #1
 800239e:	4a53      	ldr	r2, [pc, #332]	; (80024ec <appendInitialConditions+0x230>)
 80023a0:	6013      	str	r3, [r2, #0]
 80023a2:	4b52      	ldr	r3, [pc, #328]	; (80024ec <appendInitialConditions+0x230>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	dc05      	bgt.n	80023b6 <appendInitialConditions+0xfa>
 80023aa:	4b50      	ldr	r3, [pc, #320]	; (80024ec <appendInitialConditions+0x230>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a55      	ldr	r2, [pc, #340]	; (8002504 <appendInitialConditions+0x248>)
 80023b0:	5cd3      	ldrb	r3, [r2, r3]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1e3      	bne.n	800237e <appendInitialConditions+0xc2>
	}
	balance_data[balance_index] = ',';
 80023b6:	4b4e      	ldr	r3, [pc, #312]	; (80024f0 <appendInitialConditions+0x234>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a4f      	ldr	r2, [pc, #316]	; (80024f8 <appendInitialConditions+0x23c>)
 80023bc:	212c      	movs	r1, #44	; 0x2c
 80023be:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 80023c0:	4b4b      	ldr	r3, [pc, #300]	; (80024f0 <appendInitialConditions+0x234>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	3301      	adds	r3, #1
 80023c6:	4a4a      	ldr	r2, [pc, #296]	; (80024f0 <appendInitialConditions+0x234>)
 80023c8:	6013      	str	r3, [r2, #0]
	floatToString( pH_set_point);									// convert pH set point to char array and write it to the data buffer
 80023ca:	4b4f      	ldr	r3, [pc, #316]	; (8002508 <appendInitialConditions+0x24c>)
 80023cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d0:	4610      	mov	r0, r2
 80023d2:	4619      	mov	r1, r3
 80023d4:	f7ff f914 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)			// append pH set point char to the data array
 80023d8:	4b44      	ldr	r3, [pc, #272]	; (80024ec <appendInitialConditions+0x230>)
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e011      	b.n	8002404 <appendInitialConditions+0x148>
	{
		balance_data[balance_index] = convertedString[i];
 80023e0:	4b42      	ldr	r3, [pc, #264]	; (80024ec <appendInitialConditions+0x230>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b42      	ldr	r3, [pc, #264]	; (80024f0 <appendInitialConditions+0x234>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4945      	ldr	r1, [pc, #276]	; (8002500 <appendInitialConditions+0x244>)
 80023ea:	5c89      	ldrb	r1, [r1, r2]
 80023ec:	4a42      	ldr	r2, [pc, #264]	; (80024f8 <appendInitialConditions+0x23c>)
 80023ee:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 80023f0:	4b3f      	ldr	r3, [pc, #252]	; (80024f0 <appendInitialConditions+0x234>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3301      	adds	r3, #1
 80023f6:	4a3e      	ldr	r2, [pc, #248]	; (80024f0 <appendInitialConditions+0x234>)
 80023f8:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)			// append pH set point char to the data array
 80023fa:	4b3c      	ldr	r3, [pc, #240]	; (80024ec <appendInitialConditions+0x230>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3301      	adds	r3, #1
 8002400:	4a3a      	ldr	r2, [pc, #232]	; (80024ec <appendInitialConditions+0x230>)
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	4b39      	ldr	r3, [pc, #228]	; (80024ec <appendInitialConditions+0x230>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b09      	cmp	r3, #9
 800240a:	d805      	bhi.n	8002418 <appendInitialConditions+0x15c>
 800240c:	4b37      	ldr	r3, [pc, #220]	; (80024ec <appendInitialConditions+0x230>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a3b      	ldr	r2, [pc, #236]	; (8002500 <appendInitialConditions+0x244>)
 8002412:	5cd3      	ldrb	r3, [r2, r3]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1e3      	bne.n	80023e0 <appendInitialConditions+0x124>
	}
	balance_data[balance_index] = '\n';
 8002418:	4b35      	ldr	r3, [pc, #212]	; (80024f0 <appendInitialConditions+0x234>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a36      	ldr	r2, [pc, #216]	; (80024f8 <appendInitialConditions+0x23c>)
 800241e:	210a      	movs	r1, #10
 8002420:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002422:	4b33      	ldr	r3, [pc, #204]	; (80024f0 <appendInitialConditions+0x234>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3301      	adds	r3, #1
 8002428:	4a31      	ldr	r2, [pc, #196]	; (80024f0 <appendInitialConditions+0x234>)
 800242a:	6013      	str	r3, [r2, #0]

	for(i = 0; i < 17 && TDS_init_title[i] != '\0';i++)						// append init pH title to the data array
 800242c:	4b2f      	ldr	r3, [pc, #188]	; (80024ec <appendInitialConditions+0x230>)
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	e011      	b.n	8002458 <appendInitialConditions+0x19c>
	{
		balance_data[balance_index] = TDS_init_title[i];
 8002434:	4b2d      	ldr	r3, [pc, #180]	; (80024ec <appendInitialConditions+0x230>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4b2d      	ldr	r3, [pc, #180]	; (80024f0 <appendInitialConditions+0x234>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4933      	ldr	r1, [pc, #204]	; (800250c <appendInitialConditions+0x250>)
 800243e:	5c89      	ldrb	r1, [r1, r2]
 8002440:	4a2d      	ldr	r2, [pc, #180]	; (80024f8 <appendInitialConditions+0x23c>)
 8002442:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002444:	4b2a      	ldr	r3, [pc, #168]	; (80024f0 <appendInitialConditions+0x234>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	3301      	adds	r3, #1
 800244a:	4a29      	ldr	r2, [pc, #164]	; (80024f0 <appendInitialConditions+0x234>)
 800244c:	6013      	str	r3, [r2, #0]
	for(i = 0; i < 17 && TDS_init_title[i] != '\0';i++)						// append init pH title to the data array
 800244e:	4b27      	ldr	r3, [pc, #156]	; (80024ec <appendInitialConditions+0x230>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	3301      	adds	r3, #1
 8002454:	4a25      	ldr	r2, [pc, #148]	; (80024ec <appendInitialConditions+0x230>)
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	4b24      	ldr	r3, [pc, #144]	; (80024ec <appendInitialConditions+0x230>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b10      	cmp	r3, #16
 800245e:	dc05      	bgt.n	800246c <appendInitialConditions+0x1b0>
 8002460:	4b22      	ldr	r3, [pc, #136]	; (80024ec <appendInitialConditions+0x230>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a29      	ldr	r2, [pc, #164]	; (800250c <appendInitialConditions+0x250>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e3      	bne.n	8002434 <appendInitialConditions+0x178>
	}
	balance_data[balance_index] = ',';
 800246c:	4b20      	ldr	r3, [pc, #128]	; (80024f0 <appendInitialConditions+0x234>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a21      	ldr	r2, [pc, #132]	; (80024f8 <appendInitialConditions+0x23c>)
 8002472:	212c      	movs	r1, #44	; 0x2c
 8002474:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002476:	4b1e      	ldr	r3, [pc, #120]	; (80024f0 <appendInitialConditions+0x234>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3301      	adds	r3, #1
 800247c:	4a1c      	ldr	r2, [pc, #112]	; (80024f0 <appendInitialConditions+0x234>)
 800247e:	6013      	str	r3, [r2, #0]
	floatToString( TDS);									// convert pH to char array and write it to the data buffer
 8002480:	4b23      	ldr	r3, [pc, #140]	; (8002510 <appendInitialConditions+0x254>)
 8002482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f7ff f8b9 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)	// append pH to our data array
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <appendInitialConditions+0x230>)
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e011      	b.n	80024ba <appendInitialConditions+0x1fe>
	{
		balance_data[balance_index] = convertedString[i];
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <appendInitialConditions+0x230>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <appendInitialConditions+0x234>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4918      	ldr	r1, [pc, #96]	; (8002500 <appendInitialConditions+0x244>)
 80024a0:	5c89      	ldrb	r1, [r1, r2]
 80024a2:	4a15      	ldr	r2, [pc, #84]	; (80024f8 <appendInitialConditions+0x23c>)
 80024a4:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <appendInitialConditions+0x234>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	3301      	adds	r3, #1
 80024ac:	4a10      	ldr	r2, [pc, #64]	; (80024f0 <appendInitialConditions+0x234>)
 80024ae:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)	// append pH to our data array
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <appendInitialConditions+0x230>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	3301      	adds	r3, #1
 80024b6:	4a0d      	ldr	r2, [pc, #52]	; (80024ec <appendInitialConditions+0x230>)
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <appendInitialConditions+0x230>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b09      	cmp	r3, #9
 80024c0:	d805      	bhi.n	80024ce <appendInitialConditions+0x212>
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <appendInitialConditions+0x230>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a0e      	ldr	r2, [pc, #56]	; (8002500 <appendInitialConditions+0x244>)
 80024c8:	5cd3      	ldrb	r3, [r2, r3]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1e3      	bne.n	8002496 <appendInitialConditions+0x1da>
	}
	balance_data[balance_index] = ',';
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <appendInitialConditions+0x234>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a09      	ldr	r2, [pc, #36]	; (80024f8 <appendInitialConditions+0x23c>)
 80024d4:	212c      	movs	r1, #44	; 0x2c
 80024d6:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <appendInitialConditions+0x234>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3301      	adds	r3, #1
 80024de:	4a04      	ldr	r2, [pc, #16]	; (80024f0 <appendInitialConditions+0x234>)
 80024e0:	6013      	str	r3, [r2, #0]

	for(i = 0; i < 17 && TDS_set_point_title[i] != '\0';i++)							// append init pH set point title to the data array
 80024e2:	4b02      	ldr	r3, [pc, #8]	; (80024ec <appendInitialConditions+0x230>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	e026      	b.n	8002538 <appendInitialConditions+0x27c>
 80024ea:	bf00      	nop
 80024ec:	20003fe4 	.word	0x20003fe4
 80024f0:	20003fe0 	.word	0x20003fe0
 80024f4:	200000cc 	.word	0x200000cc
 80024f8:	20004048 	.word	0x20004048
 80024fc:	200017b0 	.word	0x200017b0
 8002500:	2000403c 	.word	0x2000403c
 8002504:	200000dc 	.word	0x200000dc
 8002508:	20000038 	.word	0x20000038
 800250c:	200000ec 	.word	0x200000ec
 8002510:	200017a8 	.word	0x200017a8
	{
		balance_data[balance_index] = TDS_set_point_title[i];
 8002514:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <appendInitialConditions+0x310>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <appendInitialConditions+0x314>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	492d      	ldr	r1, [pc, #180]	; (80025d4 <appendInitialConditions+0x318>)
 800251e:	5c89      	ldrb	r1, [r1, r2]
 8002520:	4a2d      	ldr	r2, [pc, #180]	; (80025d8 <appendInitialConditions+0x31c>)
 8002522:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002524:	4b2a      	ldr	r3, [pc, #168]	; (80025d0 <appendInitialConditions+0x314>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	4a29      	ldr	r2, [pc, #164]	; (80025d0 <appendInitialConditions+0x314>)
 800252c:	6013      	str	r3, [r2, #0]
	for(i = 0; i < 17 && TDS_set_point_title[i] != '\0';i++)							// append init pH set point title to the data array
 800252e:	4b27      	ldr	r3, [pc, #156]	; (80025cc <appendInitialConditions+0x310>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	3301      	adds	r3, #1
 8002534:	4a25      	ldr	r2, [pc, #148]	; (80025cc <appendInitialConditions+0x310>)
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	4b24      	ldr	r3, [pc, #144]	; (80025cc <appendInitialConditions+0x310>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b10      	cmp	r3, #16
 800253e:	dc05      	bgt.n	800254c <appendInitialConditions+0x290>
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <appendInitialConditions+0x310>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a23      	ldr	r2, [pc, #140]	; (80025d4 <appendInitialConditions+0x318>)
 8002546:	5cd3      	ldrb	r3, [r2, r3]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1e3      	bne.n	8002514 <appendInitialConditions+0x258>
	}
	balance_data[balance_index] = ',';
 800254c:	4b20      	ldr	r3, [pc, #128]	; (80025d0 <appendInitialConditions+0x314>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a21      	ldr	r2, [pc, #132]	; (80025d8 <appendInitialConditions+0x31c>)
 8002552:	212c      	movs	r1, #44	; 0x2c
 8002554:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 8002556:	4b1e      	ldr	r3, [pc, #120]	; (80025d0 <appendInitialConditions+0x314>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	3301      	adds	r3, #1
 800255c:	4a1c      	ldr	r2, [pc, #112]	; (80025d0 <appendInitialConditions+0x314>)
 800255e:	6013      	str	r3, [r2, #0]
	floatToString( nutrient_set_point);									// convert pH set point to char array and write it to the data buffer
 8002560:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <appendInitialConditions+0x320>)
 8002562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002566:	4610      	mov	r0, r2
 8002568:	4619      	mov	r1, r3
 800256a:	f7ff f849 	bl	8001600 <floatToString>
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)			// append pH set point char to the data array
 800256e:	4b17      	ldr	r3, [pc, #92]	; (80025cc <appendInitialConditions+0x310>)
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	e011      	b.n	800259a <appendInitialConditions+0x2de>
	{
		balance_data[balance_index] = convertedString[i];
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <appendInitialConditions+0x310>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <appendInitialConditions+0x314>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4918      	ldr	r1, [pc, #96]	; (80025e0 <appendInitialConditions+0x324>)
 8002580:	5c89      	ldrb	r1, [r1, r2]
 8002582:	4a15      	ldr	r2, [pc, #84]	; (80025d8 <appendInitialConditions+0x31c>)
 8002584:	54d1      	strb	r1, [r2, r3]
		balance_index++;
 8002586:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <appendInitialConditions+0x314>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	3301      	adds	r3, #1
 800258c:	4a10      	ldr	r2, [pc, #64]	; (80025d0 <appendInitialConditions+0x314>)
 800258e:	6013      	str	r3, [r2, #0]
	for(i = 0;i < (sizeof convertedString) && convertedString[i] != '\0';i++)			// append pH set point char to the data array
 8002590:	4b0e      	ldr	r3, [pc, #56]	; (80025cc <appendInitialConditions+0x310>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3301      	adds	r3, #1
 8002596:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <appendInitialConditions+0x310>)
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <appendInitialConditions+0x310>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b09      	cmp	r3, #9
 80025a0:	d805      	bhi.n	80025ae <appendInitialConditions+0x2f2>
 80025a2:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <appendInitialConditions+0x310>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <appendInitialConditions+0x324>)
 80025a8:	5cd3      	ldrb	r3, [r2, r3]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1e3      	bne.n	8002576 <appendInitialConditions+0x2ba>
	}
	balance_data[balance_index] = '\n';
 80025ae:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <appendInitialConditions+0x314>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a09      	ldr	r2, [pc, #36]	; (80025d8 <appendInitialConditions+0x31c>)
 80025b4:	210a      	movs	r1, #10
 80025b6:	54d1      	strb	r1, [r2, r3]
	balance_index++;
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <appendInitialConditions+0x314>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	3301      	adds	r3, #1
 80025be:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <appendInitialConditions+0x314>)
 80025c0:	6013      	str	r3, [r2, #0]
    get_init_conditions = 'y';
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <appendInitialConditions+0x328>)
 80025c4:	2279      	movs	r2, #121	; 0x79
 80025c6:	701a      	strb	r2, [r3, #0]
}
 80025c8:	bf00      	nop
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20003fe4 	.word	0x20003fe4
 80025d0:	20003fe0 	.word	0x20003fe0
 80025d4:	200000fc 	.word	0x200000fc
 80025d8:	20004048 	.word	0x20004048
 80025dc:	20000030 	.word	0x20000030
 80025e0:	2000403c 	.word	0x2000403c
 80025e4:	200000ca 	.word	0x200000ca

080025e8 <balancePhAndNutrient>:

void balancePhAndNutrient()
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
	TDS_avg_check = 0;
 80025ee:	49a4      	ldr	r1, [pc, #656]	; (8002880 <balancePhAndNutrient+0x298>)
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	f04f 0300 	mov.w	r3, #0
 80025f8:	e9c1 2300 	strd	r2, r3, [r1]
	pH_avg_check = 0;
 80025fc:	49a1      	ldr	r1, [pc, #644]	; (8002884 <balancePhAndNutrient+0x29c>)
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	e9c1 2300 	strd	r2, r3, [r1]
	if(waiting_to_write == 'n')	getSensorValues();
 800260a:	4b9f      	ldr	r3, [pc, #636]	; (8002888 <balancePhAndNutrient+0x2a0>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b6e      	cmp	r3, #110	; 0x6e
 8002610:	d101      	bne.n	8002616 <balancePhAndNutrient+0x2e>
 8002612:	f003 f927 	bl	8005864 <getSensorValues>

	pH_up = 'n';
 8002616:	4b9d      	ldr	r3, [pc, #628]	; (800288c <balancePhAndNutrient+0x2a4>)
 8002618:	226e      	movs	r2, #110	; 0x6e
 800261a:	701a      	strb	r2, [r3, #0]
	pH_down = 'n';
 800261c:	4b9c      	ldr	r3, [pc, #624]	; (8002890 <balancePhAndNutrient+0x2a8>)
 800261e:	226e      	movs	r2, #110	; 0x6e
 8002620:	701a      	strb	r2, [r3, #0]
	nutrient_up = 'n';	// check twice to see if we need to add nutrient
 8002622:	4b9c      	ldr	r3, [pc, #624]	; (8002894 <balancePhAndNutrient+0x2ac>)
 8002624:	226e      	movs	r2, #110	; 0x6e
 8002626:	701a      	strb	r2, [r3, #0]

	if(setting_pH == 'n')	// if we are not changing the pH or nutrient level, check to see if we are out of bounds
 8002628:	4b9b      	ldr	r3, [pc, #620]	; (8002898 <balancePhAndNutrient+0x2b0>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b6e      	cmp	r3, #110	; 0x6e
 800262e:	d145      	bne.n	80026bc <balancePhAndNutrient+0xd4>
	{
		if(     pH  > pH_set_point     &&     (pH - pH_bounds_check) > pH_set_point)   				pH_down = 'y'; 			// if we are over our set point dose the water with pH-down
 8002630:	4b9a      	ldr	r3, [pc, #616]	; (800289c <balancePhAndNutrient+0x2b4>)
 8002632:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002636:	4b9a      	ldr	r3, [pc, #616]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 8002638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263c:	f7fe fa26 	bl	8000a8c <__aeabi_dcmpgt>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d017      	beq.n	8002676 <balancePhAndNutrient+0x8e>
 8002646:	4b95      	ldr	r3, [pc, #596]	; (800289c <balancePhAndNutrient+0x2b4>)
 8002648:	e9d3 0100 	ldrd	r0, r1, [r3]
 800264c:	4b95      	ldr	r3, [pc, #596]	; (80028a4 <balancePhAndNutrient+0x2bc>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	f7fd fdd3 	bl	80001fc <__aeabi_dsub>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4610      	mov	r0, r2
 800265c:	4619      	mov	r1, r3
 800265e:	4b90      	ldr	r3, [pc, #576]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 8002660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002664:	f7fe fa12 	bl	8000a8c <__aeabi_dcmpgt>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <balancePhAndNutrient+0x8e>
 800266e:	4b88      	ldr	r3, [pc, #544]	; (8002890 <balancePhAndNutrient+0x2a8>)
 8002670:	2279      	movs	r2, #121	; 0x79
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e067      	b.n	8002746 <balancePhAndNutrient+0x15e>
		else if(pH  < pH_set_point 	   &&     (pH + pH_bounds_check) < pH_set_point)  				pH_up 	= 'y'; 				// if we are under our set point dose the water with pH-up
 8002676:	4b89      	ldr	r3, [pc, #548]	; (800289c <balancePhAndNutrient+0x2b4>)
 8002678:	e9d3 0100 	ldrd	r0, r1, [r3]
 800267c:	4b88      	ldr	r3, [pc, #544]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 800267e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002682:	f7fe f9e5 	bl	8000a50 <__aeabi_dcmplt>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d05c      	beq.n	8002746 <balancePhAndNutrient+0x15e>
 800268c:	4b83      	ldr	r3, [pc, #524]	; (800289c <balancePhAndNutrient+0x2b4>)
 800268e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002692:	4b84      	ldr	r3, [pc, #528]	; (80028a4 <balancePhAndNutrient+0x2bc>)
 8002694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002698:	f7fd fdb2 	bl	8000200 <__adddf3>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	4b7e      	ldr	r3, [pc, #504]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 80026a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026aa:	f7fe f9d1 	bl	8000a50 <__aeabi_dcmplt>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d048      	beq.n	8002746 <balancePhAndNutrient+0x15e>
 80026b4:	4b75      	ldr	r3, [pc, #468]	; (800288c <balancePhAndNutrient+0x2a4>)
 80026b6:	2279      	movs	r2, #121	; 0x79
 80026b8:	701a      	strb	r2, [r3, #0]
 80026ba:	e044      	b.n	8002746 <balancePhAndNutrient+0x15e>
	}
	else	// else we are setting the pH so reduce the pH bounds to accurately set the value
	{
		if(     pH  > pH_set_point     &&     (pH - pH_bounds_set) > pH_set_point)   				pH_down = 'y'; 			// if we are over our set point dose the water with pH-down
 80026bc:	4b77      	ldr	r3, [pc, #476]	; (800289c <balancePhAndNutrient+0x2b4>)
 80026be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026c2:	4b77      	ldr	r3, [pc, #476]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 80026c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c8:	f7fe f9e0 	bl	8000a8c <__aeabi_dcmpgt>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d017      	beq.n	8002702 <balancePhAndNutrient+0x11a>
 80026d2:	4b72      	ldr	r3, [pc, #456]	; (800289c <balancePhAndNutrient+0x2b4>)
 80026d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026d8:	4b73      	ldr	r3, [pc, #460]	; (80028a8 <balancePhAndNutrient+0x2c0>)
 80026da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026de:	f7fd fd8d 	bl	80001fc <__aeabi_dsub>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	4610      	mov	r0, r2
 80026e8:	4619      	mov	r1, r3
 80026ea:	4b6d      	ldr	r3, [pc, #436]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 80026ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f0:	f7fe f9cc 	bl	8000a8c <__aeabi_dcmpgt>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d003      	beq.n	8002702 <balancePhAndNutrient+0x11a>
 80026fa:	4b65      	ldr	r3, [pc, #404]	; (8002890 <balancePhAndNutrient+0x2a8>)
 80026fc:	2279      	movs	r2, #121	; 0x79
 80026fe:	701a      	strb	r2, [r3, #0]
 8002700:	e021      	b.n	8002746 <balancePhAndNutrient+0x15e>
		else if(pH  < pH_set_point 	   &&     (pH + pH_bounds_set) < pH_set_point)  				pH_up 	= 'y'; 				// if we are under our set point dose the water with pH-up
 8002702:	4b66      	ldr	r3, [pc, #408]	; (800289c <balancePhAndNutrient+0x2b4>)
 8002704:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002708:	4b65      	ldr	r3, [pc, #404]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	f7fe f99f 	bl	8000a50 <__aeabi_dcmplt>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d016      	beq.n	8002746 <balancePhAndNutrient+0x15e>
 8002718:	4b60      	ldr	r3, [pc, #384]	; (800289c <balancePhAndNutrient+0x2b4>)
 800271a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800271e:	4b62      	ldr	r3, [pc, #392]	; (80028a8 <balancePhAndNutrient+0x2c0>)
 8002720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002724:	f7fd fd6c 	bl	8000200 <__adddf3>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	4b5b      	ldr	r3, [pc, #364]	; (80028a0 <balancePhAndNutrient+0x2b8>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fe f98b 	bl	8000a50 <__aeabi_dcmplt>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d002      	beq.n	8002746 <balancePhAndNutrient+0x15e>
 8002740:	4b52      	ldr	r3, [pc, #328]	; (800288c <balancePhAndNutrient+0x2a4>)
 8002742:	2279      	movs	r2, #121	; 0x79
 8002744:	701a      	strb	r2, [r3, #0]
	}
	if(setting_nutrient == 'n')	// if we are not changing the pH or nutrient level, check to see if we are out of bounds
 8002746:	4b59      	ldr	r3, [pc, #356]	; (80028ac <balancePhAndNutrient+0x2c4>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b6e      	cmp	r3, #110	; 0x6e
 800274c:	d145      	bne.n	80027da <balancePhAndNutrient+0x1f2>
	{
		if(     TDS > nutrient_set_point && (TDS - nutrient_bounds_check) > nutrient_set_point) 	error = 'y'; 				 // if we are over our TDS set point ERROR
 800274e:	4b58      	ldr	r3, [pc, #352]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 8002750:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002754:	4b57      	ldr	r3, [pc, #348]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	f7fe f997 	bl	8000a8c <__aeabi_dcmpgt>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d017      	beq.n	8002794 <balancePhAndNutrient+0x1ac>
 8002764:	4b52      	ldr	r3, [pc, #328]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 8002766:	e9d3 0100 	ldrd	r0, r1, [r3]
 800276a:	4b53      	ldr	r3, [pc, #332]	; (80028b8 <balancePhAndNutrient+0x2d0>)
 800276c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002770:	f7fd fd44 	bl	80001fc <__aeabi_dsub>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4610      	mov	r0, r2
 800277a:	4619      	mov	r1, r3
 800277c:	4b4d      	ldr	r3, [pc, #308]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 800277e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002782:	f7fe f983 	bl	8000a8c <__aeabi_dcmpgt>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <balancePhAndNutrient+0x1ac>
 800278c:	4b4b      	ldr	r3, [pc, #300]	; (80028bc <balancePhAndNutrient+0x2d4>)
 800278e:	2279      	movs	r2, #121	; 0x79
 8002790:	701a      	strb	r2, [r3, #0]
 8002792:	e044      	b.n	800281e <balancePhAndNutrient+0x236>
		else if(TDS < nutrient_set_point && (TDS + nutrient_bounds_check) < nutrient_set_point )
 8002794:	4b46      	ldr	r3, [pc, #280]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 8002796:	e9d3 0100 	ldrd	r0, r1, [r3]
 800279a:	4b46      	ldr	r3, [pc, #280]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f7fe f956 	bl	8000a50 <__aeabi_dcmplt>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d039      	beq.n	800281e <balancePhAndNutrient+0x236>
 80027aa:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 80027ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027b0:	4b41      	ldr	r3, [pc, #260]	; (80028b8 <balancePhAndNutrient+0x2d0>)
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	f7fd fd23 	bl	8000200 <__adddf3>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4610      	mov	r0, r2
 80027c0:	4619      	mov	r1, r3
 80027c2:	4b3c      	ldr	r3, [pc, #240]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 80027c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c8:	f7fe f942 	bl	8000a50 <__aeabi_dcmplt>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d025      	beq.n	800281e <balancePhAndNutrient+0x236>
		{
			nutrient_up = 'y';// if we checked twice and we still need to dose nutrients then go for it.
 80027d2:	4b30      	ldr	r3, [pc, #192]	; (8002894 <balancePhAndNutrient+0x2ac>)
 80027d4:	2279      	movs	r2, #121	; 0x79
 80027d6:	701a      	strb	r2, [r3, #0]
 80027d8:	e021      	b.n	800281e <balancePhAndNutrient+0x236>
		}
	}
	else if(TDS < nutrient_set_point && (TDS + nutrient_bounds_set) < nutrient_set_point) nutrient_up = 'y';		 // if we are under our set point dose the water with pH-down
 80027da:	4b35      	ldr	r3, [pc, #212]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 80027dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027e0:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 80027e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e6:	f7fe f933 	bl	8000a50 <__aeabi_dcmplt>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d016      	beq.n	800281e <balancePhAndNutrient+0x236>
 80027f0:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <balancePhAndNutrient+0x2c8>)
 80027f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027f6:	4b32      	ldr	r3, [pc, #200]	; (80028c0 <balancePhAndNutrient+0x2d8>)
 80027f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fc:	f7fd fd00 	bl	8000200 <__adddf3>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	4610      	mov	r0, r2
 8002806:	4619      	mov	r1, r3
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <balancePhAndNutrient+0x2cc>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f7fe f91f 	bl	8000a50 <__aeabi_dcmplt>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <balancePhAndNutrient+0x236>
 8002818:	4b1e      	ldr	r3, [pc, #120]	; (8002894 <balancePhAndNutrient+0x2ac>)
 800281a:	2279      	movs	r2, #121	; 0x79
 800281c:	701a      	strb	r2, [r3, #0]

	if(get_init_conditions == 'n') appendInitialConditions();
 800281e:	4b29      	ldr	r3, [pc, #164]	; (80028c4 <balancePhAndNutrient+0x2dc>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b6e      	cmp	r3, #110	; 0x6e
 8002824:	d101      	bne.n	800282a <balancePhAndNutrient+0x242>
 8002826:	f7ff fd49 	bl	80022bc <appendInitialConditions>

	if((pH_down == 'y' || pH_up == 'y' || nutrient_up == 'y'))				// if we are adding pH-up/down or nutrient, signify what we are setting so we can change the accuracy range
 800282a:	4b19      	ldr	r3, [pc, #100]	; (8002890 <balancePhAndNutrient+0x2a8>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b79      	cmp	r3, #121	; 0x79
 8002830:	d007      	beq.n	8002842 <balancePhAndNutrient+0x25a>
 8002832:	4b16      	ldr	r3, [pc, #88]	; (800288c <balancePhAndNutrient+0x2a4>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b79      	cmp	r3, #121	; 0x79
 8002838:	d003      	beq.n	8002842 <balancePhAndNutrient+0x25a>
 800283a:	4b16      	ldr	r3, [pc, #88]	; (8002894 <balancePhAndNutrient+0x2ac>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b79      	cmp	r3, #121	; 0x79
 8002840:	d144      	bne.n	80028cc <balancePhAndNutrient+0x2e4>
	{
		if(nutrient_up == 'y') 			setting_nutrient = 'y';
 8002842:	4b14      	ldr	r3, [pc, #80]	; (8002894 <balancePhAndNutrient+0x2ac>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b79      	cmp	r3, #121	; 0x79
 8002848:	d103      	bne.n	8002852 <balancePhAndNutrient+0x26a>
 800284a:	4b18      	ldr	r3, [pc, #96]	; (80028ac <balancePhAndNutrient+0x2c4>)
 800284c:	2279      	movs	r2, #121	; 0x79
 800284e:	701a      	strb	r2, [r3, #0]
 8002850:	e002      	b.n	8002858 <balancePhAndNutrient+0x270>
		else setting_nutrient = 'n';
 8002852:	4b16      	ldr	r3, [pc, #88]	; (80028ac <balancePhAndNutrient+0x2c4>)
 8002854:	226e      	movs	r2, #110	; 0x6e
 8002856:	701a      	strb	r2, [r3, #0]

		if(pH_down == 'y' || pH_up == 'y')  setting_pH = 'y';
 8002858:	4b0d      	ldr	r3, [pc, #52]	; (8002890 <balancePhAndNutrient+0x2a8>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b79      	cmp	r3, #121	; 0x79
 800285e:	d003      	beq.n	8002868 <balancePhAndNutrient+0x280>
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <balancePhAndNutrient+0x2a4>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b79      	cmp	r3, #121	; 0x79
 8002866:	d103      	bne.n	8002870 <balancePhAndNutrient+0x288>
 8002868:	4b0b      	ldr	r3, [pc, #44]	; (8002898 <balancePhAndNutrient+0x2b0>)
 800286a:	2279      	movs	r2, #121	; 0x79
 800286c:	701a      	strb	r2, [r3, #0]
 800286e:	e002      	b.n	8002876 <balancePhAndNutrient+0x28e>
		else setting_pH = 'n';
 8002870:	4b09      	ldr	r3, [pc, #36]	; (8002898 <balancePhAndNutrient+0x2b0>)
 8002872:	226e      	movs	r2, #110	; 0x6e
 8002874:	701a      	strb	r2, [r3, #0]
		num_of_stable_runs = 0;
 8002876:	4b14      	ldr	r3, [pc, #80]	; (80028c8 <balancePhAndNutrient+0x2e0>)
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	e038      	b.n	80028f0 <balancePhAndNutrient+0x308>
 800287e:	bf00      	nop
 8002880:	20003fd0 	.word	0x20003fd0
 8002884:	20003fd8 	.word	0x20003fd8
 8002888:	200000c9 	.word	0x200000c9
 800288c:	200001cd 	.word	0x200001cd
 8002890:	200001ce 	.word	0x200001ce
 8002894:	200001cf 	.word	0x200001cf
 8002898:	200001c6 	.word	0x200001c6
 800289c:	200017b0 	.word	0x200017b0
 80028a0:	20000038 	.word	0x20000038
 80028a4:	20000058 	.word	0x20000058
 80028a8:	20000060 	.word	0x20000060
 80028ac:	200001c7 	.word	0x200001c7
 80028b0:	200017a8 	.word	0x200017a8
 80028b4:	20000030 	.word	0x20000030
 80028b8:	20000068 	.word	0x20000068
 80028bc:	200001cc 	.word	0x200001cc
 80028c0:	20000070 	.word	0x20000070
 80028c4:	200000ca 	.word	0x200000ca
 80028c8:	20003ff8 	.word	0x20003ff8
	}
	else if(pH_down == 'n' && pH_up == 'n' && nutrient_up == 'n')				// else if we are not setting anything, signify that
 80028cc:	4ba3      	ldr	r3, [pc, #652]	; (8002b5c <balancePhAndNutrient+0x574>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b6e      	cmp	r3, #110	; 0x6e
 80028d2:	d10d      	bne.n	80028f0 <balancePhAndNutrient+0x308>
 80028d4:	4ba2      	ldr	r3, [pc, #648]	; (8002b60 <balancePhAndNutrient+0x578>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b6e      	cmp	r3, #110	; 0x6e
 80028da:	d109      	bne.n	80028f0 <balancePhAndNutrient+0x308>
 80028dc:	4ba1      	ldr	r3, [pc, #644]	; (8002b64 <balancePhAndNutrient+0x57c>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b6e      	cmp	r3, #110	; 0x6e
 80028e2:	d105      	bne.n	80028f0 <balancePhAndNutrient+0x308>
	{
		setting_nutrient = 'n';
 80028e4:	4ba0      	ldr	r3, [pc, #640]	; (8002b68 <balancePhAndNutrient+0x580>)
 80028e6:	226e      	movs	r2, #110	; 0x6e
 80028e8:	701a      	strb	r2, [r3, #0]
		setting_pH = 'n';
 80028ea:	4ba0      	ldr	r3, [pc, #640]	; (8002b6c <balancePhAndNutrient+0x584>)
 80028ec:	226e      	movs	r2, #110	; 0x6e
 80028ee:	701a      	strb	r2, [r3, #0]
	}

	if(num_of_stable_runs >= 0 && num_of_stable_runs < 7 && ((10000 - balance_index) >= 500) && waiting_to_write == 'n' ) // consider changing to 10
 80028f0:	4b9f      	ldr	r3, [pc, #636]	; (8002b70 <balancePhAndNutrient+0x588>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f2c0 8205 	blt.w	8002d04 <balancePhAndNutrient+0x71c>
 80028fa:	4b9d      	ldr	r3, [pc, #628]	; (8002b70 <balancePhAndNutrient+0x588>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b06      	cmp	r3, #6
 8002900:	f300 8200 	bgt.w	8002d04 <balancePhAndNutrient+0x71c>
 8002904:	4b9b      	ldr	r3, [pc, #620]	; (8002b74 <balancePhAndNutrient+0x58c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 800290c:	3310      	adds	r3, #16
 800290e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002912:	f2c0 81f7 	blt.w	8002d04 <balancePhAndNutrient+0x71c>
 8002916:	4b98      	ldr	r3, [pc, #608]	; (8002b78 <balancePhAndNutrient+0x590>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b6e      	cmp	r3, #110	; 0x6e
 800291c:	f040 81f2 	bne.w	8002d04 <balancePhAndNutrient+0x71c>
	{
		time_to_bal_pH = 0;
 8002920:	4b96      	ldr	r3, [pc, #600]	; (8002b7c <balancePhAndNutrient+0x594>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
		time_to_bal_nutrient = 0;
 8002926:	4b96      	ldr	r3, [pc, #600]	; (8002b80 <balancePhAndNutrient+0x598>)
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]

		if(nutrient_up == 'y')	// if we need to add nutrients and we also need to adjust the pH, add the nutrients first and wait to stabilize then add pH-up/down
 800292c:	4b8d      	ldr	r3, [pc, #564]	; (8002b64 <balancePhAndNutrient+0x57c>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	2b79      	cmp	r3, #121	; 0x79
 8002932:	f040 8141 	bne.w	8002bb8 <balancePhAndNutrient+0x5d0>
		{
			nutrient_dose = calcNutrientDose(pH_set_point, nutrient_set_point);
 8002936:	4b93      	ldr	r3, [pc, #588]	; (8002b84 <balancePhAndNutrient+0x59c>)
 8002938:	e9d3 0100 	ldrd	r0, r1, [r3]
 800293c:	4b92      	ldr	r3, [pc, #584]	; (8002b88 <balancePhAndNutrient+0x5a0>)
 800293e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002942:	f002 f9ab 	bl	8004c9c <calcNutrientDose>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4990      	ldr	r1, [pc, #576]	; (8002b8c <balancePhAndNutrient+0x5a4>)
 800294c:	e9c1 2300 	strd	r2, r3, [r1]
			doseWater(0,0,nutrient_dose);
 8002950:	4b8e      	ldr	r3, [pc, #568]	; (8002b8c <balancePhAndNutrient+0x5a4>)
 8002952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002956:	4610      	mov	r0, r2
 8002958:	4619      	mov	r1, r3
 800295a:	f7fe f8ff 	bl	8000b5c <__aeabi_d2f>
 800295e:	4603      	mov	r3, r0
 8002960:	461a      	mov	r2, r3
 8002962:	f04f 0100 	mov.w	r1, #0
 8002966:	f04f 0000 	mov.w	r0, #0
 800296a:	f001 fe12 	bl	8004592 <doseWater>
			total_nutrient_ml += nutrient_dose;
 800296e:	4b88      	ldr	r3, [pc, #544]	; (8002b90 <balancePhAndNutrient+0x5a8>)
 8002970:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002974:	4b85      	ldr	r3, [pc, #532]	; (8002b8c <balancePhAndNutrient+0x5a4>)
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	f7fd fc41 	bl	8000200 <__adddf3>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4983      	ldr	r1, [pc, #524]	; (8002b90 <balancePhAndNutrient+0x5a8>)
 8002984:	e9c1 2300 	strd	r2, r3, [r1]
			total_nutrient_ml_per_file += nutrient_dose;
 8002988:	4b82      	ldr	r3, [pc, #520]	; (8002b94 <balancePhAndNutrient+0x5ac>)
 800298a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800298e:	4b7f      	ldr	r3, [pc, #508]	; (8002b8c <balancePhAndNutrient+0x5a4>)
 8002990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002994:	f7fd fc34 	bl	8000200 <__adddf3>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	497d      	ldr	r1, [pc, #500]	; (8002b94 <balancePhAndNutrient+0x5ac>)
 800299e:	e9c1 2300 	strd	r2, r3, [r1]
			time_to_bal_nutrient = waitForWaterToStabilize();
 80029a2:	f000 fff7 	bl	8003994 <waitForWaterToStabilize>
 80029a6:	4603      	mov	r3, r0
 80029a8:	4a75      	ldr	r2, [pc, #468]	; (8002b80 <balancePhAndNutrient+0x598>)
 80029aa:	6013      	str	r3, [r2, #0]

			getSensorValues();	// after adding nutrient check the pH again to see if it needs to be adjustedgetSensorValues
 80029ac:	f002 ff5a 	bl	8005864 <getSensorValues>

			nutrient_up = 'n';
 80029b0:	4b6c      	ldr	r3, [pc, #432]	; (8002b64 <balancePhAndNutrient+0x57c>)
 80029b2:	226e      	movs	r2, #110	; 0x6e
 80029b4:	701a      	strb	r2, [r3, #0]
			pH_down = 'n';
 80029b6:	4b69      	ldr	r3, [pc, #420]	; (8002b5c <balancePhAndNutrient+0x574>)
 80029b8:	226e      	movs	r2, #110	; 0x6e
 80029ba:	701a      	strb	r2, [r3, #0]
			pH_up 	= 'n';
 80029bc:	4b68      	ldr	r3, [pc, #416]	; (8002b60 <balancePhAndNutrient+0x578>)
 80029be:	226e      	movs	r2, #110	; 0x6e
 80029c0:	701a      	strb	r2, [r3, #0]
			if(     pH  > pH_set_point     &&     (pH - pH_bounds_check) > pH_set_point)   		pH_down = 'y';  // if we are over our set point dose the water with pH-down
 80029c2:	4b75      	ldr	r3, [pc, #468]	; (8002b98 <balancePhAndNutrient+0x5b0>)
 80029c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029c8:	4b6e      	ldr	r3, [pc, #440]	; (8002b84 <balancePhAndNutrient+0x59c>)
 80029ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ce:	f7fe f85d 	bl	8000a8c <__aeabi_dcmpgt>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d017      	beq.n	8002a08 <balancePhAndNutrient+0x420>
 80029d8:	4b6f      	ldr	r3, [pc, #444]	; (8002b98 <balancePhAndNutrient+0x5b0>)
 80029da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029de:	4b6f      	ldr	r3, [pc, #444]	; (8002b9c <balancePhAndNutrient+0x5b4>)
 80029e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e4:	f7fd fc0a 	bl	80001fc <__aeabi_dsub>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4610      	mov	r0, r2
 80029ee:	4619      	mov	r1, r3
 80029f0:	4b64      	ldr	r3, [pc, #400]	; (8002b84 <balancePhAndNutrient+0x59c>)
 80029f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f6:	f7fe f849 	bl	8000a8c <__aeabi_dcmpgt>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <balancePhAndNutrient+0x420>
 8002a00:	4b56      	ldr	r3, [pc, #344]	; (8002b5c <balancePhAndNutrient+0x574>)
 8002a02:	2279      	movs	r2, #121	; 0x79
 8002a04:	701a      	strb	r2, [r3, #0]
 8002a06:	e021      	b.n	8002a4c <balancePhAndNutrient+0x464>
			else if(pH  < pH_set_point 	   &&     (pH + pH_bounds_check) < pH_set_point)  		pH_up   = 'y';  // if we are under our set point dose the water with pH-up
 8002a08:	4b63      	ldr	r3, [pc, #396]	; (8002b98 <balancePhAndNutrient+0x5b0>)
 8002a0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a0e:	4b5d      	ldr	r3, [pc, #372]	; (8002b84 <balancePhAndNutrient+0x59c>)
 8002a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a14:	f7fe f81c 	bl	8000a50 <__aeabi_dcmplt>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d016      	beq.n	8002a4c <balancePhAndNutrient+0x464>
 8002a1e:	4b5e      	ldr	r3, [pc, #376]	; (8002b98 <balancePhAndNutrient+0x5b0>)
 8002a20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a24:	4b5d      	ldr	r3, [pc, #372]	; (8002b9c <balancePhAndNutrient+0x5b4>)
 8002a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2a:	f7fd fbe9 	bl	8000200 <__adddf3>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	4b53      	ldr	r3, [pc, #332]	; (8002b84 <balancePhAndNutrient+0x59c>)
 8002a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a3c:	f7fe f808 	bl	8000a50 <__aeabi_dcmplt>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <balancePhAndNutrient+0x464>
 8002a46:	4b46      	ldr	r3, [pc, #280]	; (8002b60 <balancePhAndNutrient+0x578>)
 8002a48:	2279      	movs	r2, #121	; 0x79
 8002a4a:	701a      	strb	r2, [r3, #0]

			if(pH_down == 'y')
 8002a4c:	4b43      	ldr	r3, [pc, #268]	; (8002b5c <balancePhAndNutrient+0x574>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b79      	cmp	r3, #121	; 0x79
 8002a52:	d13e      	bne.n	8002ad2 <balancePhAndNutrient+0x4ea>
			{
				pH_down_dose = calcPhDownDose(pH_set_point, nutrient_set_point);
 8002a54:	4b4b      	ldr	r3, [pc, #300]	; (8002b84 <balancePhAndNutrient+0x59c>)
 8002a56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a5a:	4b4b      	ldr	r3, [pc, #300]	; (8002b88 <balancePhAndNutrient+0x5a0>)
 8002a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a60:	f001 ff72 	bl	8004948 <calcPhDownDose>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	494d      	ldr	r1, [pc, #308]	; (8002ba0 <balancePhAndNutrient+0x5b8>)
 8002a6a:	e9c1 2300 	strd	r2, r3, [r1]
				doseWater(pH_down_dose,0,0);
 8002a6e:	4b4c      	ldr	r3, [pc, #304]	; (8002ba0 <balancePhAndNutrient+0x5b8>)
 8002a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a74:	4610      	mov	r0, r2
 8002a76:	4619      	mov	r1, r3
 8002a78:	f7fe f870 	bl	8000b5c <__aeabi_d2f>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	f04f 0100 	mov.w	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f001 fd83 	bl	8004592 <doseWater>
				total_pH_down_ml += pH_down_dose;
 8002a8c:	4b45      	ldr	r3, [pc, #276]	; (8002ba4 <balancePhAndNutrient+0x5bc>)
 8002a8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a92:	4b43      	ldr	r3, [pc, #268]	; (8002ba0 <balancePhAndNutrient+0x5b8>)
 8002a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a98:	f7fd fbb2 	bl	8000200 <__adddf3>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	4940      	ldr	r1, [pc, #256]	; (8002ba4 <balancePhAndNutrient+0x5bc>)
 8002aa2:	e9c1 2300 	strd	r2, r3, [r1]
				total_pH_down_ml_per_file += pH_down_dose;
 8002aa6:	4b40      	ldr	r3, [pc, #256]	; (8002ba8 <balancePhAndNutrient+0x5c0>)
 8002aa8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002aac:	4b3c      	ldr	r3, [pc, #240]	; (8002ba0 <balancePhAndNutrient+0x5b8>)
 8002aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab2:	f7fd fba5 	bl	8000200 <__adddf3>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	493b      	ldr	r1, [pc, #236]	; (8002ba8 <balancePhAndNutrient+0x5c0>)
 8002abc:	e9c1 2300 	strd	r2, r3, [r1]
				pH_down = 'n';
 8002ac0:	4b26      	ldr	r3, [pc, #152]	; (8002b5c <balancePhAndNutrient+0x574>)
 8002ac2:	226e      	movs	r2, #110	; 0x6e
 8002ac4:	701a      	strb	r2, [r3, #0]
				time_to_bal_pH = waitForWaterToStabilize();
 8002ac6:	f000 ff65 	bl	8003994 <waitForWaterToStabilize>
 8002aca:	4603      	mov	r3, r0
 8002acc:	4a2b      	ldr	r2, [pc, #172]	; (8002b7c <balancePhAndNutrient+0x594>)
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	e0f7      	b.n	8002cc2 <balancePhAndNutrient+0x6da>
			}
			else if(pH_up == 'y')
 8002ad2:	4b23      	ldr	r3, [pc, #140]	; (8002b60 <balancePhAndNutrient+0x578>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b79      	cmp	r3, #121	; 0x79
 8002ad8:	f040 80f3 	bne.w	8002cc2 <balancePhAndNutrient+0x6da>
			{
				pH_up_dose = calcPhUpDose(pH_set_point, nutrient_set_point);
 8002adc:	4b29      	ldr	r3, [pc, #164]	; (8002b84 <balancePhAndNutrient+0x59c>)
 8002ade:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ae2:	4b29      	ldr	r3, [pc, #164]	; (8002b88 <balancePhAndNutrient+0x5a0>)
 8002ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae8:	f001 fd82 	bl	80045f0 <calcPhUpDose>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	492e      	ldr	r1, [pc, #184]	; (8002bac <balancePhAndNutrient+0x5c4>)
 8002af2:	e9c1 2300 	strd	r2, r3, [r1]
				doseWater(0,pH_up_dose,0);
 8002af6:	4b2d      	ldr	r3, [pc, #180]	; (8002bac <balancePhAndNutrient+0x5c4>)
 8002af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afc:	4610      	mov	r0, r2
 8002afe:	4619      	mov	r1, r3
 8002b00:	f7fe f82c 	bl	8000b5c <__aeabi_d2f>
 8002b04:	4603      	mov	r3, r0
 8002b06:	f04f 0200 	mov.w	r2, #0
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	f04f 0000 	mov.w	r0, #0
 8002b10:	f001 fd3f 	bl	8004592 <doseWater>
				total_pH_up_ml += pH_up_dose;
 8002b14:	4b26      	ldr	r3, [pc, #152]	; (8002bb0 <balancePhAndNutrient+0x5c8>)
 8002b16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b1a:	4b24      	ldr	r3, [pc, #144]	; (8002bac <balancePhAndNutrient+0x5c4>)
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f7fd fb6e 	bl	8000200 <__adddf3>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4921      	ldr	r1, [pc, #132]	; (8002bb0 <balancePhAndNutrient+0x5c8>)
 8002b2a:	e9c1 2300 	strd	r2, r3, [r1]
				total_pH_up_ml_per_file+= pH_up_dose;
 8002b2e:	4b21      	ldr	r3, [pc, #132]	; (8002bb4 <balancePhAndNutrient+0x5cc>)
 8002b30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b34:	4b1d      	ldr	r3, [pc, #116]	; (8002bac <balancePhAndNutrient+0x5c4>)
 8002b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3a:	f7fd fb61 	bl	8000200 <__adddf3>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	491c      	ldr	r1, [pc, #112]	; (8002bb4 <balancePhAndNutrient+0x5cc>)
 8002b44:	e9c1 2300 	strd	r2, r3, [r1]
				pH_up = 'n';
 8002b48:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <balancePhAndNutrient+0x578>)
 8002b4a:	226e      	movs	r2, #110	; 0x6e
 8002b4c:	701a      	strb	r2, [r3, #0]
				time_to_bal_pH = waitForWaterToStabilize();
 8002b4e:	f000 ff21 	bl	8003994 <waitForWaterToStabilize>
 8002b52:	4603      	mov	r3, r0
 8002b54:	4a09      	ldr	r2, [pc, #36]	; (8002b7c <balancePhAndNutrient+0x594>)
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	e0b3      	b.n	8002cc2 <balancePhAndNutrient+0x6da>
 8002b5a:	bf00      	nop
 8002b5c:	200001ce 	.word	0x200001ce
 8002b60:	200001cd 	.word	0x200001cd
 8002b64:	200001cf 	.word	0x200001cf
 8002b68:	200001c7 	.word	0x200001c7
 8002b6c:	200001c6 	.word	0x200001c6
 8002b70:	20003ff8 	.word	0x20003ff8
 8002b74:	20003fe0 	.word	0x20003fe0
 8002b78:	200000c9 	.word	0x200000c9
 8002b7c:	20003fec 	.word	0x20003fec
 8002b80:	20003fe8 	.word	0x20003fe8
 8002b84:	20000038 	.word	0x20000038
 8002b88:	20000030 	.word	0x20000030
 8002b8c:	20001770 	.word	0x20001770
 8002b90:	20001778 	.word	0x20001778
 8002b94:	20001790 	.word	0x20001790
 8002b98:	200017b0 	.word	0x200017b0
 8002b9c:	20000058 	.word	0x20000058
 8002ba0:	20001768 	.word	0x20001768
 8002ba4:	20001788 	.word	0x20001788
 8002ba8:	200017a0 	.word	0x200017a0
 8002bac:	20001760 	.word	0x20001760
 8002bb0:	20001780 	.word	0x20001780
 8002bb4:	20001798 	.word	0x20001798
			}
		}
		else if(pH_down == 'y')
 8002bb8:	4b9d      	ldr	r3, [pc, #628]	; (8002e30 <balancePhAndNutrient+0x848>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b79      	cmp	r3, #121	; 0x79
 8002bbe:	d13e      	bne.n	8002c3e <balancePhAndNutrient+0x656>
		{
			pH_down_dose = calcPhDownDose(pH_set_point, nutrient_set_point);
 8002bc0:	4b9c      	ldr	r3, [pc, #624]	; (8002e34 <balancePhAndNutrient+0x84c>)
 8002bc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bc6:	4b9c      	ldr	r3, [pc, #624]	; (8002e38 <balancePhAndNutrient+0x850>)
 8002bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bcc:	f001 febc 	bl	8004948 <calcPhDownDose>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	4999      	ldr	r1, [pc, #612]	; (8002e3c <balancePhAndNutrient+0x854>)
 8002bd6:	e9c1 2300 	strd	r2, r3, [r1]
			doseWater(pH_down_dose,0,0);
 8002bda:	4b98      	ldr	r3, [pc, #608]	; (8002e3c <balancePhAndNutrient+0x854>)
 8002bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be0:	4610      	mov	r0, r2
 8002be2:	4619      	mov	r1, r3
 8002be4:	f7fd ffba 	bl	8000b5c <__aeabi_d2f>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	f04f 0100 	mov.w	r1, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f001 fccd 	bl	8004592 <doseWater>
			total_pH_down_ml += pH_down_dose;
 8002bf8:	4b91      	ldr	r3, [pc, #580]	; (8002e40 <balancePhAndNutrient+0x858>)
 8002bfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bfe:	4b8f      	ldr	r3, [pc, #572]	; (8002e3c <balancePhAndNutrient+0x854>)
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f7fd fafc 	bl	8000200 <__adddf3>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	498c      	ldr	r1, [pc, #560]	; (8002e40 <balancePhAndNutrient+0x858>)
 8002c0e:	e9c1 2300 	strd	r2, r3, [r1]
			total_pH_down_ml_per_file += pH_down_dose;
 8002c12:	4b8c      	ldr	r3, [pc, #560]	; (8002e44 <balancePhAndNutrient+0x85c>)
 8002c14:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c18:	4b88      	ldr	r3, [pc, #544]	; (8002e3c <balancePhAndNutrient+0x854>)
 8002c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1e:	f7fd faef 	bl	8000200 <__adddf3>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4987      	ldr	r1, [pc, #540]	; (8002e44 <balancePhAndNutrient+0x85c>)
 8002c28:	e9c1 2300 	strd	r2, r3, [r1]
			pH_down = 'n';
 8002c2c:	4b80      	ldr	r3, [pc, #512]	; (8002e30 <balancePhAndNutrient+0x848>)
 8002c2e:	226e      	movs	r2, #110	; 0x6e
 8002c30:	701a      	strb	r2, [r3, #0]
			time_to_bal_pH = waitForWaterToStabilize();
 8002c32:	f000 feaf 	bl	8003994 <waitForWaterToStabilize>
 8002c36:	4603      	mov	r3, r0
 8002c38:	4a83      	ldr	r2, [pc, #524]	; (8002e48 <balancePhAndNutrient+0x860>)
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	e041      	b.n	8002cc2 <balancePhAndNutrient+0x6da>
		}
		else if(pH_up == 'y')
 8002c3e:	4b83      	ldr	r3, [pc, #524]	; (8002e4c <balancePhAndNutrient+0x864>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b79      	cmp	r3, #121	; 0x79
 8002c44:	d13d      	bne.n	8002cc2 <balancePhAndNutrient+0x6da>
		{
			pH_up_dose = calcPhUpDose(pH_set_point, nutrient_set_point);
 8002c46:	4b7b      	ldr	r3, [pc, #492]	; (8002e34 <balancePhAndNutrient+0x84c>)
 8002c48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c4c:	4b7a      	ldr	r3, [pc, #488]	; (8002e38 <balancePhAndNutrient+0x850>)
 8002c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c52:	f001 fccd 	bl	80045f0 <calcPhUpDose>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	497d      	ldr	r1, [pc, #500]	; (8002e50 <balancePhAndNutrient+0x868>)
 8002c5c:	e9c1 2300 	strd	r2, r3, [r1]
			doseWater(0,pH_up_dose,0);
 8002c60:	4b7b      	ldr	r3, [pc, #492]	; (8002e50 <balancePhAndNutrient+0x868>)
 8002c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f7fd ff77 	bl	8000b5c <__aeabi_d2f>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	4619      	mov	r1, r3
 8002c76:	f04f 0000 	mov.w	r0, #0
 8002c7a:	f001 fc8a 	bl	8004592 <doseWater>
			total_pH_up_ml += pH_up_dose;
 8002c7e:	4b75      	ldr	r3, [pc, #468]	; (8002e54 <balancePhAndNutrient+0x86c>)
 8002c80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c84:	4b72      	ldr	r3, [pc, #456]	; (8002e50 <balancePhAndNutrient+0x868>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	f7fd fab9 	bl	8000200 <__adddf3>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4970      	ldr	r1, [pc, #448]	; (8002e54 <balancePhAndNutrient+0x86c>)
 8002c94:	e9c1 2300 	strd	r2, r3, [r1]
			total_pH_up_ml_per_file += pH_up_dose;
 8002c98:	4b6f      	ldr	r3, [pc, #444]	; (8002e58 <balancePhAndNutrient+0x870>)
 8002c9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c9e:	4b6c      	ldr	r3, [pc, #432]	; (8002e50 <balancePhAndNutrient+0x868>)
 8002ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca4:	f7fd faac 	bl	8000200 <__adddf3>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	496a      	ldr	r1, [pc, #424]	; (8002e58 <balancePhAndNutrient+0x870>)
 8002cae:	e9c1 2300 	strd	r2, r3, [r1]
			pH_up = 'n';
 8002cb2:	4b66      	ldr	r3, [pc, #408]	; (8002e4c <balancePhAndNutrient+0x864>)
 8002cb4:	226e      	movs	r2, #110	; 0x6e
 8002cb6:	701a      	strb	r2, [r3, #0]
			time_to_bal_pH = waitForWaterToStabilize();
 8002cb8:	f000 fe6c 	bl	8003994 <waitForWaterToStabilize>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4a62      	ldr	r2, [pc, #392]	; (8002e48 <balancePhAndNutrient+0x860>)
 8002cc0:	6013      	str	r3, [r2, #0]
		}
		osDelay(500);
 8002cc2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cc6:	f00f fff8 	bl	8012cba <osDelay>
		num_of_stable_runs++;
 8002cca:	4b64      	ldr	r3, [pc, #400]	; (8002e5c <balancePhAndNutrient+0x874>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	4a62      	ldr	r2, [pc, #392]	; (8002e5c <balancePhAndNutrient+0x874>)
 8002cd2:	6013      	str	r3, [r2, #0]
		add_data_to_array();
 8002cd4:	f7ff f850 	bl	8001d78 <add_data_to_array>
		pH_up_dose = 0;
 8002cd8:	495d      	ldr	r1, [pc, #372]	; (8002e50 <balancePhAndNutrient+0x868>)
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	e9c1 2300 	strd	r2, r3, [r1]
		pH_down_dose = 0;
 8002ce6:	4955      	ldr	r1, [pc, #340]	; (8002e3c <balancePhAndNutrient+0x854>)
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	e9c1 2300 	strd	r2, r3, [r1]
		nutrient_dose = 0;
 8002cf4:	495a      	ldr	r1, [pc, #360]	; (8002e60 <balancePhAndNutrient+0x878>)
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	e9c1 2300 	strd	r2, r3, [r1]
 8002d02:	e04b      	b.n	8002d9c <balancePhAndNutrient+0x7b4>
	}
	else if(num_of_stable_runs>=7 && waiting_to_write == 'n' && (total_pH_up_ml_per_file > 0 || total_pH_down_ml_per_file > 0 || total_nutrient_ml_per_file > 0) && setting_nutrient =='n' && setting_pH == 'n')
 8002d04:	4b55      	ldr	r3, [pc, #340]	; (8002e5c <balancePhAndNutrient+0x874>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2b06      	cmp	r3, #6
 8002d0a:	dd47      	ble.n	8002d9c <balancePhAndNutrient+0x7b4>
 8002d0c:	4b55      	ldr	r3, [pc, #340]	; (8002e64 <balancePhAndNutrient+0x87c>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b6e      	cmp	r3, #110	; 0x6e
 8002d12:	d143      	bne.n	8002d9c <balancePhAndNutrient+0x7b4>
 8002d14:	4b50      	ldr	r3, [pc, #320]	; (8002e58 <balancePhAndNutrient+0x870>)
 8002d16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	f7fd feb3 	bl	8000a8c <__aeabi_dcmpgt>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d117      	bne.n	8002d5c <balancePhAndNutrient+0x774>
 8002d2c:	4b45      	ldr	r3, [pc, #276]	; (8002e44 <balancePhAndNutrient+0x85c>)
 8002d2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	f7fd fea7 	bl	8000a8c <__aeabi_dcmpgt>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10b      	bne.n	8002d5c <balancePhAndNutrient+0x774>
 8002d44:	4b48      	ldr	r3, [pc, #288]	; (8002e68 <balancePhAndNutrient+0x880>)
 8002d46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	f7fd fe9b 	bl	8000a8c <__aeabi_dcmpgt>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01f      	beq.n	8002d9c <balancePhAndNutrient+0x7b4>
 8002d5c:	4b43      	ldr	r3, [pc, #268]	; (8002e6c <balancePhAndNutrient+0x884>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b6e      	cmp	r3, #110	; 0x6e
 8002d62:	d11b      	bne.n	8002d9c <balancePhAndNutrient+0x7b4>
 8002d64:	4b42      	ldr	r3, [pc, #264]	; (8002e70 <balancePhAndNutrient+0x888>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b6e      	cmp	r3, #110	; 0x6e
 8002d6a:	d117      	bne.n	8002d9c <balancePhAndNutrient+0x7b4>
	{
		waiting_to_write = 'y';
 8002d6c:	4b3d      	ldr	r3, [pc, #244]	; (8002e64 <balancePhAndNutrient+0x87c>)
 8002d6e:	2279      	movs	r2, #121	; 0x79
 8002d70:	701a      	strb	r2, [r3, #0]
		total_pH_down_ml_per_file = 0;
 8002d72:	4934      	ldr	r1, [pc, #208]	; (8002e44 <balancePhAndNutrient+0x85c>)
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	e9c1 2300 	strd	r2, r3, [r1]
		total_pH_up_ml_per_file = 0;
 8002d80:	4935      	ldr	r1, [pc, #212]	; (8002e58 <balancePhAndNutrient+0x870>)
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	e9c1 2300 	strd	r2, r3, [r1]
		total_nutrient_ml_per_file = 0;
 8002d8e:	4936      	ldr	r1, [pc, #216]	; (8002e68 <balancePhAndNutrient+0x880>)
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	e9c1 2300 	strd	r2, r3, [r1]
	}
	if(usb_good == 1 && num_of_stable_runs >= 7 && waiting_to_write == 'y')
 8002d9c:	4b35      	ldr	r3, [pc, #212]	; (8002e74 <balancePhAndNutrient+0x88c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d131      	bne.n	8002e08 <balancePhAndNutrient+0x820>
 8002da4:	4b2d      	ldr	r3, [pc, #180]	; (8002e5c <balancePhAndNutrient+0x874>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b06      	cmp	r3, #6
 8002daa:	dd2d      	ble.n	8002e08 <balancePhAndNutrient+0x820>
 8002dac:	4b2d      	ldr	r3, [pc, #180]	; (8002e64 <balancePhAndNutrient+0x87c>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b79      	cmp	r3, #121	; 0x79
 8002db2:	d129      	bne.n	8002e08 <balancePhAndNutrient+0x820>
	{
		write_balance_data_file('n');
 8002db4:	206e      	movs	r0, #110	; 0x6e
 8002db6:	f7fe feff 	bl	8001bb8 <write_balance_data_file>
		num_of_stable_runs = 0;
 8002dba:	4b28      	ldr	r3, [pc, #160]	; (8002e5c <balancePhAndNutrient+0x874>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
		balance_index = 0;
 8002dc0:	4b2d      	ldr	r3, [pc, #180]	; (8002e78 <balancePhAndNutrient+0x890>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
		get_init_conditions  = 'n';
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <balancePhAndNutrient+0x894>)
 8002dc8:	226e      	movs	r2, #110	; 0x6e
 8002dca:	701a      	strb	r2, [r3, #0]
		waiting_to_write = 'n';
 8002dcc:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <balancePhAndNutrient+0x87c>)
 8002dce:	226e      	movs	r2, #110	; 0x6e
 8002dd0:	701a      	strb	r2, [r3, #0]
		resetStabilityVars();
 8002dd2:	f000 f859 	bl	8002e88 <resetStabilityVars>
		for(int a = 0; a < (sizeof balance_data); a++)	// reset the data buffer since we just wrote the data
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	e00f      	b.n	8002dfc <balancePhAndNutrient+0x814>
		{
			balance_data[a]   = '\0';
 8002ddc:	4a28      	ldr	r2, [pc, #160]	; (8002e80 <balancePhAndNutrient+0x898>)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	2200      	movs	r2, #0
 8002de4:	701a      	strb	r2, [r3, #0]
			if(a<25)buffer[a] = '\0';
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b18      	cmp	r3, #24
 8002dea:	dc04      	bgt.n	8002df6 <balancePhAndNutrient+0x80e>
 8002dec:	4a25      	ldr	r2, [pc, #148]	; (8002e84 <balancePhAndNutrient+0x89c>)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4413      	add	r3, r2
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
		for(int a = 0; a < (sizeof balance_data); a++)	// reset the data buffer since we just wrote the data
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	607b      	str	r3, [r7, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f241 3287 	movw	r2, #4999	; 0x1387
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d9ea      	bls.n	8002ddc <balancePhAndNutrient+0x7f4>
 8002e06:	e00f      	b.n	8002e28 <balancePhAndNutrient+0x840>
		}
	}
	else if(usb_good == 1 && ((5000 - balance_index) < 500)) write_balance_data_file('y'); // if the buffer is full write the file
 8002e08:	4b1a      	ldr	r3, [pc, #104]	; (8002e74 <balancePhAndNutrient+0x88c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d10b      	bne.n	8002e28 <balancePhAndNutrient+0x840>
 8002e10:	4b19      	ldr	r3, [pc, #100]	; (8002e78 <balancePhAndNutrient+0x890>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8002e18:	3308      	adds	r3, #8
 8002e1a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002e1e:	da03      	bge.n	8002e28 <balancePhAndNutrient+0x840>
 8002e20:	2079      	movs	r0, #121	; 0x79
 8002e22:	f7fe fec9 	bl	8001bb8 <write_balance_data_file>
}
 8002e26:	e7ff      	b.n	8002e28 <balancePhAndNutrient+0x840>
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	200001ce 	.word	0x200001ce
 8002e34:	20000038 	.word	0x20000038
 8002e38:	20000030 	.word	0x20000030
 8002e3c:	20001768 	.word	0x20001768
 8002e40:	20001788 	.word	0x20001788
 8002e44:	200017a0 	.word	0x200017a0
 8002e48:	20003fec 	.word	0x20003fec
 8002e4c:	200001cd 	.word	0x200001cd
 8002e50:	20001760 	.word	0x20001760
 8002e54:	20001780 	.word	0x20001780
 8002e58:	20001798 	.word	0x20001798
 8002e5c:	20003ff8 	.word	0x20003ff8
 8002e60:	20001770 	.word	0x20001770
 8002e64:	200000c9 	.word	0x200000c9
 8002e68:	20001790 	.word	0x20001790
 8002e6c:	200001c7 	.word	0x200001c7
 8002e70:	200001c6 	.word	0x200001c6
 8002e74:	20009470 	.word	0x20009470
 8002e78:	20003fe0 	.word	0x20003fe0
 8002e7c:	200000ca 	.word	0x200000ca
 8002e80:	20004048 	.word	0x20004048
 8002e84:	20004020 	.word	0x20004020

08002e88 <resetStabilityVars>:

void resetStabilityVars()
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
	average_pH = 0;
 8002e8e:	492e      	ldr	r1, [pc, #184]	; (8002f48 <resetStabilityVars+0xc0>)
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	f04f 0300 	mov.w	r3, #0
 8002e98:	e9c1 2300 	strd	r2, r3, [r1]
	average_TDS = 0;
 8002e9c:	492b      	ldr	r1, [pc, #172]	; (8002f4c <resetStabilityVars+0xc4>)
 8002e9e:	f04f 0200 	mov.w	r2, #0
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	e9c1 2300 	strd	r2, r3, [r1]
	run_again = 1; 		// set to one its the first run 2 is multiple 0 is do not run again
 8002eaa:	4b29      	ldr	r3, [pc, #164]	; (8002f50 <resetStabilityVars+0xc8>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	601a      	str	r2, [r3, #0]
	valid = 0;
 8002eb0:	4b28      	ldr	r3, [pc, #160]	; (8002f54 <resetStabilityVars+0xcc>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
	historic_sample_index = 0;
 8002eb6:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <resetStabilityVars+0xd0>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
	slope_factor_average_TDS = 0;
 8002ebc:	4927      	ldr	r1, [pc, #156]	; (8002f5c <resetStabilityVars+0xd4>)
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	e9c1 2300 	strd	r2, r3, [r1]
	slope_factor_average_ph = 0;
 8002eca:	4925      	ldr	r1, [pc, #148]	; (8002f60 <resetStabilityVars+0xd8>)
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	e9c1 2300 	strd	r2, r3, [r1]

	for(int h = 0; h<200; h++)
 8002ed8:	2300      	movs	r3, #0
 8002eda:	607b      	str	r3, [r7, #4]
 8002edc:	e02a      	b.n	8002f34 <resetStabilityVars+0xac>
	{
		historic_largest_pH[h] = 0;
 8002ede:	4a21      	ldr	r2, [pc, #132]	; (8002f64 <resetStabilityVars+0xdc>)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	18d1      	adds	r1, r2, r3
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	e9c1 2300 	strd	r2, r3, [r1]
		historic_smallest_pH[h] = 0;
 8002ef2:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <resetStabilityVars+0xe0>)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	18d1      	adds	r1, r2, r3
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	e9c1 2300 	strd	r2, r3, [r1]
		historic_largest_TDS[h] = 0;
 8002f06:	4a19      	ldr	r2, [pc, #100]	; (8002f6c <resetStabilityVars+0xe4>)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	18d1      	adds	r1, r2, r3
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	f04f 0300 	mov.w	r3, #0
 8002f16:	e9c1 2300 	strd	r2, r3, [r1]
		historic_smallest_TDS[h] = 0;
 8002f1a:	4a15      	ldr	r2, [pc, #84]	; (8002f70 <resetStabilityVars+0xe8>)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	18d1      	adds	r1, r2, r3
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	f04f 0300 	mov.w	r3, #0
 8002f2a:	e9c1 2300 	strd	r2, r3, [r1]
	for(int h = 0; h<200; h++)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3301      	adds	r3, #1
 8002f32:	607b      	str	r3, [r7, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2bc7      	cmp	r3, #199	; 0xc7
 8002f38:	ddd1      	ble.n	8002ede <resetStabilityVars+0x56>
	}
}
 8002f3a:	bf00      	nop
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20003d70 	.word	0x20003d70
 8002f4c:	20003d78 	.word	0x20003d78
 8002f50:	200000a4 	.word	0x200000a4
 8002f54:	20004018 	.word	0x20004018
 8002f58:	2000401c 	.word	0x2000401c
 8002f5c:	20003db0 	.word	0x20003db0
 8002f60:	20003db8 	.word	0x20003db8
 8002f64:	200017d0 	.word	0x200017d0
 8002f68:	20001e10 	.word	0x20001e10
 8002f6c:	20002450 	.word	0x20002450
 8002f70:	20002a90 	.word	0x20002a90
 8002f74:	00000000 	.word	0x00000000

08002f78 <isStabalized>:

void isStabalized()  // will take a few samples of the waters pH and TDS to determine if the solution has stabilized. If stabilized returns one else 0
{		// get the current system time sets global variables sTime and sDate in RTC_driver.c
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0

	end_time_seconds = 0;
 8002f7e:	4b26      	ldr	r3, [pc, #152]	; (8003018 <isStabalized+0xa0>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
	prev_smallest_ph = smallest_value_pH;
 8002f84:	4b25      	ldr	r3, [pc, #148]	; (800301c <isStabalized+0xa4>)
 8002f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8a:	4925      	ldr	r1, [pc, #148]	; (8003020 <isStabalized+0xa8>)
 8002f8c:	e9c1 2300 	strd	r2, r3, [r1]
	prev_smallest_TDS = smallest_value_TDS;
 8002f90:	4b24      	ldr	r3, [pc, #144]	; (8003024 <isStabalized+0xac>)
 8002f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f96:	4924      	ldr	r1, [pc, #144]	; (8003028 <isStabalized+0xb0>)
 8002f98:	e9c1 2300 	strd	r2, r3, [r1]
	prev_largest_TDS = largest_value_TDS;
 8002f9c:	4b23      	ldr	r3, [pc, #140]	; (800302c <isStabalized+0xb4>)
 8002f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa2:	4923      	ldr	r1, [pc, #140]	; (8003030 <isStabalized+0xb8>)
 8002fa4:	e9c1 2300 	strd	r2, r3, [r1]
	prev_largest_pH = largest_value_pH;
 8002fa8:	4b22      	ldr	r3, [pc, #136]	; (8003034 <isStabalized+0xbc>)
 8002faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fae:	4922      	ldr	r1, [pc, #136]	; (8003038 <isStabalized+0xc0>)
 8002fb0:	e9c1 2300 	strd	r2, r3, [r1]

	getSensorValues();
 8002fb4:	f002 fc56 	bl	8005864 <getSensorValues>

	smallest_value_TDS = 10000;							   // set smallest values to value much higher than expected
 8002fb8:	491a      	ldr	r1, [pc, #104]	; (8003024 <isStabalized+0xac>)
 8002fba:	a315      	add	r3, pc, #84	; (adr r3, 8003010 <isStabalized+0x98>)
 8002fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc0:	e9c1 2300 	strd	r2, r3, [r1]
	largest_value_TDS = 0;	  							   // set largest to the smallest possible value these steps ensure we catch error cases
 8002fc4:	4919      	ldr	r1, [pc, #100]	; (800302c <isStabalized+0xb4>)
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	e9c1 2300 	strd	r2, r3, [r1]
	smallest_value_pH = 100;
 8002fd2:	4912      	ldr	r1, [pc, #72]	; (800301c <isStabalized+0xa4>)
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	4b18      	ldr	r3, [pc, #96]	; (800303c <isStabalized+0xc4>)
 8002fda:	e9c1 2300 	strd	r2, r3, [r1]
    largest_value_pH = 0;
 8002fde:	4915      	ldr	r1, [pc, #84]	; (8003034 <isStabalized+0xbc>)
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	e9c1 2300 	strd	r2, r3, [r1]


    average_pH = 0;
 8002fec:	4914      	ldr	r1, [pc, #80]	; (8003040 <isStabalized+0xc8>)
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	e9c1 2300 	strd	r2, r3, [r1]
    average_TDS = 0;
 8002ffa:	4912      	ldr	r1, [pc, #72]	; (8003044 <isStabalized+0xcc>)
 8002ffc:	f04f 0200 	mov.w	r2, #0
 8003000:	f04f 0300 	mov.w	r3, #0
 8003004:	e9c1 2300 	strd	r2, r3, [r1]
	for(int i = 0; i<num_sensor_samples;i++)
 8003008:	2300      	movs	r3, #0
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	e0fa      	b.n	8003204 <isStabalized+0x28c>
 800300e:	bf00      	nop
 8003010:	00000000 	.word	0x00000000
 8003014:	40c38800 	.word	0x40c38800
 8003018:	20004004 	.word	0x20004004
 800301c:	20000090 	.word	0x20000090
 8003020:	200017c0 	.word	0x200017c0
 8003024:	20000088 	.word	0x20000088
 8003028:	200017c8 	.word	0x200017c8
 800302c:	20003fa0 	.word	0x20003fa0
 8003030:	20003fb8 	.word	0x20003fb8
 8003034:	20003fa8 	.word	0x20003fa8
 8003038:	20003fb0 	.word	0x20003fb0
 800303c:	40590000 	.word	0x40590000
 8003040:	20003d70 	.word	0x20003d70
 8003044:	20003d78 	.word	0x20003d78
	{
		if(sample_array_TDS[i] > largest_value_TDS  && sample_array_TDS[i] != 0)  largest_value_TDS  = sample_array_TDS[i];	// find largest and smallest values in our data
 8003048:	4aa5      	ldr	r2, [pc, #660]	; (80032e0 <isStabalized+0x368>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4413      	add	r3, r2
 8003050:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003054:	4ba3      	ldr	r3, [pc, #652]	; (80032e4 <isStabalized+0x36c>)
 8003056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305a:	f7fd fd17 	bl	8000a8c <__aeabi_dcmpgt>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d017      	beq.n	8003094 <isStabalized+0x11c>
 8003064:	4a9e      	ldr	r2, [pc, #632]	; (80032e0 <isStabalized+0x368>)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4413      	add	r3, r2
 800306c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	f04f 0300 	mov.w	r3, #0
 8003078:	f7fd fce0 	bl	8000a3c <__aeabi_dcmpeq>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d108      	bne.n	8003094 <isStabalized+0x11c>
 8003082:	4a97      	ldr	r2, [pc, #604]	; (80032e0 <isStabalized+0x368>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308e:	4995      	ldr	r1, [pc, #596]	; (80032e4 <isStabalized+0x36c>)
 8003090:	e9c1 2300 	strd	r2, r3, [r1]
		if(sample_array_TDS[i] < smallest_value_TDS && sample_array_TDS[i] != 0) smallest_value_TDS = sample_array_TDS[i];
 8003094:	4a92      	ldr	r2, [pc, #584]	; (80032e0 <isStabalized+0x368>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	4413      	add	r3, r2
 800309c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030a0:	4b91      	ldr	r3, [pc, #580]	; (80032e8 <isStabalized+0x370>)
 80030a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a6:	f7fd fcd3 	bl	8000a50 <__aeabi_dcmplt>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d017      	beq.n	80030e0 <isStabalized+0x168>
 80030b0:	4a8b      	ldr	r2, [pc, #556]	; (80032e0 <isStabalized+0x368>)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4413      	add	r3, r2
 80030b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	f04f 0300 	mov.w	r3, #0
 80030c4:	f7fd fcba 	bl	8000a3c <__aeabi_dcmpeq>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d108      	bne.n	80030e0 <isStabalized+0x168>
 80030ce:	4a84      	ldr	r2, [pc, #528]	; (80032e0 <isStabalized+0x368>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	4413      	add	r3, r2
 80030d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030da:	4983      	ldr	r1, [pc, #524]	; (80032e8 <isStabalized+0x370>)
 80030dc:	e9c1 2300 	strd	r2, r3, [r1]
		if(sample_array_pH[i]  > largest_value_pH && sample_array_pH[i] != 0) 	 largest_value_pH   = sample_array_pH[i];
 80030e0:	4a82      	ldr	r2, [pc, #520]	; (80032ec <isStabalized+0x374>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030ec:	4b80      	ldr	r3, [pc, #512]	; (80032f0 <isStabalized+0x378>)
 80030ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f2:	f7fd fccb 	bl	8000a8c <__aeabi_dcmpgt>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d017      	beq.n	800312c <isStabalized+0x1b4>
 80030fc:	4a7b      	ldr	r2, [pc, #492]	; (80032ec <isStabalized+0x374>)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4413      	add	r3, r2
 8003104:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	f7fd fc94 	bl	8000a3c <__aeabi_dcmpeq>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d108      	bne.n	800312c <isStabalized+0x1b4>
 800311a:	4a74      	ldr	r2, [pc, #464]	; (80032ec <isStabalized+0x374>)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	4413      	add	r3, r2
 8003122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003126:	4972      	ldr	r1, [pc, #456]	; (80032f0 <isStabalized+0x378>)
 8003128:	e9c1 2300 	strd	r2, r3, [r1]
		if(sample_array_pH[i]  < smallest_value_pH && sample_array_pH[i] != 0)   smallest_value_pH  = sample_array_pH[i];
 800312c:	4a6f      	ldr	r2, [pc, #444]	; (80032ec <isStabalized+0x374>)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4413      	add	r3, r2
 8003134:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003138:	4b6e      	ldr	r3, [pc, #440]	; (80032f4 <isStabalized+0x37c>)
 800313a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313e:	f7fd fc87 	bl	8000a50 <__aeabi_dcmplt>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d017      	beq.n	8003178 <isStabalized+0x200>
 8003148:	4a68      	ldr	r2, [pc, #416]	; (80032ec <isStabalized+0x374>)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	f04f 0300 	mov.w	r3, #0
 800315c:	f7fd fc6e 	bl	8000a3c <__aeabi_dcmpeq>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d108      	bne.n	8003178 <isStabalized+0x200>
 8003166:	4a61      	ldr	r2, [pc, #388]	; (80032ec <isStabalized+0x374>)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	4413      	add	r3, r2
 800316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003172:	4960      	ldr	r1, [pc, #384]	; (80032f4 <isStabalized+0x37c>)
 8003174:	e9c1 2300 	strd	r2, r3, [r1]
		if( sample_array_TDS[i] != 0 && sample_array_pH[i] != 0)
 8003178:	4a59      	ldr	r2, [pc, #356]	; (80032e0 <isStabalized+0x368>)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4413      	add	r3, r2
 8003180:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	f7fd fc56 	bl	8000a3c <__aeabi_dcmpeq>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d133      	bne.n	80031fe <isStabalized+0x286>
 8003196:	4a55      	ldr	r2, [pc, #340]	; (80032ec <isStabalized+0x374>)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4413      	add	r3, r2
 800319e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	f7fd fc47 	bl	8000a3c <__aeabi_dcmpeq>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d124      	bne.n	80031fe <isStabalized+0x286>
		{
			average_pH  += sample_array_pH[i];
 80031b4:	4a4d      	ldr	r2, [pc, #308]	; (80032ec <isStabalized+0x374>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4413      	add	r3, r2
 80031bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031c0:	4b4d      	ldr	r3, [pc, #308]	; (80032f8 <isStabalized+0x380>)
 80031c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c6:	f7fd f81b 	bl	8000200 <__adddf3>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	494a      	ldr	r1, [pc, #296]	; (80032f8 <isStabalized+0x380>)
 80031d0:	e9c1 2300 	strd	r2, r3, [r1]
			average_TDS += sample_array_TDS[i];
 80031d4:	4a42      	ldr	r2, [pc, #264]	; (80032e0 <isStabalized+0x368>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	4413      	add	r3, r2
 80031dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031e0:	4b46      	ldr	r3, [pc, #280]	; (80032fc <isStabalized+0x384>)
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	f7fd f80b 	bl	8000200 <__adddf3>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4943      	ldr	r1, [pc, #268]	; (80032fc <isStabalized+0x384>)
 80031f0:	e9c1 2300 	strd	r2, r3, [r1]
			sample_index1++;
 80031f4:	4b42      	ldr	r3, [pc, #264]	; (8003300 <isStabalized+0x388>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3301      	adds	r3, #1
 80031fa:	4a41      	ldr	r2, [pc, #260]	; (8003300 <isStabalized+0x388>)
 80031fc:	6013      	str	r3, [r2, #0]
	for(int i = 0; i<num_sensor_samples;i++)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3301      	adds	r3, #1
 8003202:	607b      	str	r3, [r7, #4]
 8003204:	4b3f      	ldr	r3, [pc, #252]	; (8003304 <isStabalized+0x38c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	429a      	cmp	r2, r3
 800320c:	f6ff af1c 	blt.w	8003048 <isStabalized+0xd0>
		}
	}

	TDS_range = largest_value_TDS - smallest_value_TDS; // calculate the range in the samples i.e. (largest valve)-(smallest value)
 8003210:	4b34      	ldr	r3, [pc, #208]	; (80032e4 <isStabalized+0x36c>)
 8003212:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003216:	4b34      	ldr	r3, [pc, #208]	; (80032e8 <isStabalized+0x370>)
 8003218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321c:	f7fc ffee 	bl	80001fc <__aeabi_dsub>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4938      	ldr	r1, [pc, #224]	; (8003308 <isStabalized+0x390>)
 8003226:	e9c1 2300 	strd	r2, r3, [r1]
	pH_range  = largest_value_pH  - smallest_value_pH;
 800322a:	4b31      	ldr	r3, [pc, #196]	; (80032f0 <isStabalized+0x378>)
 800322c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003230:	4b30      	ldr	r3, [pc, #192]	; (80032f4 <isStabalized+0x37c>)
 8003232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003236:	f7fc ffe1 	bl	80001fc <__aeabi_dsub>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4933      	ldr	r1, [pc, #204]	; (800330c <isStabalized+0x394>)
 8003240:	e9c1 2300 	strd	r2, r3, [r1]

	historic_TDS_max = 0;
 8003244:	4932      	ldr	r1, [pc, #200]	; (8003310 <isStabalized+0x398>)
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	e9c1 2300 	strd	r2, r3, [r1]
	historic_TDS_min = 100000;
 8003252:	4930      	ldr	r1, [pc, #192]	; (8003314 <isStabalized+0x39c>)
 8003254:	a320      	add	r3, pc, #128	; (adr r3, 80032d8 <isStabalized+0x360>)
 8003256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325a:	e9c1 2300 	strd	r2, r3, [r1]
	historic_pH_max  = 0;
 800325e:	492e      	ldr	r1, [pc, #184]	; (8003318 <isStabalized+0x3a0>)
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	e9c1 2300 	strd	r2, r3, [r1]
	historic_pH_min  = 100000;
 800326c:	492b      	ldr	r1, [pc, #172]	; (800331c <isStabalized+0x3a4>)
 800326e:	a31a      	add	r3, pc, #104	; (adr r3, 80032d8 <isStabalized+0x360>)
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	e9c1 2300 	strd	r2, r3, [r1]

	average_pH  = average_pH/(sample_index1);
 8003278:	4b1f      	ldr	r3, [pc, #124]	; (80032f8 <isStabalized+0x380>)
 800327a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800327e:	4b20      	ldr	r3, [pc, #128]	; (8003300 <isStabalized+0x388>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd f908 	bl	8000498 <__aeabi_i2d>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4620      	mov	r0, r4
 800328e:	4629      	mov	r1, r5
 8003290:	f7fd fa96 	bl	80007c0 <__aeabi_ddiv>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4917      	ldr	r1, [pc, #92]	; (80032f8 <isStabalized+0x380>)
 800329a:	e9c1 2300 	strd	r2, r3, [r1]
	average_TDS = average_TDS/(sample_index1);
 800329e:	4b17      	ldr	r3, [pc, #92]	; (80032fc <isStabalized+0x384>)
 80032a0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80032a4:	4b16      	ldr	r3, [pc, #88]	; (8003300 <isStabalized+0x388>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fd f8f5 	bl	8000498 <__aeabi_i2d>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4620      	mov	r0, r4
 80032b4:	4629      	mov	r1, r5
 80032b6:	f7fd fa83 	bl	80007c0 <__aeabi_ddiv>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	490f      	ldr	r1, [pc, #60]	; (80032fc <isStabalized+0x384>)
 80032c0:	e9c1 2300 	strd	r2, r3, [r1]
	sample_index1 = 0;
 80032c4:	4b0e      	ldr	r3, [pc, #56]	; (8003300 <isStabalized+0x388>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
	if(historic_sample_index < number_historic_samples)
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <isStabalized+0x3a8>)
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	4b15      	ldr	r3, [pc, #84]	; (8003324 <isStabalized+0x3ac>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	da6a      	bge.n	80033ac <isStabalized+0x434>
 80032d6:	e027      	b.n	8003328 <isStabalized+0x3b0>
 80032d8:	00000000 	.word	0x00000000
 80032dc:	40f86a00 	.word	0x40f86a00
 80032e0:	20003dc0 	.word	0x20003dc0
 80032e4:	20003fa0 	.word	0x20003fa0
 80032e8:	20000088 	.word	0x20000088
 80032ec:	20003eb0 	.word	0x20003eb0
 80032f0:	20003fa8 	.word	0x20003fa8
 80032f4:	20000090 	.word	0x20000090
 80032f8:	20003d70 	.word	0x20003d70
 80032fc:	20003d78 	.word	0x20003d78
 8003300:	2000400c 	.word	0x2000400c
 8003304:	20000098 	.word	0x20000098
 8003308:	20003fc0 	.word	0x20003fc0
 800330c:	20003fc8 	.word	0x20003fc8
 8003310:	20003d90 	.word	0x20003d90
 8003314:	20003da8 	.word	0x20003da8
 8003318:	20003d98 	.word	0x20003d98
 800331c:	20003da0 	.word	0x20003da0
 8003320:	2000401c 	.word	0x2000401c
 8003324:	200000a0 	.word	0x200000a0
	{
		historic_largest_pH[historic_sample_index]   = largest_value_pH;
 8003328:	4b4b      	ldr	r3, [pc, #300]	; (8003458 <isStabalized+0x4e0>)
 800332a:	6819      	ldr	r1, [r3, #0]
 800332c:	4b4b      	ldr	r3, [pc, #300]	; (800345c <isStabalized+0x4e4>)
 800332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003332:	484b      	ldr	r0, [pc, #300]	; (8003460 <isStabalized+0x4e8>)
 8003334:	00c9      	lsls	r1, r1, #3
 8003336:	4401      	add	r1, r0
 8003338:	e9c1 2300 	strd	r2, r3, [r1]
		historic_smallest_pH[historic_sample_index]  = smallest_value_pH;
 800333c:	4b46      	ldr	r3, [pc, #280]	; (8003458 <isStabalized+0x4e0>)
 800333e:	6819      	ldr	r1, [r3, #0]
 8003340:	4b48      	ldr	r3, [pc, #288]	; (8003464 <isStabalized+0x4ec>)
 8003342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003346:	4848      	ldr	r0, [pc, #288]	; (8003468 <isStabalized+0x4f0>)
 8003348:	00c9      	lsls	r1, r1, #3
 800334a:	4401      	add	r1, r0
 800334c:	e9c1 2300 	strd	r2, r3, [r1]
		historic_largest_TDS[historic_sample_index]  = largest_value_TDS;
 8003350:	4b41      	ldr	r3, [pc, #260]	; (8003458 <isStabalized+0x4e0>)
 8003352:	6819      	ldr	r1, [r3, #0]
 8003354:	4b45      	ldr	r3, [pc, #276]	; (800346c <isStabalized+0x4f4>)
 8003356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335a:	4845      	ldr	r0, [pc, #276]	; (8003470 <isStabalized+0x4f8>)
 800335c:	00c9      	lsls	r1, r1, #3
 800335e:	4401      	add	r1, r0
 8003360:	e9c1 2300 	strd	r2, r3, [r1]
		historic_smallest_TDS[historic_sample_index] = smallest_value_TDS;
 8003364:	4b3c      	ldr	r3, [pc, #240]	; (8003458 <isStabalized+0x4e0>)
 8003366:	6819      	ldr	r1, [r3, #0]
 8003368:	4b42      	ldr	r3, [pc, #264]	; (8003474 <isStabalized+0x4fc>)
 800336a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336e:	4842      	ldr	r0, [pc, #264]	; (8003478 <isStabalized+0x500>)
 8003370:	00c9      	lsls	r1, r1, #3
 8003372:	4401      	add	r1, r0
 8003374:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_pH[historic_sample_index]   = average_pH;
 8003378:	4b37      	ldr	r3, [pc, #220]	; (8003458 <isStabalized+0x4e0>)
 800337a:	6819      	ldr	r1, [r3, #0]
 800337c:	4b3f      	ldr	r3, [pc, #252]	; (800347c <isStabalized+0x504>)
 800337e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003382:	483f      	ldr	r0, [pc, #252]	; (8003480 <isStabalized+0x508>)
 8003384:	00c9      	lsls	r1, r1, #3
 8003386:	4401      	add	r1, r0
 8003388:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_TDS[historic_sample_index]  = average_TDS;
 800338c:	4b32      	ldr	r3, [pc, #200]	; (8003458 <isStabalized+0x4e0>)
 800338e:	6819      	ldr	r1, [r3, #0]
 8003390:	4b3c      	ldr	r3, [pc, #240]	; (8003484 <isStabalized+0x50c>)
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	483c      	ldr	r0, [pc, #240]	; (8003488 <isStabalized+0x510>)
 8003398:	00c9      	lsls	r1, r1, #3
 800339a:	4401      	add	r1, r0
 800339c:	e9c1 2300 	strd	r2, r3, [r1]
		historic_sample_index++;
 80033a0:	4b2d      	ldr	r3, [pc, #180]	; (8003458 <isStabalized+0x4e0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	3301      	adds	r3, #1
 80033a6:	4a2c      	ldr	r2, [pc, #176]	; (8003458 <isStabalized+0x4e0>)
 80033a8:	6013      	str	r3, [r2, #0]
 80033aa:	e004      	b.n	80033b6 <isStabalized+0x43e>
	}
	else
	{
		resetStabilityVars();
 80033ac:	f7ff fd6c 	bl	8002e88 <resetStabilityVars>
		run_again = 2;
 80033b0:	4b36      	ldr	r3, [pc, #216]	; (800348c <isStabalized+0x514>)
 80033b2:	2202      	movs	r2, #2
 80033b4:	601a      	str	r2, [r3, #0]
	}

	if(historic_sample_index > 20)
 80033b6:	4b28      	ldr	r3, [pc, #160]	; (8003458 <isStabalized+0x4e0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b14      	cmp	r3, #20
 80033bc:	f340 81a7 	ble.w	800370e <isStabalized+0x796>
	{
		historic_average_pH_min = 1000;
 80033c0:	4933      	ldr	r1, [pc, #204]	; (8003490 <isStabalized+0x518>)
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	4b33      	ldr	r3, [pc, #204]	; (8003494 <isStabalized+0x51c>)
 80033c8:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_pH_max = 0;
 80033cc:	4932      	ldr	r1, [pc, #200]	; (8003498 <isStabalized+0x520>)
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_TDS_min = 100000;
 80033da:	4930      	ldr	r1, [pc, #192]	; (800349c <isStabalized+0x524>)
 80033dc:	a31c      	add	r3, pc, #112	; (adr r3, 8003450 <isStabalized+0x4d8>)
 80033de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e2:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_TDS_max = 0;
 80033e6:	492e      	ldr	r1, [pc, #184]	; (80034a0 <isStabalized+0x528>)
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	e9c1 2300 	strd	r2, r3, [r1]
		smallest_value_TDS = 100000;							   // set smallest values to value much higher than expected
 80033f4:	491f      	ldr	r1, [pc, #124]	; (8003474 <isStabalized+0x4fc>)
 80033f6:	a316      	add	r3, pc, #88	; (adr r3, 8003450 <isStabalized+0x4d8>)
 80033f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fc:	e9c1 2300 	strd	r2, r3, [r1]
		largest_value_TDS = 0;	  							   // set largest to the smallest possible value these steps ensure we catch error cases
 8003400:	491a      	ldr	r1, [pc, #104]	; (800346c <isStabalized+0x4f4>)
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	f04f 0300 	mov.w	r3, #0
 800340a:	e9c1 2300 	strd	r2, r3, [r1]
		smallest_value_pH = 100;
 800340e:	4915      	ldr	r1, [pc, #84]	; (8003464 <isStabalized+0x4ec>)
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	4b23      	ldr	r3, [pc, #140]	; (80034a4 <isStabalized+0x52c>)
 8003416:	e9c1 2300 	strd	r2, r3, [r1]
		largest_value_pH = 0;
 800341a:	4910      	ldr	r1, [pc, #64]	; (800345c <isStabalized+0x4e4>)
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	e9c1 2300 	strd	r2, r3, [r1]
		slope_factor_average_TDS = 0;
 8003428:	491f      	ldr	r1, [pc, #124]	; (80034a8 <isStabalized+0x530>)
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	e9c1 2300 	strd	r2, r3, [r1]
		slope_factor_average_ph = 0;
 8003436:	491d      	ldr	r1, [pc, #116]	; (80034ac <isStabalized+0x534>)
 8003438:	f04f 0200 	mov.w	r2, #0
 800343c:	f04f 0300 	mov.w	r3, #0
 8003440:	e9c1 2300 	strd	r2, r3, [r1]
		for(int k = historic_sample_index-20; k<historic_sample_index; k++) 								// if we have at-least 5 samples find the max and min to calculate range of the last 5 runs
 8003444:	4b04      	ldr	r3, [pc, #16]	; (8003458 <isStabalized+0x4e0>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3b14      	subs	r3, #20
 800344a:	603b      	str	r3, [r7, #0]
 800344c:	e125      	b.n	800369a <isStabalized+0x722>
 800344e:	bf00      	nop
 8003450:	00000000 	.word	0x00000000
 8003454:	40f86a00 	.word	0x40f86a00
 8003458:	2000401c 	.word	0x2000401c
 800345c:	20003fa8 	.word	0x20003fa8
 8003460:	200017d0 	.word	0x200017d0
 8003464:	20000090 	.word	0x20000090
 8003468:	20001e10 	.word	0x20001e10
 800346c:	20003fa0 	.word	0x20003fa0
 8003470:	20002450 	.word	0x20002450
 8003474:	20000088 	.word	0x20000088
 8003478:	20002a90 	.word	0x20002a90
 800347c:	20003d70 	.word	0x20003d70
 8003480:	200030d0 	.word	0x200030d0
 8003484:	20003d78 	.word	0x20003d78
 8003488:	20003710 	.word	0x20003710
 800348c:	200000a4 	.word	0x200000a4
 8003490:	20000078 	.word	0x20000078
 8003494:	408f4000 	.word	0x408f4000
 8003498:	20003d80 	.word	0x20003d80
 800349c:	20000080 	.word	0x20000080
 80034a0:	20003d88 	.word	0x20003d88
 80034a4:	40590000 	.word	0x40590000
 80034a8:	20003db0 	.word	0x20003db0
 80034ac:	20003db8 	.word	0x20003db8
		{
			if(historic_largest_TDS[k]  > historic_TDS_max)   		historic_TDS_max 		  = historic_largest_TDS[k];	// find largest and smallest valuesin our data
 80034b0:	4a9b      	ldr	r2, [pc, #620]	; (8003720 <isStabalized+0x7a8>)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4413      	add	r3, r2
 80034b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034bc:	4b99      	ldr	r3, [pc, #612]	; (8003724 <isStabalized+0x7ac>)
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	f7fd fae3 	bl	8000a8c <__aeabi_dcmpgt>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <isStabalized+0x566>
 80034cc:	4a94      	ldr	r2, [pc, #592]	; (8003720 <isStabalized+0x7a8>)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4413      	add	r3, r2
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	4992      	ldr	r1, [pc, #584]	; (8003724 <isStabalized+0x7ac>)
 80034da:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_smallest_TDS[k] < historic_TDS_min)  		historic_TDS_min		  = historic_smallest_TDS[k];
 80034de:	4a92      	ldr	r2, [pc, #584]	; (8003728 <isStabalized+0x7b0>)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	4413      	add	r3, r2
 80034e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034ea:	4b90      	ldr	r3, [pc, #576]	; (800372c <isStabalized+0x7b4>)
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	f7fd faae 	bl	8000a50 <__aeabi_dcmplt>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <isStabalized+0x594>
 80034fa:	4a8b      	ldr	r2, [pc, #556]	; (8003728 <isStabalized+0x7b0>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4413      	add	r3, r2
 8003502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003506:	4989      	ldr	r1, [pc, #548]	; (800372c <isStabalized+0x7b4>)
 8003508:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_largest_pH[k]   > historic_pH_max )     	historic_pH_max  		  = historic_largest_pH[k];
 800350c:	4a88      	ldr	r2, [pc, #544]	; (8003730 <isStabalized+0x7b8>)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	4413      	add	r3, r2
 8003514:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003518:	4b86      	ldr	r3, [pc, #536]	; (8003734 <isStabalized+0x7bc>)
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	f7fd fab5 	bl	8000a8c <__aeabi_dcmpgt>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <isStabalized+0x5c2>
 8003528:	4a81      	ldr	r2, [pc, #516]	; (8003730 <isStabalized+0x7b8>)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	4413      	add	r3, r2
 8003530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003534:	497f      	ldr	r1, [pc, #508]	; (8003734 <isStabalized+0x7bc>)
 8003536:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_smallest_pH[k]  < historic_pH_min )    		historic_pH_min  		  = historic_smallest_pH[k];
 800353a:	4a7f      	ldr	r2, [pc, #508]	; (8003738 <isStabalized+0x7c0>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4413      	add	r3, r2
 8003542:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003546:	4b7d      	ldr	r3, [pc, #500]	; (800373c <isStabalized+0x7c4>)
 8003548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354c:	f7fd fa80 	bl	8000a50 <__aeabi_dcmplt>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d008      	beq.n	8003568 <isStabalized+0x5f0>
 8003556:	4a78      	ldr	r2, [pc, #480]	; (8003738 <isStabalized+0x7c0>)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4413      	add	r3, r2
 800355e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003562:	4976      	ldr	r1, [pc, #472]	; (800373c <isStabalized+0x7c4>)
 8003564:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_average_pH[k]   < historic_average_pH_min)  historic_average_pH_min   = historic_average_pH[k];
 8003568:	4a75      	ldr	r2, [pc, #468]	; (8003740 <isStabalized+0x7c8>)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	4413      	add	r3, r2
 8003570:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003574:	4b73      	ldr	r3, [pc, #460]	; (8003744 <isStabalized+0x7cc>)
 8003576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357a:	f7fd fa69 	bl	8000a50 <__aeabi_dcmplt>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <isStabalized+0x61e>
 8003584:	4a6e      	ldr	r2, [pc, #440]	; (8003740 <isStabalized+0x7c8>)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	4413      	add	r3, r2
 800358c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003590:	496c      	ldr	r1, [pc, #432]	; (8003744 <isStabalized+0x7cc>)
 8003592:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_average_pH[k]   > historic_average_pH_max)  historic_average_pH_max   = historic_average_pH[k];
 8003596:	4a6a      	ldr	r2, [pc, #424]	; (8003740 <isStabalized+0x7c8>)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4413      	add	r3, r2
 800359e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035a2:	4b69      	ldr	r3, [pc, #420]	; (8003748 <isStabalized+0x7d0>)
 80035a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a8:	f7fd fa70 	bl	8000a8c <__aeabi_dcmpgt>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <isStabalized+0x64c>
 80035b2:	4a63      	ldr	r2, [pc, #396]	; (8003740 <isStabalized+0x7c8>)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035be:	4962      	ldr	r1, [pc, #392]	; (8003748 <isStabalized+0x7d0>)
 80035c0:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_average_TDS[k]  < historic_average_TDS_min) historic_average_TDS_min  = historic_average_TDS[k];
 80035c4:	4a61      	ldr	r2, [pc, #388]	; (800374c <isStabalized+0x7d4>)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	4413      	add	r3, r2
 80035cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035d0:	4b5f      	ldr	r3, [pc, #380]	; (8003750 <isStabalized+0x7d8>)
 80035d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d6:	f7fd fa3b 	bl	8000a50 <__aeabi_dcmplt>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <isStabalized+0x67a>
 80035e0:	4a5a      	ldr	r2, [pc, #360]	; (800374c <isStabalized+0x7d4>)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	4413      	add	r3, r2
 80035e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ec:	4958      	ldr	r1, [pc, #352]	; (8003750 <isStabalized+0x7d8>)
 80035ee:	e9c1 2300 	strd	r2, r3, [r1]
			if(historic_average_TDS[k]  > historic_average_TDS_max) historic_average_TDS_max  = historic_average_TDS[k];
 80035f2:	4a56      	ldr	r2, [pc, #344]	; (800374c <isStabalized+0x7d4>)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035fe:	4b55      	ldr	r3, [pc, #340]	; (8003754 <isStabalized+0x7dc>)
 8003600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003604:	f7fd fa42 	bl	8000a8c <__aeabi_dcmpgt>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d008      	beq.n	8003620 <isStabalized+0x6a8>
 800360e:	4a4f      	ldr	r2, [pc, #316]	; (800374c <isStabalized+0x7d4>)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361a:	494e      	ldr	r1, [pc, #312]	; (8003754 <isStabalized+0x7dc>)
 800361c:	e9c1 2300 	strd	r2, r3, [r1]

			slope_factor_average_TDS += (historic_average_TDS[k]-historic_average_TDS[k-1]);
 8003620:	4a4a      	ldr	r2, [pc, #296]	; (800374c <isStabalized+0x7d4>)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4413      	add	r3, r2
 8003628:	e9d3 0100 	ldrd	r0, r1, [r3]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	3b01      	subs	r3, #1
 8003630:	4a46      	ldr	r2, [pc, #280]	; (800374c <isStabalized+0x7d4>)
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363a:	f7fc fddf 	bl	80001fc <__aeabi_dsub>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	4610      	mov	r0, r2
 8003644:	4619      	mov	r1, r3
 8003646:	4b44      	ldr	r3, [pc, #272]	; (8003758 <isStabalized+0x7e0>)
 8003648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364c:	f7fc fdd8 	bl	8000200 <__adddf3>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4940      	ldr	r1, [pc, #256]	; (8003758 <isStabalized+0x7e0>)
 8003656:	e9c1 2300 	strd	r2, r3, [r1]
			slope_factor_average_ph  += (historic_average_pH[k]-historic_average_pH[k-1]);
 800365a:	4a39      	ldr	r2, [pc, #228]	; (8003740 <isStabalized+0x7c8>)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4413      	add	r3, r2
 8003662:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	3b01      	subs	r3, #1
 800366a:	4a35      	ldr	r2, [pc, #212]	; (8003740 <isStabalized+0x7c8>)
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	4413      	add	r3, r2
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	f7fc fdc2 	bl	80001fc <__aeabi_dsub>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4610      	mov	r0, r2
 800367e:	4619      	mov	r1, r3
 8003680:	4b36      	ldr	r3, [pc, #216]	; (800375c <isStabalized+0x7e4>)
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f7fc fdbb 	bl	8000200 <__adddf3>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4933      	ldr	r1, [pc, #204]	; (800375c <isStabalized+0x7e4>)
 8003690:	e9c1 2300 	strd	r2, r3, [r1]
		for(int k = historic_sample_index-20; k<historic_sample_index; k++) 								// if we have at-least 5 samples find the max and min to calculate range of the last 5 runs
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	603b      	str	r3, [r7, #0]
 800369a:	4b31      	ldr	r3, [pc, #196]	; (8003760 <isStabalized+0x7e8>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	f6ff af05 	blt.w	80034b0 <isStabalized+0x538>
		}
		historic_range_pH  = historic_pH_max  - historic_pH_min;
 80036a6:	4b23      	ldr	r3, [pc, #140]	; (8003734 <isStabalized+0x7bc>)
 80036a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036ac:	4b23      	ldr	r3, [pc, #140]	; (800373c <isStabalized+0x7c4>)
 80036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b2:	f7fc fda3 	bl	80001fc <__aeabi_dsub>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	492a      	ldr	r1, [pc, #168]	; (8003764 <isStabalized+0x7ec>)
 80036bc:	e9c1 2300 	strd	r2, r3, [r1]
		historic_range_TDS = historic_TDS_max - historic_TDS_min;
 80036c0:	4b18      	ldr	r3, [pc, #96]	; (8003724 <isStabalized+0x7ac>)
 80036c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036c6:	4b19      	ldr	r3, [pc, #100]	; (800372c <isStabalized+0x7b4>)
 80036c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036cc:	f7fc fd96 	bl	80001fc <__aeabi_dsub>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4924      	ldr	r1, [pc, #144]	; (8003768 <isStabalized+0x7f0>)
 80036d6:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_pH_range  = historic_average_pH_max  - historic_average_pH_min;
 80036da:	4b1b      	ldr	r3, [pc, #108]	; (8003748 <isStabalized+0x7d0>)
 80036dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036e0:	4b18      	ldr	r3, [pc, #96]	; (8003744 <isStabalized+0x7cc>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	f7fc fd89 	bl	80001fc <__aeabi_dsub>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	491f      	ldr	r1, [pc, #124]	; (800376c <isStabalized+0x7f4>)
 80036f0:	e9c1 2300 	strd	r2, r3, [r1]
		historic_average_TDS_range = historic_average_TDS_max - historic_average_TDS_min;
 80036f4:	4b17      	ldr	r3, [pc, #92]	; (8003754 <isStabalized+0x7dc>)
 80036f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036fa:	4b15      	ldr	r3, [pc, #84]	; (8003750 <isStabalized+0x7d8>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc fd7c 	bl	80001fc <__aeabi_dsub>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4919      	ldr	r1, [pc, #100]	; (8003770 <isStabalized+0x7f8>)
 800370a:	e9c1 2300 	strd	r2, r3, [r1]
	}

	if(run_again != 2 && ( slope_factor_average_TDS > 1.5 ||  slope_factor_average_TDS < -1.5 || slope_factor_average_ph > 0.01 || slope_factor_average_ph < -0.01 || historic_sample_index <= 20 || TDS_range > 10.5 || pH_range > 0.1 || historic_average_pH_range > 0.05 || historic_average_pH_range < -0.05  || historic_range_pH > 0.1 || historic_range_pH < -0.1 || historic_range_TDS > 25 || historic_range_TDS < -25 || historic_average_TDS_range > 4.0 || historic_average_TDS_range < -4.0))
 800370e:	4b19      	ldr	r3, [pc, #100]	; (8003774 <isStabalized+0x7fc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b02      	cmp	r3, #2
 8003714:	f000 80d9 	beq.w	80038ca <isStabalized+0x952>
 8003718:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <isStabalized+0x7e0>)
 800371a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800371e:	e02b      	b.n	8003778 <isStabalized+0x800>
 8003720:	20002450 	.word	0x20002450
 8003724:	20003d90 	.word	0x20003d90
 8003728:	20002a90 	.word	0x20002a90
 800372c:	20003da8 	.word	0x20003da8
 8003730:	200017d0 	.word	0x200017d0
 8003734:	20003d98 	.word	0x20003d98
 8003738:	20001e10 	.word	0x20001e10
 800373c:	20003da0 	.word	0x20003da0
 8003740:	200030d0 	.word	0x200030d0
 8003744:	20000078 	.word	0x20000078
 8003748:	20003d80 	.word	0x20003d80
 800374c:	20003710 	.word	0x20003710
 8003750:	20000080 	.word	0x20000080
 8003754:	20003d88 	.word	0x20003d88
 8003758:	20003db0 	.word	0x20003db0
 800375c:	20003db8 	.word	0x20003db8
 8003760:	2000401c 	.word	0x2000401c
 8003764:	20003d60 	.word	0x20003d60
 8003768:	20003d68 	.word	0x20003d68
 800376c:	20003d50 	.word	0x20003d50
 8003770:	20003d58 	.word	0x20003d58
 8003774:	200000a4 	.word	0x200000a4
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	4b72      	ldr	r3, [pc, #456]	; (8003948 <isStabalized+0x9d0>)
 800377e:	f7fd f985 	bl	8000a8c <__aeabi_dcmpgt>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	f040 8094 	bne.w	80038b2 <isStabalized+0x93a>
 800378a:	4b70      	ldr	r3, [pc, #448]	; (800394c <isStabalized+0x9d4>)
 800378c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	4b6e      	ldr	r3, [pc, #440]	; (8003950 <isStabalized+0x9d8>)
 8003796:	f7fd f95b 	bl	8000a50 <__aeabi_dcmplt>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	f040 8088 	bne.w	80038b2 <isStabalized+0x93a>
 80037a2:	4b6c      	ldr	r3, [pc, #432]	; (8003954 <isStabalized+0x9dc>)
 80037a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037a8:	a35b      	add	r3, pc, #364	; (adr r3, 8003918 <isStabalized+0x9a0>)
 80037aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ae:	f7fd f96d 	bl	8000a8c <__aeabi_dcmpgt>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d17c      	bne.n	80038b2 <isStabalized+0x93a>
 80037b8:	4b66      	ldr	r3, [pc, #408]	; (8003954 <isStabalized+0x9dc>)
 80037ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037be:	a358      	add	r3, pc, #352	; (adr r3, 8003920 <isStabalized+0x9a8>)
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f7fd f944 	bl	8000a50 <__aeabi_dcmplt>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d171      	bne.n	80038b2 <isStabalized+0x93a>
 80037ce:	4b62      	ldr	r3, [pc, #392]	; (8003958 <isStabalized+0x9e0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b14      	cmp	r3, #20
 80037d4:	dd6d      	ble.n	80038b2 <isStabalized+0x93a>
 80037d6:	4b61      	ldr	r3, [pc, #388]	; (800395c <isStabalized+0x9e4>)
 80037d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	4b5f      	ldr	r3, [pc, #380]	; (8003960 <isStabalized+0x9e8>)
 80037e2:	f7fd f953 	bl	8000a8c <__aeabi_dcmpgt>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d162      	bne.n	80038b2 <isStabalized+0x93a>
 80037ec:	4b5d      	ldr	r3, [pc, #372]	; (8003964 <isStabalized+0x9ec>)
 80037ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037f2:	a34d      	add	r3, pc, #308	; (adr r3, 8003928 <isStabalized+0x9b0>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fd f948 	bl	8000a8c <__aeabi_dcmpgt>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d157      	bne.n	80038b2 <isStabalized+0x93a>
 8003802:	4b59      	ldr	r3, [pc, #356]	; (8003968 <isStabalized+0x9f0>)
 8003804:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003808:	a349      	add	r3, pc, #292	; (adr r3, 8003930 <isStabalized+0x9b8>)
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	f7fd f93d 	bl	8000a8c <__aeabi_dcmpgt>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d14c      	bne.n	80038b2 <isStabalized+0x93a>
 8003818:	4b53      	ldr	r3, [pc, #332]	; (8003968 <isStabalized+0x9f0>)
 800381a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800381e:	a346      	add	r3, pc, #280	; (adr r3, 8003938 <isStabalized+0x9c0>)
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f7fd f914 	bl	8000a50 <__aeabi_dcmplt>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d141      	bne.n	80038b2 <isStabalized+0x93a>
 800382e:	4b4f      	ldr	r3, [pc, #316]	; (800396c <isStabalized+0x9f4>)
 8003830:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003834:	a33c      	add	r3, pc, #240	; (adr r3, 8003928 <isStabalized+0x9b0>)
 8003836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383a:	f7fd f927 	bl	8000a8c <__aeabi_dcmpgt>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d136      	bne.n	80038b2 <isStabalized+0x93a>
 8003844:	4b49      	ldr	r3, [pc, #292]	; (800396c <isStabalized+0x9f4>)
 8003846:	e9d3 0100 	ldrd	r0, r1, [r3]
 800384a:	a33d      	add	r3, pc, #244	; (adr r3, 8003940 <isStabalized+0x9c8>)
 800384c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003850:	f7fd f8fe 	bl	8000a50 <__aeabi_dcmplt>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d12b      	bne.n	80038b2 <isStabalized+0x93a>
 800385a:	4b45      	ldr	r3, [pc, #276]	; (8003970 <isStabalized+0x9f8>)
 800385c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	4b43      	ldr	r3, [pc, #268]	; (8003974 <isStabalized+0x9fc>)
 8003866:	f7fd f911 	bl	8000a8c <__aeabi_dcmpgt>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d120      	bne.n	80038b2 <isStabalized+0x93a>
 8003870:	4b3f      	ldr	r3, [pc, #252]	; (8003970 <isStabalized+0x9f8>)
 8003872:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	4b3f      	ldr	r3, [pc, #252]	; (8003978 <isStabalized+0xa00>)
 800387c:	f7fd f8e8 	bl	8000a50 <__aeabi_dcmplt>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d115      	bne.n	80038b2 <isStabalized+0x93a>
 8003886:	4b3d      	ldr	r3, [pc, #244]	; (800397c <isStabalized+0xa04>)
 8003888:	e9d3 0100 	ldrd	r0, r1, [r3]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	4b3b      	ldr	r3, [pc, #236]	; (8003980 <isStabalized+0xa08>)
 8003892:	f7fd f8fb 	bl	8000a8c <__aeabi_dcmpgt>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10a      	bne.n	80038b2 <isStabalized+0x93a>
 800389c:	4b37      	ldr	r3, [pc, #220]	; (800397c <isStabalized+0xa04>)
 800389e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	4b37      	ldr	r3, [pc, #220]	; (8003984 <isStabalized+0xa0c>)
 80038a8:	f7fd f8d2 	bl	8000a50 <__aeabi_dcmplt>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00b      	beq.n	80038ca <isStabalized+0x952>
	{
 		valid = 0;
 80038b2:	4b35      	ldr	r3, [pc, #212]	; (8003988 <isStabalized+0xa10>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
 		recheck_count++;
 80038b8:	4b34      	ldr	r3, [pc, #208]	; (800398c <isStabalized+0xa14>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3301      	adds	r3, #1
 80038be:	4a33      	ldr	r2, [pc, #204]	; (800398c <isStabalized+0xa14>)
 80038c0:	6013      	str	r3, [r2, #0]
 		run_again = 2; 				// if the ph or TDS values are still changing check again, or the smallest value is at the beginning of the array, or the largest value is at the end of the array
 80038c2:	4b33      	ldr	r3, [pc, #204]	; (8003990 <isStabalized+0xa18>)
 80038c4:	2202      	movs	r2, #2
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	e012      	b.n	80038f0 <isStabalized+0x978>
	}
	else if(run_again == 1)		    // we are stabilized however, the system could still be changing so we need to check how many times we re-sampled the water if its > 1 check until its 1
 80038ca:	4b31      	ldr	r3, [pc, #196]	; (8003990 <isStabalized+0xa18>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d10e      	bne.n	80038f0 <isStabalized+0x978>
	{
		run_again = 0; 				// set run again to 0(no) however, if our validity is not high enough we will set run_again to 2(yes)
 80038d2:	4b2f      	ldr	r3, [pc, #188]	; (8003990 <isStabalized+0xa18>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	601a      	str	r2, [r3, #0]
		valid++;
 80038d8:	4b2b      	ldr	r3, [pc, #172]	; (8003988 <isStabalized+0xa10>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3301      	adds	r3, #1
 80038de:	4a2a      	ldr	r2, [pc, #168]	; (8003988 <isStabalized+0xa10>)
 80038e0:	6013      	str	r3, [r2, #0]
		if(valid < 10) run_again = 2;			// if we have not completed three valid runs in a row re-run
 80038e2:	4b29      	ldr	r3, [pc, #164]	; (8003988 <isStabalized+0xa10>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b09      	cmp	r3, #9
 80038e8:	dc02      	bgt.n	80038f0 <isStabalized+0x978>
 80038ea:	4b29      	ldr	r3, [pc, #164]	; (8003990 <isStabalized+0xa18>)
 80038ec:	2202      	movs	r2, #2
 80038ee:	601a      	str	r2, [r3, #0]
	}
	if(run_again == 1) run_again = 0;
 80038f0:	4b27      	ldr	r3, [pc, #156]	; (8003990 <isStabalized+0xa18>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d103      	bne.n	8003900 <isStabalized+0x988>
 80038f8:	4b25      	ldr	r3, [pc, #148]	; (8003990 <isStabalized+0xa18>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]
	else if (run_again == 2) run_again = 1;
}
 80038fe:	e006      	b.n	800390e <isStabalized+0x996>
	else if (run_again == 2) run_again = 1;
 8003900:	4b23      	ldr	r3, [pc, #140]	; (8003990 <isStabalized+0xa18>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2b02      	cmp	r3, #2
 8003906:	d102      	bne.n	800390e <isStabalized+0x996>
 8003908:	4b21      	ldr	r3, [pc, #132]	; (8003990 <isStabalized+0xa18>)
 800390a:	2201      	movs	r2, #1
 800390c:	601a      	str	r2, [r3, #0]
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bdb0      	pop	{r4, r5, r7, pc}
 8003916:	bf00      	nop
 8003918:	47ae147b 	.word	0x47ae147b
 800391c:	3f847ae1 	.word	0x3f847ae1
 8003920:	47ae147b 	.word	0x47ae147b
 8003924:	bf847ae1 	.word	0xbf847ae1
 8003928:	9999999a 	.word	0x9999999a
 800392c:	3fb99999 	.word	0x3fb99999
 8003930:	9999999a 	.word	0x9999999a
 8003934:	3fa99999 	.word	0x3fa99999
 8003938:	9999999a 	.word	0x9999999a
 800393c:	bfa99999 	.word	0xbfa99999
 8003940:	9999999a 	.word	0x9999999a
 8003944:	bfb99999 	.word	0xbfb99999
 8003948:	3ff80000 	.word	0x3ff80000
 800394c:	20003db0 	.word	0x20003db0
 8003950:	bff80000 	.word	0xbff80000
 8003954:	20003db8 	.word	0x20003db8
 8003958:	2000401c 	.word	0x2000401c
 800395c:	20003fc0 	.word	0x20003fc0
 8003960:	40250000 	.word	0x40250000
 8003964:	20003fc8 	.word	0x20003fc8
 8003968:	20003d50 	.word	0x20003d50
 800396c:	20003d60 	.word	0x20003d60
 8003970:	20003d68 	.word	0x20003d68
 8003974:	40390000 	.word	0x40390000
 8003978:	c0390000 	.word	0xc0390000
 800397c:	20003d58 	.word	0x20003d58
 8003980:	40100000 	.word	0x40100000
 8003984:	c0100000 	.word	0xc0100000
 8003988:	20004018 	.word	0x20004018
 800398c:	20004014 	.word	0x20004014
 8003990:	200000a4 	.word	0x200000a4

08003994 <waitForWaterToStabilize>:

int waitForWaterToStabilize() // Returns the total time in seconds
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
	getTime();
 8003998:	f7fd fc48 	bl	800122c <getTime>
	eq_start_time_sec = sTime.Seconds + sTime.Minutes*60;
 800399c:	4b24      	ldr	r3, [pc, #144]	; (8003a30 <waitForWaterToStabilize+0x9c>)
 800399e:	789b      	ldrb	r3, [r3, #2]
 80039a0:	4619      	mov	r1, r3
 80039a2:	4b23      	ldr	r3, [pc, #140]	; (8003a30 <waitForWaterToStabilize+0x9c>)
 80039a4:	785b      	ldrb	r3, [r3, #1]
 80039a6:	461a      	mov	r2, r3
 80039a8:	4613      	mov	r3, r2
 80039aa:	011b      	lsls	r3, r3, #4
 80039ac:	1a9b      	subs	r3, r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	4a20      	ldr	r2, [pc, #128]	; (8003a34 <waitForWaterToStabilize+0xa0>)
 80039b4:	6013      	str	r3, [r2, #0]

	while(run_again > 0)
 80039b6:	e005      	b.n	80039c4 <waitForWaterToStabilize+0x30>
	{
		isStabalized();// if we are not stabilized wait until we are
 80039b8:	f7ff fade 	bl	8002f78 <isStabalized>
		osDelay(2000);
 80039bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80039c0:	f00f f97b 	bl	8012cba <osDelay>
	while(run_again > 0)
 80039c4:	4b1c      	ldr	r3, [pc, #112]	; (8003a38 <waitForWaterToStabilize+0xa4>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	dcf5      	bgt.n	80039b8 <waitForWaterToStabilize+0x24>
	}
	getTime();
 80039cc:	f7fd fc2e 	bl	800122c <getTime>
	eq_end_time_sec = sTime.Seconds + sTime.Minutes*60;
 80039d0:	4b17      	ldr	r3, [pc, #92]	; (8003a30 <waitForWaterToStabilize+0x9c>)
 80039d2:	789b      	ldrb	r3, [r3, #2]
 80039d4:	4619      	mov	r1, r3
 80039d6:	4b16      	ldr	r3, [pc, #88]	; (8003a30 <waitForWaterToStabilize+0x9c>)
 80039d8:	785b      	ldrb	r3, [r3, #1]
 80039da:	461a      	mov	r2, r3
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	4a15      	ldr	r2, [pc, #84]	; (8003a3c <waitForWaterToStabilize+0xa8>)
 80039e8:	6013      	str	r3, [r2, #0]
	if(eq_start_time_sec > eq_end_time_sec) total_time_seconds = (3600-eq_start_time_sec)+eq_end_time_sec;	// if seconds rolled over we cannot just subtract since we will get a negative
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <waitForWaterToStabilize+0xa0>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	4b13      	ldr	r3, [pc, #76]	; (8003a3c <waitForWaterToStabilize+0xa8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	dd09      	ble.n	8003a0a <waitForWaterToStabilize+0x76>
 80039f6:	4b0f      	ldr	r3, [pc, #60]	; (8003a34 <waitForWaterToStabilize+0xa0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f5c3 6261 	rsb	r2, r3, #3600	; 0xe10
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <waitForWaterToStabilize+0xa8>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4413      	add	r3, r2
 8003a04:	4a0e      	ldr	r2, [pc, #56]	; (8003a40 <waitForWaterToStabilize+0xac>)
 8003a06:	6013      	str	r3, [r2, #0]
 8003a08:	e006      	b.n	8003a18 <waitForWaterToStabilize+0x84>
	else total_time_seconds = eq_end_time_sec-eq_start_time_sec;	// else we did not roll over so total seconds is end time - start time
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <waitForWaterToStabilize+0xa8>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <waitForWaterToStabilize+0xa0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	4a0a      	ldr	r2, [pc, #40]	; (8003a40 <waitForWaterToStabilize+0xac>)
 8003a16:	6013      	str	r3, [r2, #0]

	stability_value = 0;
 8003a18:	4b0a      	ldr	r3, [pc, #40]	; (8003a44 <waitForWaterToStabilize+0xb0>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	601a      	str	r2, [r3, #0]
	recheck_count = 0;
 8003a1e:	4b0a      	ldr	r3, [pc, #40]	; (8003a48 <waitForWaterToStabilize+0xb4>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
	resetStabilityVars();
 8003a24:	f7ff fa30 	bl	8002e88 <resetStabilityVars>
	return (total_time_seconds);
 8003a28:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <waitForWaterToStabilize+0xac>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	200053ec 	.word	0x200053ec
 8003a34:	20004000 	.word	0x20004000
 8003a38:	200000a4 	.word	0x200000a4
 8003a3c:	20003ffc 	.word	0x20003ffc
 8003a40:	20004008 	.word	0x20004008
 8003a44:	2000009c 	.word	0x2000009c
 8003a48:	20004014 	.word	0x20004014

08003a4c <waterTempControl>:

void waterTempControl()
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
	temp_up = 'n';
 8003a50:	4b72      	ldr	r3, [pc, #456]	; (8003c1c <waterTempControl+0x1d0>)
 8003a52:	226e      	movs	r2, #110	; 0x6e
 8003a54:	701a      	strb	r2, [r3, #0]
	temp_down = 'n';
 8003a56:	4b72      	ldr	r3, [pc, #456]	; (8003c20 <waterTempControl+0x1d4>)
 8003a58:	226e      	movs	r2, #110	; 0x6e
 8003a5a:	701a      	strb	r2, [r3, #0]

	if(setting_water_temp == 'n')	// if we are not changing the pH or nutrient level, check to see if we are out of bounds
 8003a5c:	4b71      	ldr	r3, [pc, #452]	; (8003c24 <waterTempControl+0x1d8>)
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b6e      	cmp	r3, #110	; 0x6e
 8003a62:	d145      	bne.n	8003af0 <waterTempControl+0xa4>
	{
		if(     water_temp  > water_temp_set_point     &&     (water_temp - water_temp_bounds_check) > water_temp_set_point)   				temp_down = 'y'; 			// if we are over our set point dose the water with pH-down
 8003a64:	4b70      	ldr	r3, [pc, #448]	; (8003c28 <waterTempControl+0x1dc>)
 8003a66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a6a:	4b70      	ldr	r3, [pc, #448]	; (8003c2c <waterTempControl+0x1e0>)
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	f7fd f80c 	bl	8000a8c <__aeabi_dcmpgt>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d017      	beq.n	8003aaa <waterTempControl+0x5e>
 8003a7a:	4b6b      	ldr	r3, [pc, #428]	; (8003c28 <waterTempControl+0x1dc>)
 8003a7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a80:	4b6b      	ldr	r3, [pc, #428]	; (8003c30 <waterTempControl+0x1e4>)
 8003a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a86:	f7fc fbb9 	bl	80001fc <__aeabi_dsub>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4610      	mov	r0, r2
 8003a90:	4619      	mov	r1, r3
 8003a92:	4b66      	ldr	r3, [pc, #408]	; (8003c2c <waterTempControl+0x1e0>)
 8003a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a98:	f7fc fff8 	bl	8000a8c <__aeabi_dcmpgt>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <waterTempControl+0x5e>
 8003aa2:	4b5f      	ldr	r3, [pc, #380]	; (8003c20 <waterTempControl+0x1d4>)
 8003aa4:	2279      	movs	r2, #121	; 0x79
 8003aa6:	701a      	strb	r2, [r3, #0]
 8003aa8:	e067      	b.n	8003b7a <waterTempControl+0x12e>
		else if(water_temp  < water_temp_set_point 	   &&     (water_temp + water_temp_bounds_check) < water_temp_set_point)  				temp_up = 'y'; 				// if we are under our set point dose the water with pH-up
 8003aaa:	4b5f      	ldr	r3, [pc, #380]	; (8003c28 <waterTempControl+0x1dc>)
 8003aac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ab0:	4b5e      	ldr	r3, [pc, #376]	; (8003c2c <waterTempControl+0x1e0>)
 8003ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab6:	f7fc ffcb 	bl	8000a50 <__aeabi_dcmplt>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d05c      	beq.n	8003b7a <waterTempControl+0x12e>
 8003ac0:	4b59      	ldr	r3, [pc, #356]	; (8003c28 <waterTempControl+0x1dc>)
 8003ac2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ac6:	4b5a      	ldr	r3, [pc, #360]	; (8003c30 <waterTempControl+0x1e4>)
 8003ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003acc:	f7fc fb98 	bl	8000200 <__adddf3>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4b54      	ldr	r3, [pc, #336]	; (8003c2c <waterTempControl+0x1e0>)
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	f7fc ffb7 	bl	8000a50 <__aeabi_dcmplt>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d048      	beq.n	8003b7a <waterTempControl+0x12e>
 8003ae8:	4b4c      	ldr	r3, [pc, #304]	; (8003c1c <waterTempControl+0x1d0>)
 8003aea:	2279      	movs	r2, #121	; 0x79
 8003aec:	701a      	strb	r2, [r3, #0]
 8003aee:	e044      	b.n	8003b7a <waterTempControl+0x12e>
	}
	else	// else we are setting the pH so reduce the pH bounds to accurately set the value
	{
		if(     water_temp  > water_temp_set_point     &&     (water_temp - water_temp_bounds_set) > water_temp_set_point)   				temp_down = 'y'; 			// if we are over our set point dose the water with pH-down
 8003af0:	4b4d      	ldr	r3, [pc, #308]	; (8003c28 <waterTempControl+0x1dc>)
 8003af2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003af6:	4b4d      	ldr	r3, [pc, #308]	; (8003c2c <waterTempControl+0x1e0>)
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	f7fc ffc6 	bl	8000a8c <__aeabi_dcmpgt>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d017      	beq.n	8003b36 <waterTempControl+0xea>
 8003b06:	4b48      	ldr	r3, [pc, #288]	; (8003c28 <waterTempControl+0x1dc>)
 8003b08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b0c:	4b49      	ldr	r3, [pc, #292]	; (8003c34 <waterTempControl+0x1e8>)
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	f7fc fb73 	bl	80001fc <__aeabi_dsub>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4610      	mov	r0, r2
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4b43      	ldr	r3, [pc, #268]	; (8003c2c <waterTempControl+0x1e0>)
 8003b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b24:	f7fc ffb2 	bl	8000a8c <__aeabi_dcmpgt>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <waterTempControl+0xea>
 8003b2e:	4b3c      	ldr	r3, [pc, #240]	; (8003c20 <waterTempControl+0x1d4>)
 8003b30:	2279      	movs	r2, #121	; 0x79
 8003b32:	701a      	strb	r2, [r3, #0]
 8003b34:	e021      	b.n	8003b7a <waterTempControl+0x12e>
		else if(water_temp  < water_temp_set_point 	   &&     (water_temp + water_temp_bounds_set) < water_temp_set_point)  				temp_up = 'y'; 				// if we are under our set point dose the water with pH-up
 8003b36:	4b3c      	ldr	r3, [pc, #240]	; (8003c28 <waterTempControl+0x1dc>)
 8003b38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b3c:	4b3b      	ldr	r3, [pc, #236]	; (8003c2c <waterTempControl+0x1e0>)
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	f7fc ff85 	bl	8000a50 <__aeabi_dcmplt>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d016      	beq.n	8003b7a <waterTempControl+0x12e>
 8003b4c:	4b36      	ldr	r3, [pc, #216]	; (8003c28 <waterTempControl+0x1dc>)
 8003b4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b52:	4b38      	ldr	r3, [pc, #224]	; (8003c34 <waterTempControl+0x1e8>)
 8003b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b58:	f7fc fb52 	bl	8000200 <__adddf3>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4610      	mov	r0, r2
 8003b62:	4619      	mov	r1, r3
 8003b64:	4b31      	ldr	r3, [pc, #196]	; (8003c2c <waterTempControl+0x1e0>)
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f7fc ff71 	bl	8000a50 <__aeabi_dcmplt>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d002      	beq.n	8003b7a <waterTempControl+0x12e>
 8003b74:	4b29      	ldr	r3, [pc, #164]	; (8003c1c <waterTempControl+0x1d0>)
 8003b76:	2279      	movs	r2, #121	; 0x79
 8003b78:	701a      	strb	r2, [r3, #0]
	}

	if((temp_up == 'y' || temp_down == 'y'))				// if we are adding pH-up/down or nutrient, signify what we are setting so we can change the accuracy range
 8003b7a:	4b28      	ldr	r3, [pc, #160]	; (8003c1c <waterTempControl+0x1d0>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b79      	cmp	r3, #121	; 0x79
 8003b80:	d003      	beq.n	8003b8a <waterTempControl+0x13e>
 8003b82:	4b27      	ldr	r3, [pc, #156]	; (8003c20 <waterTempControl+0x1d4>)
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	2b79      	cmp	r3, #121	; 0x79
 8003b88:	d106      	bne.n	8003b98 <waterTempControl+0x14c>
	{
		setting_water_temp = 'y';
 8003b8a:	4b26      	ldr	r3, [pc, #152]	; (8003c24 <waterTempControl+0x1d8>)
 8003b8c:	2279      	movs	r2, #121	; 0x79
 8003b8e:	701a      	strb	r2, [r3, #0]
		number_of_stable_temp_runs = 0;
 8003b90:	4b29      	ldr	r3, [pc, #164]	; (8003c38 <waterTempControl+0x1ec>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]
 8003b96:	e002      	b.n	8003b9e <waterTempControl+0x152>
	}
	else setting_water_temp = 'n';
 8003b98:	4b22      	ldr	r3, [pc, #136]	; (8003c24 <waterTempControl+0x1d8>)
 8003b9a:	226e      	movs	r2, #110	; 0x6e
 8003b9c:	701a      	strb	r2, [r3, #0]

	if(number_of_stable_temp_runs >= 0 && number_of_stable_temp_runs <= 5) // consider changing to 10
 8003b9e:	4b26      	ldr	r3, [pc, #152]	; (8003c38 <waterTempControl+0x1ec>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	db29      	blt.n	8003bfa <waterTempControl+0x1ae>
 8003ba6:	4b24      	ldr	r3, [pc, #144]	; (8003c38 <waterTempControl+0x1ec>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2b05      	cmp	r3, #5
 8003bac:	dc25      	bgt.n	8003bfa <waterTempControl+0x1ae>
	{
		if(temp_up == 'y' && heat_on == 'n')
 8003bae:	4b1b      	ldr	r3, [pc, #108]	; (8003c1c <waterTempControl+0x1d0>)
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b79      	cmp	r3, #121	; 0x79
 8003bb4:	d10c      	bne.n	8003bd0 <waterTempControl+0x184>
 8003bb6:	4b21      	ldr	r3, [pc, #132]	; (8003c3c <waterTempControl+0x1f0>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b6e      	cmp	r3, #110	; 0x6e
 8003bbc:	d108      	bne.n	8003bd0 <waterTempControl+0x184>
		{
			heatOn();	// if we need heat the water turn on the heater
 8003bbe:	f7fd fce9 	bl	8001594 <heatOn>
			heat_on = 'y';
 8003bc2:	4b1e      	ldr	r3, [pc, #120]	; (8003c3c <waterTempControl+0x1f0>)
 8003bc4:	2279      	movs	r2, #121	; 0x79
 8003bc6:	701a      	strb	r2, [r3, #0]
			cool_on = 'n';
 8003bc8:	4b1d      	ldr	r3, [pc, #116]	; (8003c40 <waterTempControl+0x1f4>)
 8003bca:	226e      	movs	r2, #110	; 0x6e
 8003bcc:	701a      	strb	r2, [r3, #0]
 8003bce:	e00f      	b.n	8003bf0 <waterTempControl+0x1a4>
		}
		else if(temp_down == 'y' && cool_on == 'n')
 8003bd0:	4b13      	ldr	r3, [pc, #76]	; (8003c20 <waterTempControl+0x1d4>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	2b79      	cmp	r3, #121	; 0x79
 8003bd6:	d10b      	bne.n	8003bf0 <waterTempControl+0x1a4>
 8003bd8:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <waterTempControl+0x1f4>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b6e      	cmp	r3, #110	; 0x6e
 8003bde:	d107      	bne.n	8003bf0 <waterTempControl+0x1a4>
		{
			coolOn();	// if we need cool the water turn on the cooler
 8003be0:	f7fd fcfa 	bl	80015d8 <coolOn>
			cool_on = 'y';
 8003be4:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <waterTempControl+0x1f4>)
 8003be6:	2279      	movs	r2, #121	; 0x79
 8003be8:	701a      	strb	r2, [r3, #0]
			heat_on = 'n';
 8003bea:	4b14      	ldr	r3, [pc, #80]	; (8003c3c <waterTempControl+0x1f0>)
 8003bec:	226e      	movs	r2, #110	; 0x6e
 8003bee:	701a      	strb	r2, [r3, #0]
		}
		number_of_stable_temp_runs++;
 8003bf0:	4b11      	ldr	r3, [pc, #68]	; (8003c38 <waterTempControl+0x1ec>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <waterTempControl+0x1ec>)
 8003bf8:	6013      	str	r3, [r2, #0]
	}
	if(number_of_stable_temp_runs > 5)
 8003bfa:	4b0f      	ldr	r3, [pc, #60]	; (8003c38 <waterTempControl+0x1ec>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	dd0a      	ble.n	8003c18 <waterTempControl+0x1cc>
	{
		heat_on = 'n';
 8003c02:	4b0e      	ldr	r3, [pc, #56]	; (8003c3c <waterTempControl+0x1f0>)
 8003c04:	226e      	movs	r2, #110	; 0x6e
 8003c06:	701a      	strb	r2, [r3, #0]
		cool_on = 'n';
 8003c08:	4b0d      	ldr	r3, [pc, #52]	; (8003c40 <waterTempControl+0x1f4>)
 8003c0a:	226e      	movs	r2, #110	; 0x6e
 8003c0c:	701a      	strb	r2, [r3, #0]
		heatCoolOff();
 8003c0e:	f7fd fcd7 	bl	80015c0 <heatCoolOff>
		number_of_stable_temp_runs = 0;
 8003c12:	4b09      	ldr	r3, [pc, #36]	; (8003c38 <waterTempControl+0x1ec>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
	}
}
 8003c18:	bf00      	nop
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	200001d1 	.word	0x200001d1
 8003c20:	200053d0 	.word	0x200053d0
 8003c24:	200001ca 	.word	0x200001ca
 8003c28:	200017b8 	.word	0x200017b8
 8003c2c:	20000040 	.word	0x20000040
 8003c30:	20000050 	.word	0x20000050
 8003c34:	20000048 	.word	0x20000048
 8003c38:	20004010 	.word	0x20004010
 8003c3c:	200001c8 	.word	0x200001c8
 8003c40:	200001c9 	.word	0x200001c9

08003c44 <systemControl>:

void systemControl()
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af02      	add	r7, sp, #8
	getSensorValues();
 8003c4a:	f001 fe0b 	bl	8005864 <getSensorValues>
	if(run_once == 'n')
 8003c4e:	4b11      	ldr	r3, [pc, #68]	; (8003c94 <systemControl+0x50>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	2b6e      	cmp	r3, #110	; 0x6e
 8003c54:	d119      	bne.n	8003c8a <systemControl+0x46>
	{
		//doseWater(100,100,100);
		run_once = 'y';
 8003c56:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <systemControl+0x50>)
 8003c58:	2279      	movs	r2, #121	; 0x79
 8003c5a:	701a      	strb	r2, [r3, #0]
		fanOn();
 8003c5c:	f7fd fbe6 	bl	800142c <fanOn>
		setFanSpeed(3.5,3.5,3.5);
 8003c60:	4a0d      	ldr	r2, [pc, #52]	; (8003c98 <systemControl+0x54>)
 8003c62:	490d      	ldr	r1, [pc, #52]	; (8003c98 <systemControl+0x54>)
 8003c64:	480c      	ldr	r0, [pc, #48]	; (8003c98 <systemControl+0x54>)
 8003c66:	f7fd fc51 	bl	800150c <setFanSpeed>
		setTimeDate(0x01, 0x08, 0x22, 0x19, 0x09, 0x00); // MUST BE HEX BUT NOT CONVERTED i,e,(the 22 day of the month is represented as 0x22 NOT 0x16) (month, day, year, hours, min, sec)
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	9301      	str	r3, [sp, #4]
 8003c6e:	2309      	movs	r3, #9
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	2319      	movs	r3, #25
 8003c74:	2222      	movs	r2, #34	; 0x22
 8003c76:	2108      	movs	r1, #8
 8003c78:	2001      	movs	r0, #1
 8003c7a:	f7fd faeb 	bl	8001254 <setTimeDate>
		setLightCyle(19, 9, 19, 10); 			   		 // MUST BE INT (start hour, start min, start sec, end hour, end min)
 8003c7e:	230a      	movs	r3, #10
 8003c80:	2213      	movs	r2, #19
 8003c82:	2109      	movs	r1, #9
 8003c84:	2013      	movs	r0, #19
 8003c86:	f000 f809 	bl	8003c9c <setLightCyle>
	}

	balancePhAndNutrient();
 8003c8a:	f7fe fcad 	bl	80025e8 <balancePhAndNutrient>
}
 8003c8e:	bf00      	nop
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200001cb 	.word	0x200001cb
 8003c98:	40600000 	.word	0x40600000

08003c9c <setLightCyle>:
	HAL_GPIO_WritePin(GPIOE,grow_light_Pin,GPIO_PIN_RESET);		// turn off grow light
	day_or_night = 0;											// it just turned to night time so set night status
}

void setLightCyle(uint8_t start_hour, uint8_t start_min, uint8_t end_hours, uint8_t end_min)
{
 8003c9c:	b490      	push	{r4, r7}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4604      	mov	r4, r0
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4623      	mov	r3, r4
 8003cac:	71fb      	strb	r3, [r7, #7]
 8003cae:	4603      	mov	r3, r0
 8003cb0:	71bb      	strb	r3, [r7, #6]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	717b      	strb	r3, [r7, #5]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	713b      	strb	r3, [r7, #4]
	light_on_time.Hours = start_hour;
 8003cba:	4a08      	ldr	r2, [pc, #32]	; (8003cdc <setLightCyle+0x40>)
 8003cbc:	79fb      	ldrb	r3, [r7, #7]
 8003cbe:	7013      	strb	r3, [r2, #0]
	light_on_time.Minutes = start_min;
 8003cc0:	4a06      	ldr	r2, [pc, #24]	; (8003cdc <setLightCyle+0x40>)
 8003cc2:	79bb      	ldrb	r3, [r7, #6]
 8003cc4:	7053      	strb	r3, [r2, #1]

	light_off_time.Hours = end_hours;
 8003cc6:	4a06      	ldr	r2, [pc, #24]	; (8003ce0 <setLightCyle+0x44>)
 8003cc8:	797b      	ldrb	r3, [r7, #5]
 8003cca:	7013      	strb	r3, [r2, #0]
	light_off_time.Minutes = end_min;
 8003ccc:	4a04      	ldr	r2, [pc, #16]	; (8003ce0 <setLightCyle+0x44>)
 8003cce:	793b      	ldrb	r3, [r7, #4]
 8003cd0:	7053      	strb	r3, [r2, #1]
}
 8003cd2:	bf00      	nop
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc90      	pop	{r4, r7}
 8003cda:	4770      	bx	lr
 8003cdc:	200053d4 	.word	0x200053d4
 8003ce0:	200053e0 	.word	0x200053e0

08003ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ce4:	b5b0      	push	{r4, r5, r7, lr}
 8003ce6:	b08e      	sub	sp, #56	; 0x38
 8003ce8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cea:	f002 fa9d 	bl	8006228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cee:	f000 f84b 	bl	8003d88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cf2:	f000 fb3d 	bl	8004370 <MX_GPIO_Init>
  MX_TIM1_Init();
 8003cf6:	f000 f999 	bl	800402c <MX_TIM1_Init>
  MX_TIM4_Init();
 8003cfa:	f000 fa43 	bl	8004184 <MX_TIM4_Init>
  MX_TIM10_Init();
 8003cfe:	f000 fa8f 	bl	8004220 <MX_TIM10_Init>
  MX_RTC_Init();
 8003d02:	f000 f901 	bl	8003f08 <MX_RTC_Init>
  MX_TIM12_Init();
 8003d06:	f000 fad9 	bl	80042bc <MX_TIM12_Init>
  MX_FATFS_Init();
 8003d0a:	f008 fdad 	bl	800c868 <MX_FATFS_Init>
  MX_DMA_Init();
 8003d0e:	f000 fb0f 	bl	8004330 <MX_DMA_Init>
  MX_ADC1_Init();
 8003d12:	f000 f899 	bl	8003e48 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
 // (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
//HAL_DMA_RegisterCallback(&hdma_adc2,HAL_DMA_XFER_CPLT_CB_ID,&DMATransferComplete);
HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&nutrient_ph_values, 80);
 8003d16:	2250      	movs	r2, #80	; 0x50
 8003d18:	4915      	ldr	r1, [pc, #84]	; (8003d70 <main+0x8c>)
 8003d1a:	4816      	ldr	r0, [pc, #88]	; (8003d74 <main+0x90>)
 8003d1c:	f002 fc6a 	bl	80065f4 <HAL_ADC_Start_DMA>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of BalanceWater */
  osThreadStaticDef(BalanceWater, StartBalanceWater, osPriorityNormal, 0, 3100, BalanceWaterBuffer, &BalanceWaterControlBlock);
 8003d20:	4b15      	ldr	r3, [pc, #84]	; (8003d78 <main+0x94>)
 8003d22:	f107 041c 	add.w	r4, r7, #28
 8003d26:	461d      	mov	r5, r3
 8003d28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d2c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BalanceWaterHandle = osThreadCreate(osThread(BalanceWater), NULL);
 8003d34:	f107 031c 	add.w	r3, r7, #28
 8003d38:	2100      	movs	r1, #0
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f00e ff71 	bl	8012c22 <osThreadCreate>
 8003d40:	4603      	mov	r3, r0
 8003d42:	4a0e      	ldr	r2, [pc, #56]	; (8003d7c <main+0x98>)
 8003d44:	6013      	str	r3, [r2, #0]

  /* definition and creation of WebAppCom */
  osThreadStaticDef(WebAppCom, StartWebAppCom, osPriorityNormal, 0, 1024, myTask02Buffer, &myTask02ControlBlock);
 8003d46:	4b0e      	ldr	r3, [pc, #56]	; (8003d80 <main+0x9c>)
 8003d48:	463c      	mov	r4, r7
 8003d4a:	461d      	mov	r5, r3
 8003d4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WebAppComHandle = osThreadCreate(osThread(WebAppCom), NULL);
 8003d58:	463b      	mov	r3, r7
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f00e ff60 	bl	8012c22 <osThreadCreate>
 8003d62:	4603      	mov	r3, r0
 8003d64:	4a07      	ldr	r2, [pc, #28]	; (8003d84 <main+0xa0>)
 8003d66:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8003d68:	f00e ff54 	bl	8012c14 <osKernelStart>
  GPIO_InitStruct.Pull = GPIO_NOPULL;


  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);*/

  while (1)
 8003d6c:	e7fe      	b.n	8003d6c <main+0x88>
 8003d6e:	bf00      	nop
 8003d70:	200053fc 	.word	0x200053fc
 8003d74:	200096bc 	.word	0x200096bc
 8003d78:	0801a848 	.word	0x0801a848
 8003d7c:	200094c0 	.word	0x200094c0
 8003d80:	0801a864 	.word	0x0801a864
 8003d84:	2000c774 	.word	0x2000c774

08003d88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b096      	sub	sp, #88	; 0x58
 8003d8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d92:	2230      	movs	r2, #48	; 0x30
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f012 f9ba 	bl	8016110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d9c:	f107 0314 	add.w	r3, r7, #20
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003dac:	463b      	mov	r3, r7
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	605a      	str	r2, [r3, #4]
 8003db4:	609a      	str	r2, [r3, #8]
 8003db6:	60da      	str	r2, [r3, #12]
 8003db8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003dba:	230a      	movs	r3, #10
 8003dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003dc2:	2310      	movs	r3, #16
 8003dc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003dd6:	23d8      	movs	r3, #216	; 0xd8
 8003dd8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8003dda:	2306      	movs	r3, #6
 8003ddc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8003dde:	2309      	movs	r3, #9
 8003de0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003de2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003de6:	4618      	mov	r0, r3
 8003de8:	f005 fb48 	bl	800947c <HAL_RCC_OscConfig>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8003df2:	f000 fbc9 	bl	8004588 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003df6:	230f      	movs	r3, #15
 8003df8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003e02:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003e06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003e08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e0e:	f107 0314 	add.w	r3, r7, #20
 8003e12:	2102      	movs	r1, #2
 8003e14:	4618      	mov	r0, r3
 8003e16:	f005 fd81 	bl	800991c <HAL_RCC_ClockConfig>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e20:	f000 fbb2 	bl	8004588 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003e24:	2304      	movs	r3, #4
 8003e26:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003e28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e2c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e2e:	463b      	mov	r3, r7
 8003e30:	4618      	mov	r0, r3
 8003e32:	f005 ff71 	bl	8009d18 <HAL_RCCEx_PeriphCLKConfig>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003e3c:	f000 fba4 	bl	8004588 <Error_Handler>
  }
}
 8003e40:	bf00      	nop
 8003e42:	3758      	adds	r7, #88	; 0x58
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003e4e:	463b      	mov	r3, r7
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	605a      	str	r2, [r3, #4]
 8003e56:	609a      	str	r2, [r3, #8]
 8003e58:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003e5a:	4b28      	ldr	r3, [pc, #160]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e5c:	4a28      	ldr	r2, [pc, #160]	; (8003f00 <MX_ADC1_Init+0xb8>)
 8003e5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003e60:	4b26      	ldr	r3, [pc, #152]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e62:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003e66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e68:	4b24      	ldr	r3, [pc, #144]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003e6e:	4b23      	ldr	r3, [pc, #140]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e74:	4b21      	ldr	r3, [pc, #132]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e7a:	4b20      	ldr	r3, [pc, #128]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e82:	4b1e      	ldr	r3, [pc, #120]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e88:	4b1c      	ldr	r3, [pc, #112]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e8a:	4a1e      	ldr	r2, [pc, #120]	; (8003f04 <MX_ADC1_Init+0xbc>)
 8003e8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e8e:	4b1b      	ldr	r3, [pc, #108]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003e94:	4b19      	ldr	r3, [pc, #100]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e96:	2202      	movs	r2, #2
 8003e98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003e9a:	4b18      	ldr	r3, [pc, #96]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ea2:	4b16      	ldr	r3, [pc, #88]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ea8:	4814      	ldr	r0, [pc, #80]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003eaa:	f002 fa1f 	bl	80062ec <HAL_ADC_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003eb4:	f000 fb68 	bl	8004588 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003eb8:	2305      	movs	r3, #5
 8003eba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003ec0:	2307      	movs	r3, #7
 8003ec2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ec4:	463b      	mov	r3, r7
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	480c      	ldr	r0, [pc, #48]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003eca:	f002 fc8d 	bl	80067e8 <HAL_ADC_ConfigChannel>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003ed4:	f000 fb58 	bl	8004588 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003ed8:	2304      	movs	r3, #4
 8003eda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003edc:	2302      	movs	r3, #2
 8003ede:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ee0:	463b      	mov	r3, r7
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4805      	ldr	r0, [pc, #20]	; (8003efc <MX_ADC1_Init+0xb4>)
 8003ee6:	f002 fc7f 	bl	80067e8 <HAL_ADC_ConfigChannel>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003ef0:	f000 fb4a 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	200096bc 	.word	0x200096bc
 8003f00:	40012000 	.word	0x40012000
 8003f04:	0f000001 	.word	0x0f000001

08003f08 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08c      	sub	sp, #48	; 0x30
 8003f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003f0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f12:	2200      	movs	r2, #0
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	605a      	str	r2, [r3, #4]
 8003f18:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	623b      	str	r3, [r7, #32]
  RTC_AlarmTypeDef sAlarm = {0};
 8003f1e:	1d3b      	adds	r3, r7, #4
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	609a      	str	r2, [r3, #8]
 8003f28:	60da      	str	r2, [r3, #12]
 8003f2a:	611a      	str	r2, [r3, #16]
 8003f2c:	615a      	str	r2, [r3, #20]
 8003f2e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003f30:	4b3c      	ldr	r3, [pc, #240]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f32:	4a3d      	ldr	r2, [pc, #244]	; (8004028 <MX_RTC_Init+0x120>)
 8003f34:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003f36:	4b3b      	ldr	r3, [pc, #236]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003f3c:	4b39      	ldr	r3, [pc, #228]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f3e:	227f      	movs	r2, #127	; 0x7f
 8003f40:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003f42:	4b38      	ldr	r3, [pc, #224]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f44:	22ff      	movs	r2, #255	; 0xff
 8003f46:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003f48:	4b36      	ldr	r3, [pc, #216]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f4e:	4b35      	ldr	r3, [pc, #212]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f54:	4b33      	ldr	r3, [pc, #204]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f5a:	4832      	ldr	r0, [pc, #200]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f5c:	f005 ffd2 	bl	8009f04 <HAL_RTC_Init>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8003f66:	f000 fb0f 	bl	8004588 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = 0x0;
 8003f70:	2300      	movs	r3, #0
 8003f72:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = 0x0;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003f80:	2300      	movs	r3, #0
 8003f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4825      	ldr	r0, [pc, #148]	; (8004024 <MX_RTC_Init+0x11c>)
 8003f8e:	f006 f843 	bl	800a018 <HAL_RTC_SetTime>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8003f98:	f000 faf6 	bl	8004588 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_JANUARY;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 0x1;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 0x0;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003fb4:	f107 0320 	add.w	r3, r7, #32
 8003fb8:	2201      	movs	r2, #1
 8003fba:	4619      	mov	r1, r3
 8003fbc:	4819      	ldr	r0, [pc, #100]	; (8004024 <MX_RTC_Init+0x11c>)
 8003fbe:	f006 f933 	bl	800a228 <HAL_RTC_SetDate>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8003fc8:	f000 fade 	bl	8004588 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmDateWeekDay = 0x1;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	763b      	strb	r3, [r7, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 8003fec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ff0:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003ff2:	1d3b      	adds	r3, r7, #4
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	480a      	ldr	r0, [pc, #40]	; (8004024 <MX_RTC_Init+0x11c>)
 8003ffa:	f006 fa04 	bl	800a406 <HAL_RTC_SetAlarm>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <MX_RTC_Init+0x100>
  {
    Error_Handler();
 8004004:	f000 fac0 	bl	8004588 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8004008:	2200      	movs	r2, #0
 800400a:	2100      	movs	r1, #0
 800400c:	4805      	ldr	r0, [pc, #20]	; (8004024 <MX_RTC_Init+0x11c>)
 800400e:	f006 fb8e 	bl	800a72e <HAL_RTCEx_SetWakeUpTimer>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8004018:	f000 fab6 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800401c:	bf00      	nop
 800401e:	3730      	adds	r7, #48	; 0x30
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	2000c7d8 	.word	0x2000c7d8
 8004028:	40002800 	.word	0x40002800

0800402c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b096      	sub	sp, #88	; 0x58
 8004030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004032:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	605a      	str	r2, [r3, #4]
 800403c:	609a      	str	r2, [r3, #8]
 800403e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004040:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800404a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800404e:	2200      	movs	r2, #0
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	605a      	str	r2, [r3, #4]
 8004054:	609a      	str	r2, [r3, #8]
 8004056:	60da      	str	r2, [r3, #12]
 8004058:	611a      	str	r2, [r3, #16]
 800405a:	615a      	str	r2, [r3, #20]
 800405c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800405e:	1d3b      	adds	r3, r7, #4
 8004060:	2220      	movs	r2, #32
 8004062:	2100      	movs	r1, #0
 8004064:	4618      	mov	r0, r3
 8004066:	f012 f853 	bl	8016110 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800406a:	4b44      	ldr	r3, [pc, #272]	; (800417c <MX_TIM1_Init+0x150>)
 800406c:	4a44      	ldr	r2, [pc, #272]	; (8004180 <MX_TIM1_Init+0x154>)
 800406e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004070:	4b42      	ldr	r3, [pc, #264]	; (800417c <MX_TIM1_Init+0x150>)
 8004072:	2200      	movs	r2, #0
 8004074:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004076:	4b41      	ldr	r3, [pc, #260]	; (800417c <MX_TIM1_Init+0x150>)
 8004078:	2200      	movs	r2, #0
 800407a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800407c:	4b3f      	ldr	r3, [pc, #252]	; (800417c <MX_TIM1_Init+0x150>)
 800407e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004082:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004084:	4b3d      	ldr	r3, [pc, #244]	; (800417c <MX_TIM1_Init+0x150>)
 8004086:	2200      	movs	r2, #0
 8004088:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800408a:	4b3c      	ldr	r3, [pc, #240]	; (800417c <MX_TIM1_Init+0x150>)
 800408c:	2200      	movs	r2, #0
 800408e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004090:	4b3a      	ldr	r3, [pc, #232]	; (800417c <MX_TIM1_Init+0x150>)
 8004092:	2280      	movs	r2, #128	; 0x80
 8004094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004096:	4839      	ldr	r0, [pc, #228]	; (800417c <MX_TIM1_Init+0x150>)
 8004098:	f006 fbdd 	bl	800a856 <HAL_TIM_Base_Init>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80040a2:	f000 fa71 	bl	8004588 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80040ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80040b0:	4619      	mov	r1, r3
 80040b2:	4832      	ldr	r0, [pc, #200]	; (800417c <MX_TIM1_Init+0x150>)
 80040b4:	f006 ff72 	bl	800af9c <HAL_TIM_ConfigClockSource>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80040be:	f000 fa63 	bl	8004588 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80040c2:	482e      	ldr	r0, [pc, #184]	; (800417c <MX_TIM1_Init+0x150>)
 80040c4:	f006 fc84 	bl	800a9d0 <HAL_TIM_PWM_Init>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80040ce:	f000 fa5b 	bl	8004588 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040d2:	2300      	movs	r3, #0
 80040d4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80040da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80040de:	4619      	mov	r1, r3
 80040e0:	4826      	ldr	r0, [pc, #152]	; (800417c <MX_TIM1_Init+0x150>)
 80040e2:	f007 fb47 	bl	800b774 <HAL_TIMEx_MasterConfigSynchronization>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80040ec:	f000 fa4c 	bl	8004588 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040f0:	2360      	movs	r3, #96	; 0x60
 80040f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040f8:	2300      	movs	r3, #0
 80040fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040fc:	2300      	movs	r3, #0
 80040fe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004100:	2304      	movs	r3, #4
 8004102:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004104:	2300      	movs	r3, #0
 8004106:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004108:	2300      	movs	r3, #0
 800410a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800410c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004110:	2200      	movs	r2, #0
 8004112:	4619      	mov	r1, r3
 8004114:	4819      	ldr	r0, [pc, #100]	; (800417c <MX_TIM1_Init+0x150>)
 8004116:	f006 fe83 	bl	800ae20 <HAL_TIM_PWM_ConfigChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004120:	f000 fa32 	bl	8004588 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004124:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004128:	2208      	movs	r2, #8
 800412a:	4619      	mov	r1, r3
 800412c:	4813      	ldr	r0, [pc, #76]	; (800417c <MX_TIM1_Init+0x150>)
 800412e:	f006 fe77 	bl	800ae20 <HAL_TIM_PWM_ConfigChannel>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004138:	f000 fa26 	bl	8004588 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800413c:	2300      	movs	r3, #0
 800413e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004140:	2300      	movs	r3, #0
 8004142:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004150:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004154:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800415a:	1d3b      	adds	r3, r7, #4
 800415c:	4619      	mov	r1, r3
 800415e:	4807      	ldr	r0, [pc, #28]	; (800417c <MX_TIM1_Init+0x150>)
 8004160:	f007 fb82 	bl	800b868 <HAL_TIMEx_ConfigBreakDeadTime>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800416a:	f000 fa0d 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800416e:	4803      	ldr	r0, [pc, #12]	; (800417c <MX_TIM1_Init+0x150>)
 8004170:	f001 fd28 	bl	8005bc4 <HAL_TIM_MspPostInit>

}
 8004174:	bf00      	nop
 8004176:	3758      	adds	r7, #88	; 0x58
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	2000c80c 	.word	0x2000c80c
 8004180:	40010000 	.word	0x40010000

08004184 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800418a:	f107 0308 	add.w	r3, r7, #8
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	605a      	str	r2, [r3, #4]
 8004194:	609a      	str	r2, [r3, #8]
 8004196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004198:	463b      	mov	r3, r7
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80041a0:	4b1d      	ldr	r3, [pc, #116]	; (8004218 <MX_TIM4_Init+0x94>)
 80041a2:	4a1e      	ldr	r2, [pc, #120]	; (800421c <MX_TIM4_Init+0x98>)
 80041a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36-1;
 80041a6:	4b1c      	ldr	r3, [pc, #112]	; (8004218 <MX_TIM4_Init+0x94>)
 80041a8:	2223      	movs	r2, #35	; 0x23
 80041aa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041ac:	4b1a      	ldr	r3, [pc, #104]	; (8004218 <MX_TIM4_Init+0x94>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 80041b2:	4b19      	ldr	r3, [pc, #100]	; (8004218 <MX_TIM4_Init+0x94>)
 80041b4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80041b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ba:	4b17      	ldr	r3, [pc, #92]	; (8004218 <MX_TIM4_Init+0x94>)
 80041bc:	2200      	movs	r2, #0
 80041be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041c0:	4b15      	ldr	r3, [pc, #84]	; (8004218 <MX_TIM4_Init+0x94>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80041c6:	4814      	ldr	r0, [pc, #80]	; (8004218 <MX_TIM4_Init+0x94>)
 80041c8:	f006 fb45 	bl	800a856 <HAL_TIM_Base_Init>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d001      	beq.n	80041d6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80041d2:	f000 f9d9 	bl	8004588 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80041dc:	f107 0308 	add.w	r3, r7, #8
 80041e0:	4619      	mov	r1, r3
 80041e2:	480d      	ldr	r0, [pc, #52]	; (8004218 <MX_TIM4_Init+0x94>)
 80041e4:	f006 feda 	bl	800af9c <HAL_TIM_ConfigClockSource>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80041ee:	f000 f9cb 	bl	8004588 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041f2:	2300      	movs	r3, #0
 80041f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80041fa:	463b      	mov	r3, r7
 80041fc:	4619      	mov	r1, r3
 80041fe:	4806      	ldr	r0, [pc, #24]	; (8004218 <MX_TIM4_Init+0x94>)
 8004200:	f007 fab8 	bl	800b774 <HAL_TIMEx_MasterConfigSynchronization>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800420a:	f000 f9bd 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800420e:	bf00      	nop
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	2000962c 	.word	0x2000962c
 800421c:	40000800 	.word	0x40000800

08004220 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b088      	sub	sp, #32
 8004224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004226:	1d3b      	adds	r3, r7, #4
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	60da      	str	r2, [r3, #12]
 8004232:	611a      	str	r2, [r3, #16]
 8004234:	615a      	str	r2, [r3, #20]
 8004236:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004238:	4b1e      	ldr	r3, [pc, #120]	; (80042b4 <MX_TIM10_Init+0x94>)
 800423a:	4a1f      	ldr	r2, [pc, #124]	; (80042b8 <MX_TIM10_Init+0x98>)
 800423c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800423e:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004240:	2200      	movs	r2, #0
 8004242:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004244:	4b1b      	ldr	r3, [pc, #108]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004246:	2200      	movs	r2, #0
 8004248:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800424a:	4b1a      	ldr	r3, [pc, #104]	; (80042b4 <MX_TIM10_Init+0x94>)
 800424c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004250:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004252:	4b18      	ldr	r3, [pc, #96]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004254:	2200      	movs	r2, #0
 8004256:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004258:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <MX_TIM10_Init+0x94>)
 800425a:	2280      	movs	r2, #128	; 0x80
 800425c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800425e:	4815      	ldr	r0, [pc, #84]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004260:	f006 faf9 	bl	800a856 <HAL_TIM_Base_Init>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800426a:	f000 f98d 	bl	8004588 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800426e:	4811      	ldr	r0, [pc, #68]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004270:	f006 fbae 	bl	800a9d0 <HAL_TIM_PWM_Init>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800427a:	f000 f985 	bl	8004588 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800427e:	2360      	movs	r3, #96	; 0x60
 8004280:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800428a:	2300      	movs	r3, #0
 800428c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800428e:	1d3b      	adds	r3, r7, #4
 8004290:	2200      	movs	r2, #0
 8004292:	4619      	mov	r1, r3
 8004294:	4807      	ldr	r0, [pc, #28]	; (80042b4 <MX_TIM10_Init+0x94>)
 8004296:	f006 fdc3 	bl	800ae20 <HAL_TIM_PWM_ConfigChannel>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80042a0:	f000 f972 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80042a4:	4803      	ldr	r0, [pc, #12]	; (80042b4 <MX_TIM10_Init+0x94>)
 80042a6:	f001 fc8d 	bl	8005bc4 <HAL_TIM_MspPostInit>

}
 80042aa:	bf00      	nop
 80042ac:	3720      	adds	r7, #32
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	20009674 	.word	0x20009674
 80042b8:	40014400 	.word	0x40014400

080042bc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042c2:	463b      	mov	r3, r7
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	609a      	str	r2, [r3, #8]
 80042cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80042ce:	4b16      	ldr	r3, [pc, #88]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042d0:	4a16      	ldr	r2, [pc, #88]	; (800432c <MX_TIM12_Init+0x70>)
 80042d2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1000;
 80042d4:	4b14      	ldr	r3, [pc, #80]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042da:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042dc:	4b12      	ldr	r3, [pc, #72]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042de:	2200      	movs	r2, #0
 80042e0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 36000;
 80042e2:	4b11      	ldr	r3, [pc, #68]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042e4:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 80042e8:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ea:	4b0f      	ldr	r3, [pc, #60]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042f0:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80042f6:	480c      	ldr	r0, [pc, #48]	; (8004328 <MX_TIM12_Init+0x6c>)
 80042f8:	f006 faad 	bl	800a856 <HAL_TIM_Base_Init>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8004302:	f000 f941 	bl	8004588 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004306:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800430a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800430c:	463b      	mov	r3, r7
 800430e:	4619      	mov	r1, r3
 8004310:	4805      	ldr	r0, [pc, #20]	; (8004328 <MX_TIM12_Init+0x6c>)
 8004312:	f006 fe43 	bl	800af9c <HAL_TIM_ConfigClockSource>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 800431c:	f000 f934 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	2000c854 	.word	0x2000c854
 800432c:	40001800 	.word	0x40001800

08004330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004336:	2300      	movs	r3, #0
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	4b0c      	ldr	r3, [pc, #48]	; (800436c <MX_DMA_Init+0x3c>)
 800433c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433e:	4a0b      	ldr	r2, [pc, #44]	; (800436c <MX_DMA_Init+0x3c>)
 8004340:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004344:	6313      	str	r3, [r2, #48]	; 0x30
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <MX_DMA_Init+0x3c>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800434e:	607b      	str	r3, [r7, #4]
 8004350:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8004352:	2200      	movs	r2, #0
 8004354:	2105      	movs	r1, #5
 8004356:	2038      	movs	r0, #56	; 0x38
 8004358:	f002 fdad 	bl	8006eb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800435c:	2038      	movs	r0, #56	; 0x38
 800435e:	f002 fdc6 	bl	8006eee <HAL_NVIC_EnableIRQ>

}
 8004362:	bf00      	nop
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40023800 	.word	0x40023800

08004370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08c      	sub	sp, #48	; 0x30
 8004374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004376:	f107 031c 	add.w	r3, r7, #28
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	605a      	str	r2, [r3, #4]
 8004380:	609a      	str	r2, [r3, #8]
 8004382:	60da      	str	r2, [r3, #12]
 8004384:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	61bb      	str	r3, [r7, #24]
 800438a:	4b5f      	ldr	r3, [pc, #380]	; (8004508 <MX_GPIO_Init+0x198>)
 800438c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438e:	4a5e      	ldr	r2, [pc, #376]	; (8004508 <MX_GPIO_Init+0x198>)
 8004390:	f043 0310 	orr.w	r3, r3, #16
 8004394:	6313      	str	r3, [r2, #48]	; 0x30
 8004396:	4b5c      	ldr	r3, [pc, #368]	; (8004508 <MX_GPIO_Init+0x198>)
 8004398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439a:	f003 0310 	and.w	r3, r3, #16
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	4b58      	ldr	r3, [pc, #352]	; (8004508 <MX_GPIO_Init+0x198>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	4a57      	ldr	r2, [pc, #348]	; (8004508 <MX_GPIO_Init+0x198>)
 80043ac:	f043 0320 	orr.w	r3, r3, #32
 80043b0:	6313      	str	r3, [r2, #48]	; 0x30
 80043b2:	4b55      	ldr	r3, [pc, #340]	; (8004508 <MX_GPIO_Init+0x198>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	f003 0320 	and.w	r3, r3, #32
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80043be:	2300      	movs	r3, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	4b51      	ldr	r3, [pc, #324]	; (8004508 <MX_GPIO_Init+0x198>)
 80043c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c6:	4a50      	ldr	r2, [pc, #320]	; (8004508 <MX_GPIO_Init+0x198>)
 80043c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043cc:	6313      	str	r3, [r2, #48]	; 0x30
 80043ce:	4b4e      	ldr	r3, [pc, #312]	; (8004508 <MX_GPIO_Init+0x198>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d6:	613b      	str	r3, [r7, #16]
 80043d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	4b4a      	ldr	r3, [pc, #296]	; (8004508 <MX_GPIO_Init+0x198>)
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	4a49      	ldr	r2, [pc, #292]	; (8004508 <MX_GPIO_Init+0x198>)
 80043e4:	f043 0304 	orr.w	r3, r3, #4
 80043e8:	6313      	str	r3, [r2, #48]	; 0x30
 80043ea:	4b47      	ldr	r3, [pc, #284]	; (8004508 <MX_GPIO_Init+0x198>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	60bb      	str	r3, [r7, #8]
 80043fa:	4b43      	ldr	r3, [pc, #268]	; (8004508 <MX_GPIO_Init+0x198>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	4a42      	ldr	r2, [pc, #264]	; (8004508 <MX_GPIO_Init+0x198>)
 8004400:	f043 0301 	orr.w	r3, r3, #1
 8004404:	6313      	str	r3, [r2, #48]	; 0x30
 8004406:	4b40      	ldr	r3, [pc, #256]	; (8004508 <MX_GPIO_Init+0x198>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	60bb      	str	r3, [r7, #8]
 8004410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004412:	2300      	movs	r3, #0
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	4b3c      	ldr	r3, [pc, #240]	; (8004508 <MX_GPIO_Init+0x198>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	4a3b      	ldr	r2, [pc, #236]	; (8004508 <MX_GPIO_Init+0x198>)
 800441c:	f043 0302 	orr.w	r3, r3, #2
 8004420:	6313      	str	r3, [r2, #48]	; 0x30
 8004422:	4b39      	ldr	r3, [pc, #228]	; (8004508 <MX_GPIO_Init+0x198>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	607b      	str	r3, [r7, #4]
 800442c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ph_up_pump_Pin|ph_down_pump_Pin|nutrient_pump_Pin|ph_up_enable_Pin
 800442e:	2201      	movs	r2, #1
 8004430:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 8004434:	4835      	ldr	r0, [pc, #212]	; (800450c <MX_GPIO_Init+0x19c>)
 8004436:	f003 fa8a 	bl	800794e <HAL_GPIO_WritePin>
                          |ph_down_enable_Pin|nutrient_enable_Pin|water_heat_cool_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800443a:	2200      	movs	r2, #0
 800443c:	2104      	movs	r1, #4
 800443e:	4834      	ldr	r0, [pc, #208]	; (8004510 <MX_GPIO_Init+0x1a0>)
 8004440:	f003 fa85 	bl	800794e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(water_temp_GPIO_Port, water_temp_Pin, GPIO_PIN_RESET);
 8004444:	2200      	movs	r2, #0
 8004446:	2104      	movs	r1, #4
 8004448:	4832      	ldr	r0, [pc, #200]	; (8004514 <MX_GPIO_Init+0x1a4>)
 800444a:	f003 fa80 	bl	800794e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, grow_light_Pin|water_pump_enable_Pin|water_heat_cool_enable_Pin, GPIO_PIN_RESET);
 800444e:	2200      	movs	r2, #0
 8004450:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8004454:	482d      	ldr	r0, [pc, #180]	; (800450c <MX_GPIO_Init+0x19c>)
 8004456:	f003 fa7a 	bl	800794e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ph_up_pump_Pin ph_down_pump_Pin nutrient_pump_Pin ph_up_enable_Pin
                           ph_down_enable_Pin nutrient_enable_Pin water_heat_cool_Pin */
  GPIO_InitStruct.Pin = ph_up_pump_Pin|ph_down_pump_Pin|nutrient_pump_Pin|ph_up_enable_Pin
 800445a:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 800445e:	61fb      	str	r3, [r7, #28]
                          |ph_down_enable_Pin|nutrient_enable_Pin|water_heat_cool_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004460:	2301      	movs	r3, #1
 8004462:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004464:	2300      	movs	r3, #0
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004468:	2303      	movs	r3, #3
 800446a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800446c:	f107 031c 	add.w	r3, r7, #28
 8004470:	4619      	mov	r1, r3
 8004472:	4826      	ldr	r0, [pc, #152]	; (800450c <MX_GPIO_Init+0x19c>)
 8004474:	f003 f8b6 	bl	80075e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004478:	2304      	movs	r3, #4
 800447a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800447c:	2301      	movs	r3, #1
 800447e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004480:	2300      	movs	r3, #0
 8004482:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004484:	2300      	movs	r3, #0
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004488:	f107 031c 	add.w	r3, r7, #28
 800448c:	4619      	mov	r1, r3
 800448e:	4820      	ldr	r0, [pc, #128]	; (8004510 <MX_GPIO_Init+0x1a0>)
 8004490:	f003 f8a8 	bl	80075e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004494:	2320      	movs	r3, #32
 8004496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004498:	2303      	movs	r3, #3
 800449a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449c:	2300      	movs	r3, #0
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044a0:	f107 031c 	add.w	r3, r7, #28
 80044a4:	4619      	mov	r1, r3
 80044a6:	481c      	ldr	r0, [pc, #112]	; (8004518 <MX_GPIO_Init+0x1a8>)
 80044a8:	f003 f89c 	bl	80075e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : water_temp_Pin */
  GPIO_InitStruct.Pin = water_temp_Pin;
 80044ac:	2304      	movs	r3, #4
 80044ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044b0:	2301      	movs	r3, #1
 80044b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b4:	2300      	movs	r3, #0
 80044b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044b8:	2300      	movs	r3, #0
 80044ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(water_temp_GPIO_Port, &GPIO_InitStruct);
 80044bc:	f107 031c 	add.w	r3, r7, #28
 80044c0:	4619      	mov	r1, r3
 80044c2:	4814      	ldr	r0, [pc, #80]	; (8004514 <MX_GPIO_Init+0x1a4>)
 80044c4:	f003 f88e 	bl	80075e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : grow_light_Pin water_pump_enable_Pin water_heat_cool_enable_Pin */
  GPIO_InitStruct.Pin = grow_light_Pin|water_pump_enable_Pin|water_heat_cool_enable_Pin;
 80044c8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80044cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044ce:	2301      	movs	r3, #1
 80044d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d2:	2300      	movs	r3, #0
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d6:	2300      	movs	r3, #0
 80044d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044da:	f107 031c 	add.w	r3, r7, #28
 80044de:	4619      	mov	r1, r3
 80044e0:	480a      	ldr	r0, [pc, #40]	; (800450c <MX_GPIO_Init+0x19c>)
 80044e2:	f003 f87f 	bl	80075e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : water_level_Pin */
  GPIO_InitStruct.Pin = water_level_Pin;
 80044e6:	2302      	movs	r3, #2
 80044e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044ea:	2300      	movs	r3, #0
 80044ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(water_level_GPIO_Port, &GPIO_InitStruct);
 80044f2:	f107 031c 	add.w	r3, r7, #28
 80044f6:	4619      	mov	r1, r3
 80044f8:	4804      	ldr	r0, [pc, #16]	; (800450c <MX_GPIO_Init+0x19c>)
 80044fa:	f003 f873 	bl	80075e4 <HAL_GPIO_Init>

}
 80044fe:	bf00      	nop
 8004500:	3730      	adds	r7, #48	; 0x30
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40023800 	.word	0x40023800
 800450c:	40021000 	.word	0x40021000
 8004510:	40020800 	.word	0x40020800
 8004514:	40020400 	.word	0x40020400
 8004518:	40020000 	.word	0x40020000

0800451c <HAL_ADC_ConvCpltCallback>:



char retrieved_ADC_values = 'n';
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
	retrieved_ADC_values = 'y';
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <HAL_ADC_ConvCpltCallback+0x18>)
 8004526:	2279      	movs	r2, #121	; 0x79
 8004528:	701a      	strb	r2, [r3, #0]
	//water_temp = readWaterTemp();

}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	bc80      	pop	{r7}
 8004532:	4770      	bx	lr
 8004534:	200001d2 	.word	0x200001d2

08004538 <StartBalanceWater>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBalanceWater */
void StartBalanceWater(void const * argument)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8004540:	f011 f964 	bl	801580c <MX_USB_HOST_Init>
  /* Infinite loop */
  for(;;)
  {

	 // MX_USB_HOST_Process();
	systemControl();
 8004544:	f7ff fb7e 	bl	8003c44 <systemControl>
    osDelay(1000);
 8004548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800454c:	f00e fbb5 	bl	8012cba <osDelay>
	systemControl();
 8004550:	e7f8      	b.n	8004544 <StartBalanceWater+0xc>

08004552 <StartWebAppCom>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWebAppCom */
void StartWebAppCom(void const * argument)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b082      	sub	sp, #8
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWebAppCom */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800455a:	2001      	movs	r0, #1
 800455c:	f00e fbad 	bl	8012cba <osDelay>
 8004560:	e7fb      	b.n	800455a <StartWebAppCom+0x8>
	...

08004564 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a04      	ldr	r2, [pc, #16]	; (8004584 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d101      	bne.n	800457a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004576:	f001 fe79 	bl	800626c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800457a:	bf00      	nop
 800457c:	3708      	adds	r7, #8
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40001000 	.word	0x40001000

08004588 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800458c:	b672      	cpsid	i
}
 800458e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004590:	e7fe      	b.n	8004590 <Error_Handler+0x8>

08004592 <doseWater>:
#include "hydro_control_loop.h"
double pH_up_volume = 0;
double pH_down_volume = 0;
double nutrient_volume = 0;
void doseWater(float acid_ml, float base_ml, float nutrient_ml)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b088      	sub	sp, #32
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
	int ph_down_steps = calc_dose_steps(acid_ml);
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f7fb ff8c 	bl	80004bc <__aeabi_f2d>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4610      	mov	r0, r2
 80045aa:	4619      	mov	r1, r3
 80045ac:	f000 fd48 	bl	8005040 <calc_dose_steps>
 80045b0:	61f8      	str	r0, [r7, #28]
	int ph_up_steps = calc_dose_steps(base_ml);
 80045b2:	68b8      	ldr	r0, [r7, #8]
 80045b4:	f7fb ff82 	bl	80004bc <__aeabi_f2d>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	4610      	mov	r0, r2
 80045be:	4619      	mov	r1, r3
 80045c0:	f000 fd3e 	bl	8005040 <calc_dose_steps>
 80045c4:	61b8      	str	r0, [r7, #24]
	int nutrient_steps = calc_dose_steps(nutrient_ml);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fb ff78 	bl	80004bc <__aeabi_f2d>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4610      	mov	r0, r2
 80045d2:	4619      	mov	r1, r3
 80045d4:	f000 fd34 	bl	8005040 <calc_dose_steps>
 80045d8:	6178      	str	r0, [r7, #20]
	step(nutrient_steps,ph_up_steps, ph_down_steps);
 80045da:	69fa      	ldr	r2, [r7, #28]
 80045dc:	69b9      	ldr	r1, [r7, #24]
 80045de:	6978      	ldr	r0, [r7, #20]
 80045e0:	f000 ff04 	bl	80053ec <step>
}
 80045e4:	bf00      	nop
 80045e6:	3720      	adds	r7, #32
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	0000      	movs	r0, r0
	...

080045f0 <calcPhUpDose>:
//max_pH_up_dose = 1.0, max_pH_down_dose = 1.0, max_nutrient_dose = 50
double d  = 0;
double calcPhUpDose(double pH_set_val, double TDS_set_val)      // following dose methods return a double in milliliters.
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80045fa:	e9c7 2300 	strd	r2, r3, [r7]
	pH_up_volume =  0; // set dose to the minimum
 80045fe:	4996      	ldr	r1, [pc, #600]	; (8004858 <calcPhUpDose+0x268>)
 8004600:	f04f 0200 	mov.w	r2, #0
 8004604:	f04f 0300 	mov.w	r3, #0
 8004608:	e9c1 2300 	strd	r2, r3, [r1]

	for(d = 0; (d < pH_set_val-pH) && (pH_up_volume < max_pH_up_dose) && (TDS < 150); d += 0.01)			     	  pH_up_volume += (double) max_pH_up_dose/800.0;
 800460c:	4993      	ldr	r1, [pc, #588]	; (800485c <calcPhUpDose+0x26c>)
 800460e:	f04f 0200 	mov.w	r2, #0
 8004612:	f04f 0300 	mov.w	r3, #0
 8004616:	e9c1 2300 	strd	r2, r3, [r1]
 800461a:	e022      	b.n	8004662 <calcPhUpDose+0x72>
 800461c:	4b90      	ldr	r3, [pc, #576]	; (8004860 <calcPhUpDose+0x270>)
 800461e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004622:	f04f 0200 	mov.w	r2, #0
 8004626:	4b8f      	ldr	r3, [pc, #572]	; (8004864 <calcPhUpDose+0x274>)
 8004628:	f7fc f8ca 	bl	80007c0 <__aeabi_ddiv>
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	4610      	mov	r0, r2
 8004632:	4619      	mov	r1, r3
 8004634:	4b88      	ldr	r3, [pc, #544]	; (8004858 <calcPhUpDose+0x268>)
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f7fb fde1 	bl	8000200 <__adddf3>
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	4985      	ldr	r1, [pc, #532]	; (8004858 <calcPhUpDose+0x268>)
 8004644:	e9c1 2300 	strd	r2, r3, [r1]
 8004648:	4b84      	ldr	r3, [pc, #528]	; (800485c <calcPhUpDose+0x26c>)
 800464a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800464e:	a37c      	add	r3, pc, #496	; (adr r3, 8004840 <calcPhUpDose+0x250>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f7fb fdd4 	bl	8000200 <__adddf3>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	497f      	ldr	r1, [pc, #508]	; (800485c <calcPhUpDose+0x26c>)
 800465e:	e9c1 2300 	strd	r2, r3, [r1]
 8004662:	4b81      	ldr	r3, [pc, #516]	; (8004868 <calcPhUpDose+0x278>)
 8004664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004668:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800466c:	f7fb fdc6 	bl	80001fc <__aeabi_dsub>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	4610      	mov	r0, r2
 8004676:	4619      	mov	r1, r3
 8004678:	4b78      	ldr	r3, [pc, #480]	; (800485c <calcPhUpDose+0x26c>)
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f7fc fa05 	bl	8000a8c <__aeabi_dcmpgt>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d015      	beq.n	80046b4 <calcPhUpDose+0xc4>
 8004688:	4b73      	ldr	r3, [pc, #460]	; (8004858 <calcPhUpDose+0x268>)
 800468a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800468e:	4b74      	ldr	r3, [pc, #464]	; (8004860 <calcPhUpDose+0x270>)
 8004690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004694:	f7fc f9dc 	bl	8000a50 <__aeabi_dcmplt>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00a      	beq.n	80046b4 <calcPhUpDose+0xc4>
 800469e:	4b73      	ldr	r3, [pc, #460]	; (800486c <calcPhUpDose+0x27c>)
 80046a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046a4:	a368      	add	r3, pc, #416	; (adr r3, 8004848 <calcPhUpDose+0x258>)
 80046a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046aa:	f7fc f9d1 	bl	8000a50 <__aeabi_dcmplt>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1b3      	bne.n	800461c <calcPhUpDose+0x2c>
	for(d = 0; (d < pH_set_val-pH) && (pH_up_volume < max_pH_up_dose) && (TDS >= 150) && (TDS < 300); d += 0.01) 	  pH_up_volume += (double) max_pH_up_dose/600.0;
 80046b4:	4969      	ldr	r1, [pc, #420]	; (800485c <calcPhUpDose+0x26c>)
 80046b6:	f04f 0200 	mov.w	r2, #0
 80046ba:	f04f 0300 	mov.w	r3, #0
 80046be:	e9c1 2300 	strd	r2, r3, [r1]
 80046c2:	e022      	b.n	800470a <calcPhUpDose+0x11a>
 80046c4:	4b66      	ldr	r3, [pc, #408]	; (8004860 <calcPhUpDose+0x270>)
 80046c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046ca:	f04f 0200 	mov.w	r2, #0
 80046ce:	4b68      	ldr	r3, [pc, #416]	; (8004870 <calcPhUpDose+0x280>)
 80046d0:	f7fc f876 	bl	80007c0 <__aeabi_ddiv>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4610      	mov	r0, r2
 80046da:	4619      	mov	r1, r3
 80046dc:	4b5e      	ldr	r3, [pc, #376]	; (8004858 <calcPhUpDose+0x268>)
 80046de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e2:	f7fb fd8d 	bl	8000200 <__adddf3>
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	495b      	ldr	r1, [pc, #364]	; (8004858 <calcPhUpDose+0x268>)
 80046ec:	e9c1 2300 	strd	r2, r3, [r1]
 80046f0:	4b5a      	ldr	r3, [pc, #360]	; (800485c <calcPhUpDose+0x26c>)
 80046f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046f6:	a352      	add	r3, pc, #328	; (adr r3, 8004840 <calcPhUpDose+0x250>)
 80046f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fc:	f7fb fd80 	bl	8000200 <__adddf3>
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	4955      	ldr	r1, [pc, #340]	; (800485c <calcPhUpDose+0x26c>)
 8004706:	e9c1 2300 	strd	r2, r3, [r1]
 800470a:	4b57      	ldr	r3, [pc, #348]	; (8004868 <calcPhUpDose+0x278>)
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004714:	f7fb fd72 	bl	80001fc <__aeabi_dsub>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4610      	mov	r0, r2
 800471e:	4619      	mov	r1, r3
 8004720:	4b4e      	ldr	r3, [pc, #312]	; (800485c <calcPhUpDose+0x26c>)
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	f7fc f9b1 	bl	8000a8c <__aeabi_dcmpgt>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d020      	beq.n	8004772 <calcPhUpDose+0x182>
 8004730:	4b49      	ldr	r3, [pc, #292]	; (8004858 <calcPhUpDose+0x268>)
 8004732:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004736:	4b4a      	ldr	r3, [pc, #296]	; (8004860 <calcPhUpDose+0x270>)
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	f7fc f988 	bl	8000a50 <__aeabi_dcmplt>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d015      	beq.n	8004772 <calcPhUpDose+0x182>
 8004746:	4b49      	ldr	r3, [pc, #292]	; (800486c <calcPhUpDose+0x27c>)
 8004748:	e9d3 0100 	ldrd	r0, r1, [r3]
 800474c:	a33e      	add	r3, pc, #248	; (adr r3, 8004848 <calcPhUpDose+0x258>)
 800474e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004752:	f7fc f991 	bl	8000a78 <__aeabi_dcmpge>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <calcPhUpDose+0x182>
 800475c:	4b43      	ldr	r3, [pc, #268]	; (800486c <calcPhUpDose+0x27c>)
 800475e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004762:	a33b      	add	r3, pc, #236	; (adr r3, 8004850 <calcPhUpDose+0x260>)
 8004764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004768:	f7fc f972 	bl	8000a50 <__aeabi_dcmplt>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1a8      	bne.n	80046c4 <calcPhUpDose+0xd4>
	for(d = 0; (d < pH_set_val-pH) && (pH_up_volume < max_pH_up_dose) && (TDS >= 300) && (TDS < 600); d += 0.01) 	  pH_up_volume += (double) max_pH_up_dose/120.0;
 8004772:	493a      	ldr	r1, [pc, #232]	; (800485c <calcPhUpDose+0x26c>)
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	f04f 0300 	mov.w	r3, #0
 800477c:	e9c1 2300 	strd	r2, r3, [r1]
 8004780:	e022      	b.n	80047c8 <calcPhUpDose+0x1d8>
 8004782:	4b37      	ldr	r3, [pc, #220]	; (8004860 <calcPhUpDose+0x270>)
 8004784:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	4b39      	ldr	r3, [pc, #228]	; (8004874 <calcPhUpDose+0x284>)
 800478e:	f7fc f817 	bl	80007c0 <__aeabi_ddiv>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4610      	mov	r0, r2
 8004798:	4619      	mov	r1, r3
 800479a:	4b2f      	ldr	r3, [pc, #188]	; (8004858 <calcPhUpDose+0x268>)
 800479c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a0:	f7fb fd2e 	bl	8000200 <__adddf3>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	492b      	ldr	r1, [pc, #172]	; (8004858 <calcPhUpDose+0x268>)
 80047aa:	e9c1 2300 	strd	r2, r3, [r1]
 80047ae:	4b2b      	ldr	r3, [pc, #172]	; (800485c <calcPhUpDose+0x26c>)
 80047b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047b4:	a322      	add	r3, pc, #136	; (adr r3, 8004840 <calcPhUpDose+0x250>)
 80047b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ba:	f7fb fd21 	bl	8000200 <__adddf3>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4926      	ldr	r1, [pc, #152]	; (800485c <calcPhUpDose+0x26c>)
 80047c4:	e9c1 2300 	strd	r2, r3, [r1]
 80047c8:	4b27      	ldr	r3, [pc, #156]	; (8004868 <calcPhUpDose+0x278>)
 80047ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80047d2:	f7fb fd13 	bl	80001fc <__aeabi_dsub>
 80047d6:	4602      	mov	r2, r0
 80047d8:	460b      	mov	r3, r1
 80047da:	4610      	mov	r0, r2
 80047dc:	4619      	mov	r1, r3
 80047de:	4b1f      	ldr	r3, [pc, #124]	; (800485c <calcPhUpDose+0x26c>)
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f7fc f952 	bl	8000a8c <__aeabi_dcmpgt>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d020      	beq.n	8004830 <calcPhUpDose+0x240>
 80047ee:	4b1a      	ldr	r3, [pc, #104]	; (8004858 <calcPhUpDose+0x268>)
 80047f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047f4:	4b1a      	ldr	r3, [pc, #104]	; (8004860 <calcPhUpDose+0x270>)
 80047f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fa:	f7fc f929 	bl	8000a50 <__aeabi_dcmplt>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d015      	beq.n	8004830 <calcPhUpDose+0x240>
 8004804:	4b19      	ldr	r3, [pc, #100]	; (800486c <calcPhUpDose+0x27c>)
 8004806:	e9d3 0100 	ldrd	r0, r1, [r3]
 800480a:	a311      	add	r3, pc, #68	; (adr r3, 8004850 <calcPhUpDose+0x260>)
 800480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004810:	f7fc f932 	bl	8000a78 <__aeabi_dcmpge>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <calcPhUpDose+0x240>
 800481a:	4b14      	ldr	r3, [pc, #80]	; (800486c <calcPhUpDose+0x27c>)
 800481c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	4b12      	ldr	r3, [pc, #72]	; (8004870 <calcPhUpDose+0x280>)
 8004826:	f7fc f913 	bl	8000a50 <__aeabi_dcmplt>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1a8      	bne.n	8004782 <calcPhUpDose+0x192>
	for(d = 0; (d < pH_set_val-pH) && (pH_up_volume < max_pH_up_dose) && (TDS >= 600); d += 0.01) 				 	  pH_up_volume += (double) max_pH_up_dose/50.0;
 8004830:	490a      	ldr	r1, [pc, #40]	; (800485c <calcPhUpDose+0x26c>)
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	e9c1 2300 	strd	r2, r3, [r1]
 800483e:	e03e      	b.n	80048be <calcPhUpDose+0x2ce>
 8004840:	47ae147b 	.word	0x47ae147b
 8004844:	3f847ae1 	.word	0x3f847ae1
 8004848:	00000000 	.word	0x00000000
 800484c:	4062c000 	.word	0x4062c000
 8004850:	00000000 	.word	0x00000000
 8004854:	4072c000 	.word	0x4072c000
 8004858:	20005550 	.word	0x20005550
 800485c:	20005568 	.word	0x20005568
 8004860:	20000018 	.word	0x20000018
 8004864:	40890000 	.word	0x40890000
 8004868:	200017b0 	.word	0x200017b0
 800486c:	200017a8 	.word	0x200017a8
 8004870:	4082c000 	.word	0x4082c000
 8004874:	405e0000 	.word	0x405e0000
 8004878:	4b2b      	ldr	r3, [pc, #172]	; (8004928 <calcPhUpDose+0x338>)
 800487a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	4b2a      	ldr	r3, [pc, #168]	; (800492c <calcPhUpDose+0x33c>)
 8004884:	f7fb ff9c 	bl	80007c0 <__aeabi_ddiv>
 8004888:	4602      	mov	r2, r0
 800488a:	460b      	mov	r3, r1
 800488c:	4610      	mov	r0, r2
 800488e:	4619      	mov	r1, r3
 8004890:	4b27      	ldr	r3, [pc, #156]	; (8004930 <calcPhUpDose+0x340>)
 8004892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004896:	f7fb fcb3 	bl	8000200 <__adddf3>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4924      	ldr	r1, [pc, #144]	; (8004930 <calcPhUpDose+0x340>)
 80048a0:	e9c1 2300 	strd	r2, r3, [r1]
 80048a4:	4b23      	ldr	r3, [pc, #140]	; (8004934 <calcPhUpDose+0x344>)
 80048a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80048aa:	a31d      	add	r3, pc, #116	; (adr r3, 8004920 <calcPhUpDose+0x330>)
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f7fb fca6 	bl	8000200 <__adddf3>
 80048b4:	4602      	mov	r2, r0
 80048b6:	460b      	mov	r3, r1
 80048b8:	491e      	ldr	r1, [pc, #120]	; (8004934 <calcPhUpDose+0x344>)
 80048ba:	e9c1 2300 	strd	r2, r3, [r1]
 80048be:	4b1e      	ldr	r3, [pc, #120]	; (8004938 <calcPhUpDose+0x348>)
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048c8:	f7fb fc98 	bl	80001fc <__aeabi_dsub>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4610      	mov	r0, r2
 80048d2:	4619      	mov	r1, r3
 80048d4:	4b17      	ldr	r3, [pc, #92]	; (8004934 <calcPhUpDose+0x344>)
 80048d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048da:	f7fc f8d7 	bl	8000a8c <__aeabi_dcmpgt>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d015      	beq.n	8004910 <calcPhUpDose+0x320>
 80048e4:	4b12      	ldr	r3, [pc, #72]	; (8004930 <calcPhUpDose+0x340>)
 80048e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80048ea:	4b0f      	ldr	r3, [pc, #60]	; (8004928 <calcPhUpDose+0x338>)
 80048ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f0:	f7fc f8ae 	bl	8000a50 <__aeabi_dcmplt>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <calcPhUpDose+0x320>
 80048fa:	4b10      	ldr	r3, [pc, #64]	; (800493c <calcPhUpDose+0x34c>)
 80048fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	4b0e      	ldr	r3, [pc, #56]	; (8004940 <calcPhUpDose+0x350>)
 8004906:	f7fc f8b7 	bl	8000a78 <__aeabi_dcmpge>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1b3      	bne.n	8004878 <calcPhUpDose+0x288>
	return pH_up_volume;
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <calcPhUpDose+0x340>)
 8004912:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8004916:	4610      	mov	r0, r2
 8004918:	4619      	mov	r1, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	47ae147b 	.word	0x47ae147b
 8004924:	3f847ae1 	.word	0x3f847ae1
 8004928:	20000018 	.word	0x20000018
 800492c:	40490000 	.word	0x40490000
 8004930:	20005550 	.word	0x20005550
 8004934:	20005568 	.word	0x20005568
 8004938:	200017b0 	.word	0x200017b0
 800493c:	200017a8 	.word	0x200017a8
 8004940:	4082c000 	.word	0x4082c000
 8004944:	00000000 	.word	0x00000000

08004948 <calcPhDownDose>:

double calcPhDownDose(double pH_set_val, double TDS_set_val)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004952:	e9c7 2300 	strd	r2, r3, [r7]
	pH_down_volume =  0;
 8004956:	4996      	ldr	r1, [pc, #600]	; (8004bb0 <calcPhDownDose+0x268>)
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	e9c1 2300 	strd	r2, r3, [r1]

	for(d = 0; (d < pH-pH_set_val) && (pH_down_volume < max_pH_down_dose) && (TDS < 150); d += 0.01)			      pH_down_volume += (double) max_pH_down_dose/800.0;
 8004964:	4993      	ldr	r1, [pc, #588]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004966:	f04f 0200 	mov.w	r2, #0
 800496a:	f04f 0300 	mov.w	r3, #0
 800496e:	e9c1 2300 	strd	r2, r3, [r1]
 8004972:	e022      	b.n	80049ba <calcPhDownDose+0x72>
 8004974:	4b90      	ldr	r3, [pc, #576]	; (8004bb8 <calcPhDownDose+0x270>)
 8004976:	e9d3 0100 	ldrd	r0, r1, [r3]
 800497a:	f04f 0200 	mov.w	r2, #0
 800497e:	4b8f      	ldr	r3, [pc, #572]	; (8004bbc <calcPhDownDose+0x274>)
 8004980:	f7fb ff1e 	bl	80007c0 <__aeabi_ddiv>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	4b88      	ldr	r3, [pc, #544]	; (8004bb0 <calcPhDownDose+0x268>)
 800498e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004992:	f7fb fc35 	bl	8000200 <__adddf3>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	4985      	ldr	r1, [pc, #532]	; (8004bb0 <calcPhDownDose+0x268>)
 800499c:	e9c1 2300 	strd	r2, r3, [r1]
 80049a0:	4b84      	ldr	r3, [pc, #528]	; (8004bb4 <calcPhDownDose+0x26c>)
 80049a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049a6:	a37c      	add	r3, pc, #496	; (adr r3, 8004b98 <calcPhDownDose+0x250>)
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	f7fb fc28 	bl	8000200 <__adddf3>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	497f      	ldr	r1, [pc, #508]	; (8004bb4 <calcPhDownDose+0x26c>)
 80049b6:	e9c1 2300 	strd	r2, r3, [r1]
 80049ba:	4b81      	ldr	r3, [pc, #516]	; (8004bc0 <calcPhDownDose+0x278>)
 80049bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049c4:	f7fb fc1a 	bl	80001fc <__aeabi_dsub>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4610      	mov	r0, r2
 80049ce:	4619      	mov	r1, r3
 80049d0:	4b78      	ldr	r3, [pc, #480]	; (8004bb4 <calcPhDownDose+0x26c>)
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	f7fc f859 	bl	8000a8c <__aeabi_dcmpgt>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d015      	beq.n	8004a0c <calcPhDownDose+0xc4>
 80049e0:	4b73      	ldr	r3, [pc, #460]	; (8004bb0 <calcPhDownDose+0x268>)
 80049e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049e6:	4b74      	ldr	r3, [pc, #464]	; (8004bb8 <calcPhDownDose+0x270>)
 80049e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ec:	f7fc f830 	bl	8000a50 <__aeabi_dcmplt>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00a      	beq.n	8004a0c <calcPhDownDose+0xc4>
 80049f6:	4b73      	ldr	r3, [pc, #460]	; (8004bc4 <calcPhDownDose+0x27c>)
 80049f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049fc:	a368      	add	r3, pc, #416	; (adr r3, 8004ba0 <calcPhDownDose+0x258>)
 80049fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a02:	f7fc f825 	bl	8000a50 <__aeabi_dcmplt>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1b3      	bne.n	8004974 <calcPhDownDose+0x2c>
	for(d = 0; (d < pH-pH_set_val) && (pH_down_volume < max_pH_down_dose) && (TDS >= 150) && (TDS < 300); d += 0.01)  pH_down_volume += (double) max_pH_down_dose/600.0;
 8004a0c:	4969      	ldr	r1, [pc, #420]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	e9c1 2300 	strd	r2, r3, [r1]
 8004a1a:	e022      	b.n	8004a62 <calcPhDownDose+0x11a>
 8004a1c:	4b66      	ldr	r3, [pc, #408]	; (8004bb8 <calcPhDownDose+0x270>)
 8004a1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	4b68      	ldr	r3, [pc, #416]	; (8004bc8 <calcPhDownDose+0x280>)
 8004a28:	f7fb feca 	bl	80007c0 <__aeabi_ddiv>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	460b      	mov	r3, r1
 8004a30:	4610      	mov	r0, r2
 8004a32:	4619      	mov	r1, r3
 8004a34:	4b5e      	ldr	r3, [pc, #376]	; (8004bb0 <calcPhDownDose+0x268>)
 8004a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3a:	f7fb fbe1 	bl	8000200 <__adddf3>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	460b      	mov	r3, r1
 8004a42:	495b      	ldr	r1, [pc, #364]	; (8004bb0 <calcPhDownDose+0x268>)
 8004a44:	e9c1 2300 	strd	r2, r3, [r1]
 8004a48:	4b5a      	ldr	r3, [pc, #360]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004a4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a4e:	a352      	add	r3, pc, #328	; (adr r3, 8004b98 <calcPhDownDose+0x250>)
 8004a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a54:	f7fb fbd4 	bl	8000200 <__adddf3>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4955      	ldr	r1, [pc, #340]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004a5e:	e9c1 2300 	strd	r2, r3, [r1]
 8004a62:	4b57      	ldr	r3, [pc, #348]	; (8004bc0 <calcPhDownDose+0x278>)
 8004a64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a6c:	f7fb fbc6 	bl	80001fc <__aeabi_dsub>
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	4610      	mov	r0, r2
 8004a76:	4619      	mov	r1, r3
 8004a78:	4b4e      	ldr	r3, [pc, #312]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7e:	f7fc f805 	bl	8000a8c <__aeabi_dcmpgt>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d020      	beq.n	8004aca <calcPhDownDose+0x182>
 8004a88:	4b49      	ldr	r3, [pc, #292]	; (8004bb0 <calcPhDownDose+0x268>)
 8004a8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a8e:	4b4a      	ldr	r3, [pc, #296]	; (8004bb8 <calcPhDownDose+0x270>)
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f7fb ffdc 	bl	8000a50 <__aeabi_dcmplt>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d015      	beq.n	8004aca <calcPhDownDose+0x182>
 8004a9e:	4b49      	ldr	r3, [pc, #292]	; (8004bc4 <calcPhDownDose+0x27c>)
 8004aa0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004aa4:	a33e      	add	r3, pc, #248	; (adr r3, 8004ba0 <calcPhDownDose+0x258>)
 8004aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aaa:	f7fb ffe5 	bl	8000a78 <__aeabi_dcmpge>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00a      	beq.n	8004aca <calcPhDownDose+0x182>
 8004ab4:	4b43      	ldr	r3, [pc, #268]	; (8004bc4 <calcPhDownDose+0x27c>)
 8004ab6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004aba:	a33b      	add	r3, pc, #236	; (adr r3, 8004ba8 <calcPhDownDose+0x260>)
 8004abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac0:	f7fb ffc6 	bl	8000a50 <__aeabi_dcmplt>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1a8      	bne.n	8004a1c <calcPhDownDose+0xd4>
	for(d = 0; (d < pH-pH_set_val) && (pH_down_volume < max_pH_down_dose) && (TDS >= 300) && (TDS < 600); d += 0.01)  pH_down_volume += (double) max_pH_down_dose/120.0;
 8004aca:	493a      	ldr	r1, [pc, #232]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9c1 2300 	strd	r2, r3, [r1]
 8004ad8:	e022      	b.n	8004b20 <calcPhDownDose+0x1d8>
 8004ada:	4b37      	ldr	r3, [pc, #220]	; (8004bb8 <calcPhDownDose+0x270>)
 8004adc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ae0:	f04f 0200 	mov.w	r2, #0
 8004ae4:	4b39      	ldr	r3, [pc, #228]	; (8004bcc <calcPhDownDose+0x284>)
 8004ae6:	f7fb fe6b 	bl	80007c0 <__aeabi_ddiv>
 8004aea:	4602      	mov	r2, r0
 8004aec:	460b      	mov	r3, r1
 8004aee:	4610      	mov	r0, r2
 8004af0:	4619      	mov	r1, r3
 8004af2:	4b2f      	ldr	r3, [pc, #188]	; (8004bb0 <calcPhDownDose+0x268>)
 8004af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af8:	f7fb fb82 	bl	8000200 <__adddf3>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	492b      	ldr	r1, [pc, #172]	; (8004bb0 <calcPhDownDose+0x268>)
 8004b02:	e9c1 2300 	strd	r2, r3, [r1]
 8004b06:	4b2b      	ldr	r3, [pc, #172]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004b08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b0c:	a322      	add	r3, pc, #136	; (adr r3, 8004b98 <calcPhDownDose+0x250>)
 8004b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b12:	f7fb fb75 	bl	8000200 <__adddf3>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4926      	ldr	r1, [pc, #152]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004b1c:	e9c1 2300 	strd	r2, r3, [r1]
 8004b20:	4b27      	ldr	r3, [pc, #156]	; (8004bc0 <calcPhDownDose+0x278>)
 8004b22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b2a:	f7fb fb67 	bl	80001fc <__aeabi_dsub>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	4610      	mov	r0, r2
 8004b34:	4619      	mov	r1, r3
 8004b36:	4b1f      	ldr	r3, [pc, #124]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f7fb ffa6 	bl	8000a8c <__aeabi_dcmpgt>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d020      	beq.n	8004b88 <calcPhDownDose+0x240>
 8004b46:	4b1a      	ldr	r3, [pc, #104]	; (8004bb0 <calcPhDownDose+0x268>)
 8004b48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b4c:	4b1a      	ldr	r3, [pc, #104]	; (8004bb8 <calcPhDownDose+0x270>)
 8004b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b52:	f7fb ff7d 	bl	8000a50 <__aeabi_dcmplt>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d015      	beq.n	8004b88 <calcPhDownDose+0x240>
 8004b5c:	4b19      	ldr	r3, [pc, #100]	; (8004bc4 <calcPhDownDose+0x27c>)
 8004b5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b62:	a311      	add	r3, pc, #68	; (adr r3, 8004ba8 <calcPhDownDose+0x260>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f7fb ff86 	bl	8000a78 <__aeabi_dcmpge>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00a      	beq.n	8004b88 <calcPhDownDose+0x240>
 8004b72:	4b14      	ldr	r3, [pc, #80]	; (8004bc4 <calcPhDownDose+0x27c>)
 8004b74:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	4b12      	ldr	r3, [pc, #72]	; (8004bc8 <calcPhDownDose+0x280>)
 8004b7e:	f7fb ff67 	bl	8000a50 <__aeabi_dcmplt>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1a8      	bne.n	8004ada <calcPhDownDose+0x192>
	for(d = 0; (d < pH-pH_set_val) && (pH_down_volume < max_pH_down_dose) && (TDS >= 600); d += 0.01)		  		  pH_down_volume += (double) max_pH_down_dose/50.0;
 8004b88:	490a      	ldr	r1, [pc, #40]	; (8004bb4 <calcPhDownDose+0x26c>)
 8004b8a:	f04f 0200 	mov.w	r2, #0
 8004b8e:	f04f 0300 	mov.w	r3, #0
 8004b92:	e9c1 2300 	strd	r2, r3, [r1]
 8004b96:	e03e      	b.n	8004c16 <calcPhDownDose+0x2ce>
 8004b98:	47ae147b 	.word	0x47ae147b
 8004b9c:	3f847ae1 	.word	0x3f847ae1
 8004ba0:	00000000 	.word	0x00000000
 8004ba4:	4062c000 	.word	0x4062c000
 8004ba8:	00000000 	.word	0x00000000
 8004bac:	4072c000 	.word	0x4072c000
 8004bb0:	20005558 	.word	0x20005558
 8004bb4:	20005568 	.word	0x20005568
 8004bb8:	20000020 	.word	0x20000020
 8004bbc:	40890000 	.word	0x40890000
 8004bc0:	200017b0 	.word	0x200017b0
 8004bc4:	200017a8 	.word	0x200017a8
 8004bc8:	4082c000 	.word	0x4082c000
 8004bcc:	405e0000 	.word	0x405e0000
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	; (8004c80 <calcPhDownDose+0x338>)
 8004bd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bd6:	f04f 0200 	mov.w	r2, #0
 8004bda:	4b2a      	ldr	r3, [pc, #168]	; (8004c84 <calcPhDownDose+0x33c>)
 8004bdc:	f7fb fdf0 	bl	80007c0 <__aeabi_ddiv>
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4610      	mov	r0, r2
 8004be6:	4619      	mov	r1, r3
 8004be8:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <calcPhDownDose+0x340>)
 8004bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bee:	f7fb fb07 	bl	8000200 <__adddf3>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4924      	ldr	r1, [pc, #144]	; (8004c88 <calcPhDownDose+0x340>)
 8004bf8:	e9c1 2300 	strd	r2, r3, [r1]
 8004bfc:	4b23      	ldr	r3, [pc, #140]	; (8004c8c <calcPhDownDose+0x344>)
 8004bfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c02:	a31d      	add	r3, pc, #116	; (adr r3, 8004c78 <calcPhDownDose+0x330>)
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f7fb fafa 	bl	8000200 <__adddf3>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	460b      	mov	r3, r1
 8004c10:	491e      	ldr	r1, [pc, #120]	; (8004c8c <calcPhDownDose+0x344>)
 8004c12:	e9c1 2300 	strd	r2, r3, [r1]
 8004c16:	4b1e      	ldr	r3, [pc, #120]	; (8004c90 <calcPhDownDose+0x348>)
 8004c18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c20:	f7fb faec 	bl	80001fc <__aeabi_dsub>
 8004c24:	4602      	mov	r2, r0
 8004c26:	460b      	mov	r3, r1
 8004c28:	4610      	mov	r0, r2
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4b17      	ldr	r3, [pc, #92]	; (8004c8c <calcPhDownDose+0x344>)
 8004c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c32:	f7fb ff2b 	bl	8000a8c <__aeabi_dcmpgt>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d015      	beq.n	8004c68 <calcPhDownDose+0x320>
 8004c3c:	4b12      	ldr	r3, [pc, #72]	; (8004c88 <calcPhDownDose+0x340>)
 8004c3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c42:	4b0f      	ldr	r3, [pc, #60]	; (8004c80 <calcPhDownDose+0x338>)
 8004c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c48:	f7fb ff02 	bl	8000a50 <__aeabi_dcmplt>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <calcPhDownDose+0x320>
 8004c52:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <calcPhDownDose+0x34c>)
 8004c54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <calcPhDownDose+0x350>)
 8004c5e:	f7fb ff0b 	bl	8000a78 <__aeabi_dcmpge>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1b3      	bne.n	8004bd0 <calcPhDownDose+0x288>
	return pH_down_volume;
 8004c68:	4b07      	ldr	r3, [pc, #28]	; (8004c88 <calcPhDownDose+0x340>)
 8004c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8004c6e:	4610      	mov	r0, r2
 8004c70:	4619      	mov	r1, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	47ae147b 	.word	0x47ae147b
 8004c7c:	3f847ae1 	.word	0x3f847ae1
 8004c80:	20000020 	.word	0x20000020
 8004c84:	40490000 	.word	0x40490000
 8004c88:	20005558 	.word	0x20005558
 8004c8c:	20005568 	.word	0x20005568
 8004c90:	200017b0 	.word	0x200017b0
 8004c94:	200017a8 	.word	0x200017a8
 8004c98:	4082c000 	.word	0x4082c000

08004c9c <calcNutrientDose>:

double calcNutrientDose(double pH_set_val, double TDS_set_val)	// calculates nutrient dosage based on how far we are away from the set-point
{
 8004c9c:	b5b0      	push	{r4, r5, r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004ca6:	e9c7 2300 	strd	r2, r3, [r7]
	nutrient_volume =  0;
 8004caa:	4987      	ldr	r1, [pc, #540]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	e9c1 2300 	strd	r2, r3, [r1]
	for(int i = 0; (i < TDS_set_val - TDS) && (nutrient_volume < max_nutrient_dose) && (TDS_set_val - TDS)  > 7.5	; i++)     nutrient_volume += (double) max_nutrient_dose/40.0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61fb      	str	r3, [r7, #28]
 8004cbc:	e018      	b.n	8004cf0 <calcNutrientDose+0x54>
 8004cbe:	4b83      	ldr	r3, [pc, #524]	; (8004ecc <calcNutrientDose+0x230>)
 8004cc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004cc4:	f04f 0200 	mov.w	r2, #0
 8004cc8:	4b81      	ldr	r3, [pc, #516]	; (8004ed0 <calcNutrientDose+0x234>)
 8004cca:	f7fb fd79 	bl	80007c0 <__aeabi_ddiv>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4610      	mov	r0, r2
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4b7c      	ldr	r3, [pc, #496]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	f7fb fa90 	bl	8000200 <__adddf3>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4978      	ldr	r1, [pc, #480]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004ce6:	e9c1 2300 	strd	r2, r3, [r1]
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	3301      	adds	r3, #1
 8004cee:	61fb      	str	r3, [r7, #28]
 8004cf0:	69f8      	ldr	r0, [r7, #28]
 8004cf2:	f7fb fbd1 	bl	8000498 <__aeabi_i2d>
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	460d      	mov	r5, r1
 8004cfa:	4b76      	ldr	r3, [pc, #472]	; (8004ed4 <calcNutrientDose+0x238>)
 8004cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d04:	f7fb fa7a 	bl	80001fc <__aeabi_dsub>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	4629      	mov	r1, r5
 8004d10:	f7fb fe9e 	bl	8000a50 <__aeabi_dcmplt>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d01d      	beq.n	8004d56 <calcNutrientDose+0xba>
 8004d1a:	4b6b      	ldr	r3, [pc, #428]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004d1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d20:	4b6a      	ldr	r3, [pc, #424]	; (8004ecc <calcNutrientDose+0x230>)
 8004d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d26:	f7fb fe93 	bl	8000a50 <__aeabi_dcmplt>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d012      	beq.n	8004d56 <calcNutrientDose+0xba>
 8004d30:	4b68      	ldr	r3, [pc, #416]	; (8004ed4 <calcNutrientDose+0x238>)
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d3a:	f7fb fa5f 	bl	80001fc <__aeabi_dsub>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4610      	mov	r0, r2
 8004d44:	4619      	mov	r1, r3
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	4b63      	ldr	r3, [pc, #396]	; (8004ed8 <calcNutrientDose+0x23c>)
 8004d4c:	f7fb fe9e 	bl	8000a8c <__aeabi_dcmpgt>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1b3      	bne.n	8004cbe <calcNutrientDose+0x22>
	for(int i = 0; (i < TDS_set_val - TDS) && (nutrient_volume < max_nutrient_dose) && (TDS_set_val - TDS <= 7.5 && (TDS_set_val - TDS) > 2.5 ); i++)	  nutrient_volume += (double) max_nutrient_dose/45.0;
 8004d56:	2300      	movs	r3, #0
 8004d58:	61bb      	str	r3, [r7, #24]
 8004d5a:	e018      	b.n	8004d8e <calcNutrientDose+0xf2>
 8004d5c:	4b5b      	ldr	r3, [pc, #364]	; (8004ecc <calcNutrientDose+0x230>)
 8004d5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d62:	f04f 0200 	mov.w	r2, #0
 8004d66:	4b5d      	ldr	r3, [pc, #372]	; (8004edc <calcNutrientDose+0x240>)
 8004d68:	f7fb fd2a 	bl	80007c0 <__aeabi_ddiv>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4610      	mov	r0, r2
 8004d72:	4619      	mov	r1, r3
 8004d74:	4b54      	ldr	r3, [pc, #336]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7a:	f7fb fa41 	bl	8000200 <__adddf3>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4951      	ldr	r1, [pc, #324]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004d84:	e9c1 2300 	strd	r2, r3, [r1]
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	61bb      	str	r3, [r7, #24]
 8004d8e:	69b8      	ldr	r0, [r7, #24]
 8004d90:	f7fb fb82 	bl	8000498 <__aeabi_i2d>
 8004d94:	4604      	mov	r4, r0
 8004d96:	460d      	mov	r5, r1
 8004d98:	4b4e      	ldr	r3, [pc, #312]	; (8004ed4 <calcNutrientDose+0x238>)
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004da2:	f7fb fa2b 	bl	80001fc <__aeabi_dsub>
 8004da6:	4602      	mov	r2, r0
 8004da8:	460b      	mov	r3, r1
 8004daa:	4620      	mov	r0, r4
 8004dac:	4629      	mov	r1, r5
 8004dae:	f7fb fe4f 	bl	8000a50 <__aeabi_dcmplt>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d030      	beq.n	8004e1a <calcNutrientDose+0x17e>
 8004db8:	4b43      	ldr	r3, [pc, #268]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004dba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dbe:	4b43      	ldr	r3, [pc, #268]	; (8004ecc <calcNutrientDose+0x230>)
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	f7fb fe44 	bl	8000a50 <__aeabi_dcmplt>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d025      	beq.n	8004e1a <calcNutrientDose+0x17e>
 8004dce:	4b41      	ldr	r3, [pc, #260]	; (8004ed4 <calcNutrientDose+0x238>)
 8004dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dd8:	f7fb fa10 	bl	80001fc <__aeabi_dsub>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	460b      	mov	r3, r1
 8004de0:	4610      	mov	r0, r2
 8004de2:	4619      	mov	r1, r3
 8004de4:	f04f 0200 	mov.w	r2, #0
 8004de8:	4b3b      	ldr	r3, [pc, #236]	; (8004ed8 <calcNutrientDose+0x23c>)
 8004dea:	f7fb fe3b 	bl	8000a64 <__aeabi_dcmple>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d012      	beq.n	8004e1a <calcNutrientDose+0x17e>
 8004df4:	4b37      	ldr	r3, [pc, #220]	; (8004ed4 <calcNutrientDose+0x238>)
 8004df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dfe:	f7fb f9fd 	bl	80001fc <__aeabi_dsub>
 8004e02:	4602      	mov	r2, r0
 8004e04:	460b      	mov	r3, r1
 8004e06:	4610      	mov	r0, r2
 8004e08:	4619      	mov	r1, r3
 8004e0a:	f04f 0200 	mov.w	r2, #0
 8004e0e:	4b34      	ldr	r3, [pc, #208]	; (8004ee0 <calcNutrientDose+0x244>)
 8004e10:	f7fb fe3c 	bl	8000a8c <__aeabi_dcmpgt>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1a0      	bne.n	8004d5c <calcNutrientDose+0xc0>
	for(int i = 0; (i < TDS_set_val - TDS) && (nutrient_volume < max_nutrient_dose) && (TDS_set_val - TDS <= 2.5) ; i++)	  nutrient_volume += (double) max_nutrient_dose/50.0;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	e018      	b.n	8004e52 <calcNutrientDose+0x1b6>
 8004e20:	4b2a      	ldr	r3, [pc, #168]	; (8004ecc <calcNutrientDose+0x230>)
 8004e22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	4b2e      	ldr	r3, [pc, #184]	; (8004ee4 <calcNutrientDose+0x248>)
 8004e2c:	f7fb fcc8 	bl	80007c0 <__aeabi_ddiv>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4610      	mov	r0, r2
 8004e36:	4619      	mov	r1, r3
 8004e38:	4b23      	ldr	r3, [pc, #140]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3e:	f7fb f9df 	bl	8000200 <__adddf3>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4920      	ldr	r1, [pc, #128]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004e48:	e9c1 2300 	strd	r2, r3, [r1]
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	617b      	str	r3, [r7, #20]
 8004e52:	6978      	ldr	r0, [r7, #20]
 8004e54:	f7fb fb20 	bl	8000498 <__aeabi_i2d>
 8004e58:	4604      	mov	r4, r0
 8004e5a:	460d      	mov	r5, r1
 8004e5c:	4b1d      	ldr	r3, [pc, #116]	; (8004ed4 <calcNutrientDose+0x238>)
 8004e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e66:	f7fb f9c9 	bl	80001fc <__aeabi_dsub>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4620      	mov	r0, r4
 8004e70:	4629      	mov	r1, r5
 8004e72:	f7fb fded 	bl	8000a50 <__aeabi_dcmplt>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01d      	beq.n	8004eb8 <calcNutrientDose+0x21c>
 8004e7c:	4b12      	ldr	r3, [pc, #72]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004e7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e82:	4b12      	ldr	r3, [pc, #72]	; (8004ecc <calcNutrientDose+0x230>)
 8004e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e88:	f7fb fde2 	bl	8000a50 <__aeabi_dcmplt>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d012      	beq.n	8004eb8 <calcNutrientDose+0x21c>
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <calcNutrientDose+0x238>)
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e9c:	f7fb f9ae 	bl	80001fc <__aeabi_dsub>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4610      	mov	r0, r2
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	f04f 0200 	mov.w	r2, #0
 8004eac:	4b0c      	ldr	r3, [pc, #48]	; (8004ee0 <calcNutrientDose+0x244>)
 8004eae:	f7fb fdd9 	bl	8000a64 <__aeabi_dcmple>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1b3      	bne.n	8004e20 <calcNutrientDose+0x184>

	return nutrient_volume;
 8004eb8:	4b03      	ldr	r3, [pc, #12]	; (8004ec8 <calcNutrientDose+0x22c>)
 8004eba:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	3720      	adds	r7, #32
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bdb0      	pop	{r4, r5, r7, pc}
 8004ec8:	20005560 	.word	0x20005560
 8004ecc:	20000028 	.word	0x20000028
 8004ed0:	40440000 	.word	0x40440000
 8004ed4:	200017a8 	.word	0x200017a8
 8004ed8:	401e0000 	.word	0x401e0000
 8004edc:	40468000 	.word	0x40468000
 8004ee0:	40040000 	.word	0x40040000
 8004ee4:	40490000 	.word	0x40490000

08004ee8 <convert_ph>:
double ph_voltage_buffer[30] = {0};
double pH_low_cal = 2021.0, pH_mid_cal = 1523.0, pH_high_cal= 1135.0, low_ph_solution = 4.0, mid_ph_solution = 6.86, High_ph_solution = 9.18;
double slope = 0, ph_Value_Buf = 0;

double convert_ph(float voltage_mV)	// converts voltage to pH value based on three point calibration
{
 8004ee8:	b5b0      	push	{r4, r5, r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
	if(voltage_mV>pH_mid_cal)
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7fb fae3 	bl	80004bc <__aeabi_f2d>
 8004ef6:	4b4a      	ldr	r3, [pc, #296]	; (8005020 <convert_ph+0x138>)
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	f7fb fdc6 	bl	8000a8c <__aeabi_dcmpgt>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d03b      	beq.n	8004f7e <convert_ph+0x96>
	{
		slope = (mid_ph_solution-low_ph_solution)/(pH_mid_cal-pH_low_cal);	// if the solution is Acidic calculate the slope of the (calibration_ph_Value_Buf vs calibration_milimvoltage) line  bases on calibration parameters
 8004f06:	4b47      	ldr	r3, [pc, #284]	; (8005024 <convert_ph+0x13c>)
 8004f08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f0c:	4b46      	ldr	r3, [pc, #280]	; (8005028 <convert_ph+0x140>)
 8004f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f12:	f7fb f973 	bl	80001fc <__aeabi_dsub>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	4614      	mov	r4, r2
 8004f1c:	461d      	mov	r5, r3
 8004f1e:	4b40      	ldr	r3, [pc, #256]	; (8005020 <convert_ph+0x138>)
 8004f20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f24:	4b41      	ldr	r3, [pc, #260]	; (800502c <convert_ph+0x144>)
 8004f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2a:	f7fb f967 	bl	80001fc <__aeabi_dsub>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb fc43 	bl	80007c0 <__aeabi_ddiv>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	493c      	ldr	r1, [pc, #240]	; (8005030 <convert_ph+0x148>)
 8004f40:	e9c1 2300 	strd	r2, r3, [r1]
		return (slope*(voltage_mV - pH_low_cal)+low_ph_solution);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7fb fab9 	bl	80004bc <__aeabi_f2d>
 8004f4a:	4b38      	ldr	r3, [pc, #224]	; (800502c <convert_ph+0x144>)
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f7fb f954 	bl	80001fc <__aeabi_dsub>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4610      	mov	r0, r2
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4b34      	ldr	r3, [pc, #208]	; (8005030 <convert_ph+0x148>)
 8004f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f62:	f7fb fb03 	bl	800056c <__aeabi_dmul>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	4b2e      	ldr	r3, [pc, #184]	; (8005028 <convert_ph+0x140>)
 8004f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f74:	f7fb f944 	bl	8000200 <__adddf3>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	e04a      	b.n	8005014 <convert_ph+0x12c>
	}
	else if(voltage_mV<=pH_mid_cal)
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fb fa9c 	bl	80004bc <__aeabi_f2d>
 8004f84:	4b26      	ldr	r3, [pc, #152]	; (8005020 <convert_ph+0x138>)
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f7fb fd6b 	bl	8000a64 <__aeabi_dcmple>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d03b      	beq.n	800500c <convert_ph+0x124>
	{
		slope = (High_ph_solution-mid_ph_solution)/(pH_high_cal-pH_mid_cal);// if the solution is Basic calculate the slope bases just like we did above but for the higher range
 8004f94:	4b27      	ldr	r3, [pc, #156]	; (8005034 <convert_ph+0x14c>)
 8004f96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f9a:	4b22      	ldr	r3, [pc, #136]	; (8005024 <convert_ph+0x13c>)
 8004f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa0:	f7fb f92c 	bl	80001fc <__aeabi_dsub>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4614      	mov	r4, r2
 8004faa:	461d      	mov	r5, r3
 8004fac:	4b22      	ldr	r3, [pc, #136]	; (8005038 <convert_ph+0x150>)
 8004fae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fb2:	4b1b      	ldr	r3, [pc, #108]	; (8005020 <convert_ph+0x138>)
 8004fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb8:	f7fb f920 	bl	80001fc <__aeabi_dsub>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	f7fb fbfc 	bl	80007c0 <__aeabi_ddiv>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4918      	ldr	r1, [pc, #96]	; (8005030 <convert_ph+0x148>)
 8004fce:	e9c1 2300 	strd	r2, r3, [r1]
		return (slope*(voltage_mV - pH_mid_cal)+mid_ph_solution);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fb fa72 	bl	80004bc <__aeabi_f2d>
 8004fd8:	4b11      	ldr	r3, [pc, #68]	; (8005020 <convert_ph+0x138>)
 8004fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fde:	f7fb f90d 	bl	80001fc <__aeabi_dsub>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4610      	mov	r0, r2
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4b11      	ldr	r3, [pc, #68]	; (8005030 <convert_ph+0x148>)
 8004fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff0:	f7fb fabc 	bl	800056c <__aeabi_dmul>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	4b09      	ldr	r3, [pc, #36]	; (8005024 <convert_ph+0x13c>)
 8004ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005002:	f7fb f8fd 	bl	8000200 <__adddf3>
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	e003      	b.n	8005014 <convert_ph+0x12c>
	}
	return 0;
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
}
 8005014:	4610      	mov	r0, r2
 8005016:	4619      	mov	r1, r3
 8005018:	3708      	adds	r7, #8
 800501a:	46bd      	mov	sp, r7
 800501c:	bdb0      	pop	{r4, r5, r7, pc}
 800501e:	bf00      	nop
 8005020:	200001e0 	.word	0x200001e0
 8005024:	200001f8 	.word	0x200001f8
 8005028:	200001f0 	.word	0x200001f0
 800502c:	200001d8 	.word	0x200001d8
 8005030:	20005570 	.word	0x20005570
 8005034:	20000200 	.word	0x20000200
 8005038:	200001e8 	.word	0x200001e8
 800503c:	00000000 	.word	0x00000000

08005040 <calc_dose_steps>:
//extern TIM_HandleTypeDef step_timer;


double steps = 0;
int calc_dose_steps(double miliLiters)	// takes a dose in mls and returns the number of steps for that volume
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	e9c7 0100 	strd	r0, r1, [r7]
	if	   (miliLiters > 0 && miliLiters <= 1)	steps = (1/0.221)*(miliLiters+0.2012)*(1745);
 800504a:	f04f 0200 	mov.w	r2, #0
 800504e:	f04f 0300 	mov.w	r3, #0
 8005052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005056:	f7fb fd19 	bl	8000a8c <__aeabi_dcmpgt>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d028      	beq.n	80050b2 <calc_dose_steps+0x72>
 8005060:	f04f 0200 	mov.w	r2, #0
 8005064:	4bbe      	ldr	r3, [pc, #760]	; (8005360 <calc_dose_steps+0x320>)
 8005066:	e9d7 0100 	ldrd	r0, r1, [r7]
 800506a:	f7fb fcfb 	bl	8000a64 <__aeabi_dcmple>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d01e      	beq.n	80050b2 <calc_dose_steps+0x72>
 8005074:	a3ae      	add	r3, pc, #696	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 8005076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800507e:	f7fb f8bf 	bl	8000200 <__adddf3>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	a3ab      	add	r3, pc, #684	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f7fb fa6c 	bl	800056c <__aeabi_dmul>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4610      	mov	r0, r2
 800509a:	4619      	mov	r1, r3
 800509c:	a3a8      	add	r3, pc, #672	; (adr r3, 8005340 <calc_dose_steps+0x300>)
 800509e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a2:	f7fb fa63 	bl	800056c <__aeabi_dmul>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	49ae      	ldr	r1, [pc, #696]	; (8005364 <calc_dose_steps+0x324>)
 80050ac:	e9c1 2300 	strd	r2, r3, [r1]
 80050b0:	e131      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters > 1 && miliLiters <= 2)	steps = (1/0.221)*(miliLiters+0.2012)*(1790);
 80050b2:	f04f 0200 	mov.w	r2, #0
 80050b6:	4baa      	ldr	r3, [pc, #680]	; (8005360 <calc_dose_steps+0x320>)
 80050b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050bc:	f7fb fce6 	bl	8000a8c <__aeabi_dcmpgt>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d029      	beq.n	800511a <calc_dose_steps+0xda>
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80050ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050d2:	f7fb fcc7 	bl	8000a64 <__aeabi_dcmple>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01e      	beq.n	800511a <calc_dose_steps+0xda>
 80050dc:	a394      	add	r3, pc, #592	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 80050de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050e6:	f7fb f88b 	bl	8000200 <__adddf3>
 80050ea:	4602      	mov	r2, r0
 80050ec:	460b      	mov	r3, r1
 80050ee:	4610      	mov	r0, r2
 80050f0:	4619      	mov	r1, r3
 80050f2:	a391      	add	r3, pc, #580	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f7fb fa38 	bl	800056c <__aeabi_dmul>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	4610      	mov	r0, r2
 8005102:	4619      	mov	r1, r3
 8005104:	a390      	add	r3, pc, #576	; (adr r3, 8005348 <calc_dose_steps+0x308>)
 8005106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510a:	f7fb fa2f 	bl	800056c <__aeabi_dmul>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4994      	ldr	r1, [pc, #592]	; (8005364 <calc_dose_steps+0x324>)
 8005114:	e9c1 2300 	strd	r2, r3, [r1]
 8005118:	e0fd      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters > 2 && miliLiters <= 3)  steps = (1/0.221)*(miliLiters+0.2012)*(1980);
 800511a:	f04f 0200 	mov.w	r2, #0
 800511e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005126:	f7fb fcb1 	bl	8000a8c <__aeabi_dcmpgt>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d028      	beq.n	8005182 <calc_dose_steps+0x142>
 8005130:	f04f 0200 	mov.w	r2, #0
 8005134:	4b8c      	ldr	r3, [pc, #560]	; (8005368 <calc_dose_steps+0x328>)
 8005136:	e9d7 0100 	ldrd	r0, r1, [r7]
 800513a:	f7fb fc93 	bl	8000a64 <__aeabi_dcmple>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d01e      	beq.n	8005182 <calc_dose_steps+0x142>
 8005144:	a37a      	add	r3, pc, #488	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 8005146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800514e:	f7fb f857 	bl	8000200 <__adddf3>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4610      	mov	r0, r2
 8005158:	4619      	mov	r1, r3
 800515a:	a377      	add	r3, pc, #476	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 800515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005160:	f7fb fa04 	bl	800056c <__aeabi_dmul>
 8005164:	4602      	mov	r2, r0
 8005166:	460b      	mov	r3, r1
 8005168:	4610      	mov	r0, r2
 800516a:	4619      	mov	r1, r3
 800516c:	a378      	add	r3, pc, #480	; (adr r3, 8005350 <calc_dose_steps+0x310>)
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	f7fb f9fb 	bl	800056c <__aeabi_dmul>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	497a      	ldr	r1, [pc, #488]	; (8005364 <calc_dose_steps+0x324>)
 800517c:	e9c1 2300 	strd	r2, r3, [r1]
 8005180:	e0c9      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters > 3 && miliLiters <= 4)  steps = (1/0.221)*(miliLiters+0.2012)*(1980);
 8005182:	f04f 0200 	mov.w	r2, #0
 8005186:	4b78      	ldr	r3, [pc, #480]	; (8005368 <calc_dose_steps+0x328>)
 8005188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800518c:	f7fb fc7e 	bl	8000a8c <__aeabi_dcmpgt>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d028      	beq.n	80051e8 <calc_dose_steps+0x1a8>
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	4b74      	ldr	r3, [pc, #464]	; (800536c <calc_dose_steps+0x32c>)
 800519c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051a0:	f7fb fc60 	bl	8000a64 <__aeabi_dcmple>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d01e      	beq.n	80051e8 <calc_dose_steps+0x1a8>
 80051aa:	a361      	add	r3, pc, #388	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051b4:	f7fb f824 	bl	8000200 <__adddf3>
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	4610      	mov	r0, r2
 80051be:	4619      	mov	r1, r3
 80051c0:	a35d      	add	r3, pc, #372	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 80051c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c6:	f7fb f9d1 	bl	800056c <__aeabi_dmul>
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	4610      	mov	r0, r2
 80051d0:	4619      	mov	r1, r3
 80051d2:	a35f      	add	r3, pc, #380	; (adr r3, 8005350 <calc_dose_steps+0x310>)
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	f7fb f9c8 	bl	800056c <__aeabi_dmul>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	4960      	ldr	r1, [pc, #384]	; (8005364 <calc_dose_steps+0x324>)
 80051e2:	e9c1 2300 	strd	r2, r3, [r1]
 80051e6:	e096      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters > 4 && miliLiters <= 5)  steps = (1/0.221)*(miliLiters+0.2012)*(1980);
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	4b5f      	ldr	r3, [pc, #380]	; (800536c <calc_dose_steps+0x32c>)
 80051ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051f2:	f7fb fc4b 	bl	8000a8c <__aeabi_dcmpgt>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d028      	beq.n	800524e <calc_dose_steps+0x20e>
 80051fc:	f04f 0200 	mov.w	r2, #0
 8005200:	4b5b      	ldr	r3, [pc, #364]	; (8005370 <calc_dose_steps+0x330>)
 8005202:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005206:	f7fb fc2d 	bl	8000a64 <__aeabi_dcmple>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01e      	beq.n	800524e <calc_dose_steps+0x20e>
 8005210:	a347      	add	r3, pc, #284	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	e9d7 0100 	ldrd	r0, r1, [r7]
 800521a:	f7fa fff1 	bl	8000200 <__adddf3>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	4610      	mov	r0, r2
 8005224:	4619      	mov	r1, r3
 8005226:	a344      	add	r3, pc, #272	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 8005228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522c:	f7fb f99e 	bl	800056c <__aeabi_dmul>
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4610      	mov	r0, r2
 8005236:	4619      	mov	r1, r3
 8005238:	a345      	add	r3, pc, #276	; (adr r3, 8005350 <calc_dose_steps+0x310>)
 800523a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523e:	f7fb f995 	bl	800056c <__aeabi_dmul>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	4947      	ldr	r1, [pc, #284]	; (8005364 <calc_dose_steps+0x324>)
 8005248:	e9c1 2300 	strd	r2, r3, [r1]
 800524c:	e063      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters > 5 && miliLiters <= 30) steps = (1/0.221)*(miliLiters+0.2012)*(1980);
 800524e:	f04f 0200 	mov.w	r2, #0
 8005252:	4b47      	ldr	r3, [pc, #284]	; (8005370 <calc_dose_steps+0x330>)
 8005254:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005258:	f7fb fc18 	bl	8000a8c <__aeabi_dcmpgt>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d028      	beq.n	80052b4 <calc_dose_steps+0x274>
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	4b43      	ldr	r3, [pc, #268]	; (8005374 <calc_dose_steps+0x334>)
 8005268:	e9d7 0100 	ldrd	r0, r1, [r7]
 800526c:	f7fb fbfa 	bl	8000a64 <__aeabi_dcmple>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d01e      	beq.n	80052b4 <calc_dose_steps+0x274>
 8005276:	a32e      	add	r3, pc, #184	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005280:	f7fa ffbe 	bl	8000200 <__adddf3>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	4610      	mov	r0, r2
 800528a:	4619      	mov	r1, r3
 800528c:	a32a      	add	r3, pc, #168	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	f7fb f96b 	bl	800056c <__aeabi_dmul>
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	4610      	mov	r0, r2
 800529c:	4619      	mov	r1, r3
 800529e:	a32c      	add	r3, pc, #176	; (adr r3, 8005350 <calc_dose_steps+0x310>)
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f7fb f962 	bl	800056c <__aeabi_dmul>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	492d      	ldr	r1, [pc, #180]	; (8005364 <calc_dose_steps+0x324>)
 80052ae:	e9c1 2300 	strd	r2, r3, [r1]
 80052b2:	e030      	b.n	8005316 <calc_dose_steps+0x2d6>
	else if(miliLiters == 0) steps = 0;
 80052b4:	f04f 0200 	mov.w	r2, #0
 80052b8:	f04f 0300 	mov.w	r3, #0
 80052bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052c0:	f7fb fbbc 	bl	8000a3c <__aeabi_dcmpeq>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <calc_dose_steps+0x29a>
 80052ca:	4926      	ldr	r1, [pc, #152]	; (8005364 <calc_dose_steps+0x324>)
 80052cc:	f04f 0200 	mov.w	r2, #0
 80052d0:	f04f 0300 	mov.w	r3, #0
 80052d4:	e9c1 2300 	strd	r2, r3, [r1]
 80052d8:	e01d      	b.n	8005316 <calc_dose_steps+0x2d6>
	else steps = (1/0.221)*(miliLiters+0.2012)*(1915);
 80052da:	a315      	add	r3, pc, #84	; (adr r3, 8005330 <calc_dose_steps+0x2f0>)
 80052dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052e4:	f7fa ff8c 	bl	8000200 <__adddf3>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4610      	mov	r0, r2
 80052ee:	4619      	mov	r1, r3
 80052f0:	a311      	add	r3, pc, #68	; (adr r3, 8005338 <calc_dose_steps+0x2f8>)
 80052f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f6:	f7fb f939 	bl	800056c <__aeabi_dmul>
 80052fa:	4602      	mov	r2, r0
 80052fc:	460b      	mov	r3, r1
 80052fe:	4610      	mov	r0, r2
 8005300:	4619      	mov	r1, r3
 8005302:	a315      	add	r3, pc, #84	; (adr r3, 8005358 <calc_dose_steps+0x318>)
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f7fb f930 	bl	800056c <__aeabi_dmul>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4914      	ldr	r1, [pc, #80]	; (8005364 <calc_dose_steps+0x324>)
 8005312:	e9c1 2300 	strd	r2, r3, [r1]
	return (int)steps;
 8005316:	4b13      	ldr	r3, [pc, #76]	; (8005364 <calc_dose_steps+0x324>)
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	4610      	mov	r0, r2
 800531e:	4619      	mov	r1, r3
 8005320:	f7fb fbd4 	bl	8000acc <__aeabi_d2iz>
 8005324:	4603      	mov	r3, r0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	edfa43fe 	.word	0xedfa43fe
 8005334:	3fc9c0eb 	.word	0x3fc9c0eb
 8005338:	f2197bf2 	.word	0xf2197bf2
 800533c:	4012197b 	.word	0x4012197b
 8005340:	00000000 	.word	0x00000000
 8005344:	409b4400 	.word	0x409b4400
 8005348:	00000000 	.word	0x00000000
 800534c:	409bf800 	.word	0x409bf800
 8005350:	00000000 	.word	0x00000000
 8005354:	409ef000 	.word	0x409ef000
 8005358:	00000000 	.word	0x00000000
 800535c:	409dec00 	.word	0x409dec00
 8005360:	3ff00000 	.word	0x3ff00000
 8005364:	20005578 	.word	0x20005578
 8005368:	40080000 	.word	0x40080000
 800536c:	40100000 	.word	0x40100000
 8005370:	40140000 	.word	0x40140000
 8005374:	403e0000 	.word	0x403e0000

08005378 <disablePumps>:

void disablePumps()	// disable all pumps
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE,nutrient_enable_Pin,GPIO_PIN_SET);
 800537c:	2201      	movs	r2, #1
 800537e:	2180      	movs	r1, #128	; 0x80
 8005380:	4807      	ldr	r0, [pc, #28]	; (80053a0 <disablePumps+0x28>)
 8005382:	f002 fae4 	bl	800794e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,ph_down_enable_Pin,GPIO_PIN_SET);
 8005386:	2201      	movs	r2, #1
 8005388:	2140      	movs	r1, #64	; 0x40
 800538a:	4805      	ldr	r0, [pc, #20]	; (80053a0 <disablePumps+0x28>)
 800538c:	f002 fadf 	bl	800794e <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(GPIOE,ph_up_enable_Pin,GPIO_PIN_SET);
 8005390:	2201      	movs	r2, #1
 8005392:	2120      	movs	r1, #32
 8005394:	4802      	ldr	r0, [pc, #8]	; (80053a0 <disablePumps+0x28>)
 8005396:	f002 fada 	bl	800794e <HAL_GPIO_WritePin>

}
 800539a:	bf00      	nop
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	40021000 	.word	0x40021000

080053a4 <enablePumps>:

void enablePumps(int nutrient_steps, int ph_up_steps, int ph_down_steps)	// enable only the pumps that are going to dose
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
	if(nutrient_steps>0)HAL_GPIO_WritePin(GPIOE,nutrient_enable_Pin,GPIO_PIN_RESET);		// enable nutrient pump
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	dd04      	ble.n	80053c0 <enablePumps+0x1c>
 80053b6:	2200      	movs	r2, #0
 80053b8:	2180      	movs	r1, #128	; 0x80
 80053ba:	480b      	ldr	r0, [pc, #44]	; (80053e8 <enablePumps+0x44>)
 80053bc:	f002 fac7 	bl	800794e <HAL_GPIO_WritePin>
	if(ph_down_steps>0)	HAL_GPIO_WritePin(GPIOE,ph_down_enable_Pin,GPIO_PIN_RESET);			// enable ph down pump
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	dd04      	ble.n	80053d0 <enablePumps+0x2c>
 80053c6:	2200      	movs	r2, #0
 80053c8:	2140      	movs	r1, #64	; 0x40
 80053ca:	4807      	ldr	r0, [pc, #28]	; (80053e8 <enablePumps+0x44>)
 80053cc:	f002 fabf 	bl	800794e <HAL_GPIO_WritePin>
	if(ph_up_steps>0)	HAL_GPIO_WritePin(GPIOE,ph_up_enable_Pin,GPIO_PIN_RESET);			// enable ph up pump
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	dd04      	ble.n	80053e0 <enablePumps+0x3c>
 80053d6:	2200      	movs	r2, #0
 80053d8:	2120      	movs	r1, #32
 80053da:	4803      	ldr	r0, [pc, #12]	; (80053e8 <enablePumps+0x44>)
 80053dc:	f002 fab7 	bl	800794e <HAL_GPIO_WritePin>
}
 80053e0:	bf00      	nop
 80053e2:	3710      	adds	r7, #16
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40021000 	.word	0x40021000

080053ec <step>:

void step(int nutrient_steps, int ph_up_steps, int ph_down_steps)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
	 DWT_Delay_Init();
 80053f8:	f000 fda4 	bl	8005f44 <DWT_Delay_Init>

	int most_steps = nutrient_steps;										// find the largest dose in steps. Will be used in step loop
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	617b      	str	r3, [r7, #20]
	if(ph_up_steps>most_steps) most_steps 	= ph_up_steps;
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	429a      	cmp	r2, r3
 8005406:	dd01      	ble.n	800540c <step+0x20>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	617b      	str	r3, [r7, #20]
	if(ph_down_steps>most_steps) most_steps = ph_down_steps;
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	429a      	cmp	r2, r3
 8005412:	dd01      	ble.n	8005418 <step+0x2c>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	617b      	str	r3, [r7, #20]
	enablePumps(nutrient_steps,ph_up_steps,ph_down_steps);					// enable only the pumps that are going to dose
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f7ff ffc1 	bl	80053a4 <enablePumps>

	for(int i = 0; i<most_steps; i++)										// step each pump their respective number of steps.
 8005422:	2300      	movs	r3, #0
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	e038      	b.n	800549a <step+0xae>
	{
		if(i<nutrient_steps) HAL_GPIO_TogglePin(GPIOE, nutrient_pump_Pin);
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	429a      	cmp	r2, r3
 800542e:	da03      	bge.n	8005438 <step+0x4c>
 8005430:	2110      	movs	r1, #16
 8005432:	481f      	ldr	r0, [pc, #124]	; (80054b0 <step+0xc4>)
 8005434:	f002 faa3 	bl	800797e <HAL_GPIO_TogglePin>
		if(i<ph_up_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_up_pump_Pin);
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	429a      	cmp	r2, r3
 800543e:	da03      	bge.n	8005448 <step+0x5c>
 8005440:	2104      	movs	r1, #4
 8005442:	481b      	ldr	r0, [pc, #108]	; (80054b0 <step+0xc4>)
 8005444:	f002 fa9b 	bl	800797e <HAL_GPIO_TogglePin>
		if(i<ph_down_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_down_pump_Pin);
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	429a      	cmp	r2, r3
 800544e:	da03      	bge.n	8005458 <step+0x6c>
 8005450:	2108      	movs	r1, #8
 8005452:	4817      	ldr	r0, [pc, #92]	; (80054b0 <step+0xc4>)
 8005454:	f002 fa93 	bl	800797e <HAL_GPIO_TogglePin>
		 DWT_Delay_us(40);
 8005458:	2028      	movs	r0, #40	; 0x28
 800545a:	f000 fda3 	bl	8005fa4 <DWT_Delay_us>
		if(i<nutrient_steps) HAL_GPIO_TogglePin(GPIOE, nutrient_pump_Pin);
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	429a      	cmp	r2, r3
 8005464:	da03      	bge.n	800546e <step+0x82>
 8005466:	2110      	movs	r1, #16
 8005468:	4811      	ldr	r0, [pc, #68]	; (80054b0 <step+0xc4>)
 800546a:	f002 fa88 	bl	800797e <HAL_GPIO_TogglePin>
		if(i<ph_up_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_up_pump_Pin);
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	429a      	cmp	r2, r3
 8005474:	da03      	bge.n	800547e <step+0x92>
 8005476:	2104      	movs	r1, #4
 8005478:	480d      	ldr	r0, [pc, #52]	; (80054b0 <step+0xc4>)
 800547a:	f002 fa80 	bl	800797e <HAL_GPIO_TogglePin>
		if(i<ph_down_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_down_pump_Pin);
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	429a      	cmp	r2, r3
 8005484:	da03      	bge.n	800548e <step+0xa2>
 8005486:	2108      	movs	r1, #8
 8005488:	4809      	ldr	r0, [pc, #36]	; (80054b0 <step+0xc4>)
 800548a:	f002 fa78 	bl	800797e <HAL_GPIO_TogglePin>
		 DWT_Delay_us(40);
 800548e:	2028      	movs	r0, #40	; 0x28
 8005490:	f000 fd88 	bl	8005fa4 <DWT_Delay_us>
	for(int i = 0; i<most_steps; i++)										// step each pump their respective number of steps.
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	3301      	adds	r3, #1
 8005498:	613b      	str	r3, [r7, #16]
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	429a      	cmp	r2, r3
 80054a0:	dbc2      	blt.n	8005428 <step+0x3c>
	}
	disablePumps();
 80054a2:	f7ff ff69 	bl	8005378 <disablePumps>
}
 80054a6:	bf00      	nop
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	40021000 	.word	0x40021000

080054b4 <readWaterTemp>:

int TDS_computation_buffer[80] = {0}, valid_value_pH  = 0, valid_value_TDS  = 0;
double TDS_voltage = 0, compensationCoefficient = 0, compensationVolatge = 0, DMA_pH_sample_avg = 0, mili_voltage, Humidity = 0;

void readWaterTemp()
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	af00      	add	r7, sp, #0
	taskENTER_CRITICAL();
 80054b8:	f00f fed0 	bl	801525c <vPortEnterCritical>
	{
		 DWT_Delay_Init();
 80054bc:	f000 fd42 	bl	8005f44 <DWT_Delay_Init>
		 HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 1);
 80054c0:	2201      	movs	r2, #1
 80054c2:	2104      	movs	r1, #4
 80054c4:	4828      	ldr	r0, [pc, #160]	; (8005568 <readWaterTemp+0xb4>)
 80054c6:	f002 fa42 	bl	800794e <HAL_GPIO_WritePin>
		 DWT_Delay_us(100);
 80054ca:	2064      	movs	r0, #100	; 0x64
 80054cc:	f000 fd6a 	bl	8005fa4 <DWT_Delay_us>
		 Presence = DS18B20_Start();
 80054d0:	f000 fd90 	bl	8005ff4 <DS18B20_Start>
 80054d4:	4603      	mov	r3, r0
 80054d6:	461a      	mov	r2, r3
 80054d8:	4b24      	ldr	r3, [pc, #144]	; (800556c <readWaterTemp+0xb8>)
 80054da:	701a      	strb	r2, [r3, #0]

		 DWT_Delay_us (300);
 80054dc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80054e0:	f000 fd60 	bl	8005fa4 <DWT_Delay_us>
		 DS18B20_Write (0xCC);  // skip ROM
 80054e4:	20cc      	movs	r0, #204	; 0xcc
 80054e6:	f000 fdb5 	bl	8006054 <DS18B20_Write>
		 DS18B20_Write (0x44);  // convert t
 80054ea:	2044      	movs	r0, #68	; 0x44
 80054ec:	f000 fdb2 	bl	8006054 <DS18B20_Write>

		 Presence = DS18B20_Start();
 80054f0:	f000 fd80 	bl	8005ff4 <DS18B20_Start>
 80054f4:	4603      	mov	r3, r0
 80054f6:	461a      	mov	r2, r3
 80054f8:	4b1c      	ldr	r3, [pc, #112]	; (800556c <readWaterTemp+0xb8>)
 80054fa:	701a      	strb	r2, [r3, #0]
		 DWT_Delay_us (300);
 80054fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005500:	f000 fd50 	bl	8005fa4 <DWT_Delay_us>
		 DS18B20_Write (0xCC);  // skip ROM
 8005504:	20cc      	movs	r0, #204	; 0xcc
 8005506:	f000 fda5 	bl	8006054 <DS18B20_Write>
		 DS18B20_Write (0xBE);  // Read Scratch-pad
 800550a:	20be      	movs	r0, #190	; 0xbe
 800550c:	f000 fda2 	bl	8006054 <DS18B20_Write>

		 Temp_byte1 = DS18B20_Read();
 8005510:	f000 fde6 	bl	80060e0 <DS18B20_Read>
 8005514:	4603      	mov	r3, r0
 8005516:	461a      	mov	r2, r3
 8005518:	4b15      	ldr	r3, [pc, #84]	; (8005570 <readWaterTemp+0xbc>)
 800551a:	701a      	strb	r2, [r3, #0]
		 Temp_byte2 = DS18B20_Read();
 800551c:	f000 fde0 	bl	80060e0 <DS18B20_Read>
 8005520:	4603      	mov	r3, r0
 8005522:	461a      	mov	r2, r3
 8005524:	4b13      	ldr	r3, [pc, #76]	; (8005574 <readWaterTemp+0xc0>)
 8005526:	701a      	strb	r2, [r3, #0]
		 TEMP = (Temp_byte2<<8)|Temp_byte1;
 8005528:	4b12      	ldr	r3, [pc, #72]	; (8005574 <readWaterTemp+0xc0>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	021b      	lsls	r3, r3, #8
 800552e:	b21a      	sxth	r2, r3
 8005530:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <readWaterTemp+0xbc>)
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	b21b      	sxth	r3, r3
 8005536:	4313      	orrs	r3, r2
 8005538:	b21b      	sxth	r3, r3
 800553a:	b29a      	uxth	r2, r3
 800553c:	4b0e      	ldr	r3, [pc, #56]	; (8005578 <readWaterTemp+0xc4>)
 800553e:	801a      	strh	r2, [r3, #0]
		 water_temp = (double)TEMP/16;
 8005540:	4b0d      	ldr	r3, [pc, #52]	; (8005578 <readWaterTemp+0xc4>)
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7fa ff97 	bl	8000478 <__aeabi_ui2d>
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	4b0b      	ldr	r3, [pc, #44]	; (800557c <readWaterTemp+0xc8>)
 8005550:	f7fb f936 	bl	80007c0 <__aeabi_ddiv>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4909      	ldr	r1, [pc, #36]	; (8005580 <readWaterTemp+0xcc>)
 800555a:	e9c1 2300 	strd	r2, r3, [r1]
	} taskEXIT_CRITICAL();
 800555e:	f00f fead 	bl	80152bc <vPortExitCritical>
}
 8005562:	bf00      	nop
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40020400 	.word	0x40020400
 800556c:	20005580 	.word	0x20005580
 8005570:	2000d8a2 	.word	0x2000d8a2
 8005574:	2000d8b0 	.word	0x2000d8b0
 8005578:	2000d8a0 	.word	0x2000d8a0
 800557c:	40300000 	.word	0x40300000
 8005580:	200017b8 	.word	0x200017b8
 8005584:	00000000 	.word	0x00000000

08005588 <readWaterTDS>:


void readWaterTDS() // Get nutrient level
{
 8005588:	b5b0      	push	{r4, r5, r7, lr}
 800558a:	af00      	add	r7, sp, #0
	TDS_voltage = getMedianNum(TDS_computation_buffer,40)*(double)0.000805664; 																					 // read the analog value more stable by averaging and convert to voltage value
 800558c:	2128      	movs	r1, #40	; 0x28
 800558e:	4854      	ldr	r0, [pc, #336]	; (80056e0 <readWaterTDS+0x158>)
 8005590:	f7fb fea8 	bl	80012e4 <getMedianNum>
 8005594:	4603      	mov	r3, r0
 8005596:	4618      	mov	r0, r3
 8005598:	f7fa ff7e 	bl	8000498 <__aeabi_i2d>
 800559c:	a346      	add	r3, pc, #280	; (adr r3, 80056b8 <readWaterTDS+0x130>)
 800559e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a2:	f7fa ffe3 	bl	800056c <__aeabi_dmul>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	494e      	ldr	r1, [pc, #312]	; (80056e4 <readWaterTDS+0x15c>)
 80055ac:	e9c1 2300 	strd	r2, r3, [r1]
	compensationCoefficient=1.0+0.02*(water_temp-25.0);   																								    		 //temperature compensation formula: fFinalResult(25^C) = fFinalResult(current)/(1.0+0.02*(fTP-25.0));
 80055b0:	4b4d      	ldr	r3, [pc, #308]	; (80056e8 <readWaterTDS+0x160>)
 80055b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80055b6:	f04f 0200 	mov.w	r2, #0
 80055ba:	4b4c      	ldr	r3, [pc, #304]	; (80056ec <readWaterTDS+0x164>)
 80055bc:	f7fa fe1e 	bl	80001fc <__aeabi_dsub>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4610      	mov	r0, r2
 80055c6:	4619      	mov	r1, r3
 80055c8:	a33d      	add	r3, pc, #244	; (adr r3, 80056c0 <readWaterTDS+0x138>)
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	f7fa ffcd 	bl	800056c <__aeabi_dmul>
 80055d2:	4602      	mov	r2, r0
 80055d4:	460b      	mov	r3, r1
 80055d6:	4610      	mov	r0, r2
 80055d8:	4619      	mov	r1, r3
 80055da:	f04f 0200 	mov.w	r2, #0
 80055de:	4b44      	ldr	r3, [pc, #272]	; (80056f0 <readWaterTDS+0x168>)
 80055e0:	f7fa fe0e 	bl	8000200 <__adddf3>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	4942      	ldr	r1, [pc, #264]	; (80056f4 <readWaterTDS+0x16c>)
 80055ea:	e9c1 2300 	strd	r2, r3, [r1]
	compensationVolatge=TDS_voltage/compensationCoefficient;  																									 //temperature compensation
 80055ee:	4b3d      	ldr	r3, [pc, #244]	; (80056e4 <readWaterTDS+0x15c>)
 80055f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80055f4:	4b3f      	ldr	r3, [pc, #252]	; (80056f4 <readWaterTDS+0x16c>)
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	f7fb f8e1 	bl	80007c0 <__aeabi_ddiv>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	493d      	ldr	r1, [pc, #244]	; (80056f8 <readWaterTDS+0x170>)
 8005604:	e9c1 2300 	strd	r2, r3, [r1]
	TDS =(133.42*compensationVolatge*compensationVolatge*compensationVolatge - 255.86*compensationVolatge*compensationVolatge + 857.39*compensationVolatge)*0.5; //convert voltage value to tds
 8005608:	4b3b      	ldr	r3, [pc, #236]	; (80056f8 <readWaterTDS+0x170>)
 800560a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800560e:	a32e      	add	r3, pc, #184	; (adr r3, 80056c8 <readWaterTDS+0x140>)
 8005610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005614:	f7fa ffaa 	bl	800056c <__aeabi_dmul>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	4610      	mov	r0, r2
 800561e:	4619      	mov	r1, r3
 8005620:	4b35      	ldr	r3, [pc, #212]	; (80056f8 <readWaterTDS+0x170>)
 8005622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005626:	f7fa ffa1 	bl	800056c <__aeabi_dmul>
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4610      	mov	r0, r2
 8005630:	4619      	mov	r1, r3
 8005632:	4b31      	ldr	r3, [pc, #196]	; (80056f8 <readWaterTDS+0x170>)
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	f7fa ff98 	bl	800056c <__aeabi_dmul>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	4614      	mov	r4, r2
 8005642:	461d      	mov	r5, r3
 8005644:	4b2c      	ldr	r3, [pc, #176]	; (80056f8 <readWaterTDS+0x170>)
 8005646:	e9d3 0100 	ldrd	r0, r1, [r3]
 800564a:	a321      	add	r3, pc, #132	; (adr r3, 80056d0 <readWaterTDS+0x148>)
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	f7fa ff8c 	bl	800056c <__aeabi_dmul>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4610      	mov	r0, r2
 800565a:	4619      	mov	r1, r3
 800565c:	4b26      	ldr	r3, [pc, #152]	; (80056f8 <readWaterTDS+0x170>)
 800565e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005662:	f7fa ff83 	bl	800056c <__aeabi_dmul>
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	4620      	mov	r0, r4
 800566c:	4629      	mov	r1, r5
 800566e:	f7fa fdc5 	bl	80001fc <__aeabi_dsub>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4614      	mov	r4, r2
 8005678:	461d      	mov	r5, r3
 800567a:	4b1f      	ldr	r3, [pc, #124]	; (80056f8 <readWaterTDS+0x170>)
 800567c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005680:	a315      	add	r3, pc, #84	; (adr r3, 80056d8 <readWaterTDS+0x150>)
 8005682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005686:	f7fa ff71 	bl	800056c <__aeabi_dmul>
 800568a:	4602      	mov	r2, r0
 800568c:	460b      	mov	r3, r1
 800568e:	4620      	mov	r0, r4
 8005690:	4629      	mov	r1, r5
 8005692:	f7fa fdb5 	bl	8000200 <__adddf3>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4610      	mov	r0, r2
 800569c:	4619      	mov	r1, r3
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	4b16      	ldr	r3, [pc, #88]	; (80056fc <readWaterTDS+0x174>)
 80056a4:	f7fa ff62 	bl	800056c <__aeabi_dmul>
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4914      	ldr	r1, [pc, #80]	; (8005700 <readWaterTDS+0x178>)
 80056ae:	e9c1 2300 	strd	r2, r3, [r1]
}
 80056b2:	bf00      	nop
 80056b4:	bdb0      	pop	{r4, r5, r7, pc}
 80056b6:	bf00      	nop
 80056b8:	440a4e96 	.word	0x440a4e96
 80056bc:	3f4a6666 	.word	0x3f4a6666
 80056c0:	47ae147b 	.word	0x47ae147b
 80056c4:	3f947ae1 	.word	0x3f947ae1
 80056c8:	a3d70a3d 	.word	0xa3d70a3d
 80056cc:	4060ad70 	.word	0x4060ad70
 80056d0:	1eb851ec 	.word	0x1eb851ec
 80056d4:	406ffb85 	.word	0x406ffb85
 80056d8:	b851eb85 	.word	0xb851eb85
 80056dc:	408acb1e 	.word	0x408acb1e
 80056e0:	20005584 	.word	0x20005584
 80056e4:	200056d0 	.word	0x200056d0
 80056e8:	200017b8 	.word	0x200017b8
 80056ec:	40390000 	.word	0x40390000
 80056f0:	3ff00000 	.word	0x3ff00000
 80056f4:	200056d8 	.word	0x200056d8
 80056f8:	200056e0 	.word	0x200056e0
 80056fc:	3fe00000 	.word	0x3fe00000
 8005700:	200017a8 	.word	0x200017a8

08005704 <get_nutrient_ph_value>:


void get_nutrient_ph_value()	// gets nutrient and ph values from the ADC DMA buffer and place it in a buffer
{
 8005704:	b5b0      	push	{r4, r5, r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
	valid_value_pH = 0;
 800570a:	4b30      	ldr	r3, [pc, #192]	; (80057cc <get_nutrient_ph_value+0xc8>)
 800570c:	2200      	movs	r2, #0
 800570e:	601a      	str	r2, [r3, #0]
	valid_value_TDS = 0;
 8005710:	4b2f      	ldr	r3, [pc, #188]	; (80057d0 <get_nutrient_ph_value+0xcc>)
 8005712:	2200      	movs	r2, #0
 8005714:	601a      	str	r2, [r3, #0]
	DMA_pH_sample_avg = 0;
 8005716:	492f      	ldr	r1, [pc, #188]	; (80057d4 <get_nutrient_ph_value+0xd0>)
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	e9c1 2300 	strd	r2, r3, [r1]
	taskENTER_CRITICAL();
 8005724:	f00f fd9a 	bl	801525c <vPortEnterCritical>
	{
		for(int j = 0; j<80; j++ )
 8005728:	2300      	movs	r3, #0
 800572a:	607b      	str	r3, [r7, #4]
 800572c:	e031      	b.n	8005792 <get_nutrient_ph_value+0x8e>
		{
			if(j%2 == 0 )//&& nutrient_ph_values[j] < 80)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	2b00      	cmp	r3, #0
 8005736:	d10e      	bne.n	8005756 <get_nutrient_ph_value+0x52>
			{
				TDS_computation_buffer[valid_value_TDS] = nutrient_ph_values[j];
 8005738:	4a27      	ldr	r2, [pc, #156]	; (80057d8 <get_nutrient_ph_value+0xd4>)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005740:	4b23      	ldr	r3, [pc, #140]	; (80057d0 <get_nutrient_ph_value+0xcc>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4611      	mov	r1, r2
 8005746:	4a25      	ldr	r2, [pc, #148]	; (80057dc <get_nutrient_ph_value+0xd8>)
 8005748:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				valid_value_TDS++;
 800574c:	4b20      	ldr	r3, [pc, #128]	; (80057d0 <get_nutrient_ph_value+0xcc>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	3301      	adds	r3, #1
 8005752:	4a1f      	ldr	r2, [pc, #124]	; (80057d0 <get_nutrient_ph_value+0xcc>)
 8005754:	6013      	str	r3, [r2, #0]
			}
			if(j%2 != 0)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <get_nutrient_ph_value+0x88>
			{
				DMA_pH_sample_avg += nutrient_ph_values[j];
 8005760:	4a1d      	ldr	r2, [pc, #116]	; (80057d8 <get_nutrient_ph_value+0xd4>)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005768:	4618      	mov	r0, r3
 800576a:	f7fa fe85 	bl	8000478 <__aeabi_ui2d>
 800576e:	4b19      	ldr	r3, [pc, #100]	; (80057d4 <get_nutrient_ph_value+0xd0>)
 8005770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005774:	f7fa fd44 	bl	8000200 <__adddf3>
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4915      	ldr	r1, [pc, #84]	; (80057d4 <get_nutrient_ph_value+0xd0>)
 800577e:	e9c1 2300 	strd	r2, r3, [r1]
				valid_value_pH++;
 8005782:	4b12      	ldr	r3, [pc, #72]	; (80057cc <get_nutrient_ph_value+0xc8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3301      	adds	r3, #1
 8005788:	4a10      	ldr	r2, [pc, #64]	; (80057cc <get_nutrient_ph_value+0xc8>)
 800578a:	6013      	str	r3, [r2, #0]
		for(int j = 0; j<80; j++ )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3301      	adds	r3, #1
 8005790:	607b      	str	r3, [r7, #4]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b4f      	cmp	r3, #79	; 0x4f
 8005796:	ddca      	ble.n	800572e <get_nutrient_ph_value+0x2a>
			}
		}
	}
	taskEXIT_CRITICAL();
 8005798:	f00f fd90 	bl	80152bc <vPortExitCritical>
	DMA_pH_sample_avg = DMA_pH_sample_avg/valid_value_pH;
 800579c:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <get_nutrient_ph_value+0xd0>)
 800579e:	e9d3 4500 	ldrd	r4, r5, [r3]
 80057a2:	4b0a      	ldr	r3, [pc, #40]	; (80057cc <get_nutrient_ph_value+0xc8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fa fe76 	bl	8000498 <__aeabi_i2d>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4620      	mov	r0, r4
 80057b2:	4629      	mov	r1, r5
 80057b4:	f7fb f804 	bl	80007c0 <__aeabi_ddiv>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	4905      	ldr	r1, [pc, #20]	; (80057d4 <get_nutrient_ph_value+0xd0>)
 80057be:	e9c1 2300 	strd	r2, r3, [r1]
}
 80057c2:	bf00      	nop
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bdb0      	pop	{r4, r5, r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200056c4 	.word	0x200056c4
 80057d0:	200056c8 	.word	0x200056c8
 80057d4:	200056e8 	.word	0x200056e8
 80057d8:	200053fc 	.word	0x200053fc
 80057dc:	20005584 	.word	0x20005584

080057e0 <readPH>:

}


void readPH()
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
	mili_voltage = ((DMA_pH_sample_avg/4096.0)*3.3)*1000;
 80057e4:	4b1a      	ldr	r3, [pc, #104]	; (8005850 <readPH+0x70>)
 80057e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80057ea:	f04f 0200 	mov.w	r2, #0
 80057ee:	4b19      	ldr	r3, [pc, #100]	; (8005854 <readPH+0x74>)
 80057f0:	f7fa ffe6 	bl	80007c0 <__aeabi_ddiv>
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	4610      	mov	r0, r2
 80057fa:	4619      	mov	r1, r3
 80057fc:	a312      	add	r3, pc, #72	; (adr r3, 8005848 <readPH+0x68>)
 80057fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005802:	f7fa feb3 	bl	800056c <__aeabi_dmul>
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	4610      	mov	r0, r2
 800580c:	4619      	mov	r1, r3
 800580e:	f04f 0200 	mov.w	r2, #0
 8005812:	4b11      	ldr	r3, [pc, #68]	; (8005858 <readPH+0x78>)
 8005814:	f7fa feaa 	bl	800056c <__aeabi_dmul>
 8005818:	4602      	mov	r2, r0
 800581a:	460b      	mov	r3, r1
 800581c:	490f      	ldr	r1, [pc, #60]	; (800585c <readPH+0x7c>)
 800581e:	e9c1 2300 	strd	r2, r3, [r1]
	pH = convert_ph(mili_voltage);
 8005822:	4b0e      	ldr	r3, [pc, #56]	; (800585c <readPH+0x7c>)
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	4610      	mov	r0, r2
 800582a:	4619      	mov	r1, r3
 800582c:	f7fb f996 	bl	8000b5c <__aeabi_d2f>
 8005830:	4603      	mov	r3, r0
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff fb58 	bl	8004ee8 <convert_ph>
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4908      	ldr	r1, [pc, #32]	; (8005860 <readPH+0x80>)
 800583e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8005842:	bf00      	nop
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	66666666 	.word	0x66666666
 800584c:	400a6666 	.word	0x400a6666
 8005850:	200056e8 	.word	0x200056e8
 8005854:	40b00000 	.word	0x40b00000
 8005858:	408f4000 	.word	0x408f4000
 800585c:	2000d8a8 	.word	0x2000d8a8
 8005860:	200017b0 	.word	0x200017b0

08005864 <getSensorValues>:


void getSensorValues()
{
 8005864:	b5b0      	push	{r4, r5, r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0

	for(int checkSamples = 0; checkSamples<num_sensor_samples; checkSamples++)			   // sample TDS and PH every half second for 30 times
 800586a:	2300      	movs	r3, #0
 800586c:	607b      	str	r3, [r7, #4]
 800586e:	e01d      	b.n	80058ac <getSensorValues+0x48>
	{
		get_nutrient_ph_value();
 8005870:	f7ff ff48 	bl	8005704 <get_nutrient_ph_value>
		readWaterTDS();
 8005874:	f7ff fe88 	bl	8005588 <readWaterTDS>
		readPH();
 8005878:	f7ff ffb2 	bl	80057e0 <readPH>

		sample_array_TDS[checkSamples] = TDS;
 800587c:	4b3a      	ldr	r3, [pc, #232]	; (8005968 <getSensorValues+0x104>)
 800587e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005882:	483a      	ldr	r0, [pc, #232]	; (800596c <getSensorValues+0x108>)
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	00c9      	lsls	r1, r1, #3
 8005888:	4401      	add	r1, r0
 800588a:	e9c1 2300 	strd	r2, r3, [r1]
		sample_array_pH[checkSamples] = pH;
 800588e:	4b38      	ldr	r3, [pc, #224]	; (8005970 <getSensorValues+0x10c>)
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	4837      	ldr	r0, [pc, #220]	; (8005974 <getSensorValues+0x110>)
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	00c9      	lsls	r1, r1, #3
 800589a:	4401      	add	r1, r0
 800589c:	e9c1 2300 	strd	r2, r3, [r1]
		osDelay(10);
 80058a0:	200a      	movs	r0, #10
 80058a2:	f00d fa0a 	bl	8012cba <osDelay>
	for(int checkSamples = 0; checkSamples<num_sensor_samples; checkSamples++)			   // sample TDS and PH every half second for 30 times
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3301      	adds	r3, #1
 80058aa:	607b      	str	r3, [r7, #4]
 80058ac:	4b32      	ldr	r3, [pc, #200]	; (8005978 <getSensorValues+0x114>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	dbdc      	blt.n	8005870 <getSensorValues+0xc>
	}
	for(int checkSamples = 0; checkSamples<num_sensor_samples; checkSamples++)			   // sample TDS and PH every half second for 30 times
 80058b6:	2300      	movs	r3, #0
 80058b8:	603b      	str	r3, [r7, #0]
 80058ba:	e022      	b.n	8005902 <getSensorValues+0x9e>
	{
		TDS += sample_array_TDS[checkSamples];
 80058bc:	4a2b      	ldr	r2, [pc, #172]	; (800596c <getSensorValues+0x108>)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	00db      	lsls	r3, r3, #3
 80058c2:	4413      	add	r3, r2
 80058c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058c8:	4b27      	ldr	r3, [pc, #156]	; (8005968 <getSensorValues+0x104>)
 80058ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ce:	f7fa fc97 	bl	8000200 <__adddf3>
 80058d2:	4602      	mov	r2, r0
 80058d4:	460b      	mov	r3, r1
 80058d6:	4924      	ldr	r1, [pc, #144]	; (8005968 <getSensorValues+0x104>)
 80058d8:	e9c1 2300 	strd	r2, r3, [r1]
		pH += sample_array_pH[checkSamples];
 80058dc:	4a25      	ldr	r2, [pc, #148]	; (8005974 <getSensorValues+0x110>)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	00db      	lsls	r3, r3, #3
 80058e2:	4413      	add	r3, r2
 80058e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058e8:	4b21      	ldr	r3, [pc, #132]	; (8005970 <getSensorValues+0x10c>)
 80058ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ee:	f7fa fc87 	bl	8000200 <__adddf3>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	491e      	ldr	r1, [pc, #120]	; (8005970 <getSensorValues+0x10c>)
 80058f8:	e9c1 2300 	strd	r2, r3, [r1]
	for(int checkSamples = 0; checkSamples<num_sensor_samples; checkSamples++)			   // sample TDS and PH every half second for 30 times
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	3301      	adds	r3, #1
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	4b1d      	ldr	r3, [pc, #116]	; (8005978 <getSensorValues+0x114>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	683a      	ldr	r2, [r7, #0]
 8005908:	429a      	cmp	r2, r3
 800590a:	dbd7      	blt.n	80058bc <getSensorValues+0x58>
	}
	readWaterTemp();
 800590c:	f7ff fdd2 	bl	80054b4 <readWaterTemp>
	TDS = TDS/num_sensor_samples;
 8005910:	4b15      	ldr	r3, [pc, #84]	; (8005968 <getSensorValues+0x104>)
 8005912:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005916:	4b18      	ldr	r3, [pc, #96]	; (8005978 <getSensorValues+0x114>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4618      	mov	r0, r3
 800591c:	f7fa fdbc 	bl	8000498 <__aeabi_i2d>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	4620      	mov	r0, r4
 8005926:	4629      	mov	r1, r5
 8005928:	f7fa ff4a 	bl	80007c0 <__aeabi_ddiv>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	490d      	ldr	r1, [pc, #52]	; (8005968 <getSensorValues+0x104>)
 8005932:	e9c1 2300 	strd	r2, r3, [r1]
	pH  = pH/num_sensor_samples;
 8005936:	4b0e      	ldr	r3, [pc, #56]	; (8005970 <getSensorValues+0x10c>)
 8005938:	e9d3 4500 	ldrd	r4, r5, [r3]
 800593c:	4b0e      	ldr	r3, [pc, #56]	; (8005978 <getSensorValues+0x114>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4618      	mov	r0, r3
 8005942:	f7fa fda9 	bl	8000498 <__aeabi_i2d>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	4620      	mov	r0, r4
 800594c:	4629      	mov	r1, r5
 800594e:	f7fa ff37 	bl	80007c0 <__aeabi_ddiv>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4906      	ldr	r1, [pc, #24]	; (8005970 <getSensorValues+0x10c>)
 8005958:	e9c1 2300 	strd	r2, r3, [r1]
	waterTempControl();
 800595c:	f7fe f876 	bl	8003a4c <waterTempControl>
}
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bdb0      	pop	{r4, r5, r7, pc}
 8005968:	200017a8 	.word	0x200017a8
 800596c:	20003dc0 	.word	0x20003dc0
 8005970:	200017b0 	.word	0x200017b0
 8005974:	20003eb0 	.word	0x20003eb0
 8005978:	20000098 	.word	0x20000098

0800597c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <HAL_MspInit+0x54>)
 8005988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598a:	4a11      	ldr	r2, [pc, #68]	; (80059d0 <HAL_MspInit+0x54>)
 800598c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005990:	6453      	str	r3, [r2, #68]	; 0x44
 8005992:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <HAL_MspInit+0x54>)
 8005994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800599a:	607b      	str	r3, [r7, #4]
 800599c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800599e:	2300      	movs	r3, #0
 80059a0:	603b      	str	r3, [r7, #0]
 80059a2:	4b0b      	ldr	r3, [pc, #44]	; (80059d0 <HAL_MspInit+0x54>)
 80059a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a6:	4a0a      	ldr	r2, [pc, #40]	; (80059d0 <HAL_MspInit+0x54>)
 80059a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ac:	6413      	str	r3, [r2, #64]	; 0x40
 80059ae:	4b08      	ldr	r3, [pc, #32]	; (80059d0 <HAL_MspInit+0x54>)
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80059ba:	2200      	movs	r2, #0
 80059bc:	210f      	movs	r1, #15
 80059be:	f06f 0001 	mvn.w	r0, #1
 80059c2:	f001 fa78 	bl	8006eb6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059c6:	bf00      	nop
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	40023800 	.word	0x40023800

080059d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08a      	sub	sp, #40	; 0x28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059dc:	f107 0314 	add.w	r3, r7, #20
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	605a      	str	r2, [r3, #4]
 80059e6:	609a      	str	r2, [r3, #8]
 80059e8:	60da      	str	r2, [r3, #12]
 80059ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a33      	ldr	r2, [pc, #204]	; (8005ac0 <HAL_ADC_MspInit+0xec>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d15f      	bne.n	8005ab6 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80059f6:	2300      	movs	r3, #0
 80059f8:	613b      	str	r3, [r7, #16]
 80059fa:	4b32      	ldr	r3, [pc, #200]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 80059fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fe:	4a31      	ldr	r2, [pc, #196]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 8005a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a04:	6453      	str	r3, [r2, #68]	; 0x44
 8005a06:	4b2f      	ldr	r3, [pc, #188]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0e:	613b      	str	r3, [r7, #16]
 8005a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]
 8005a16:	4b2b      	ldr	r3, [pc, #172]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 8005a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1a:	4a2a      	ldr	r2, [pc, #168]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6313      	str	r3, [r2, #48]	; 0x30
 8005a22:	4b28      	ldr	r3, [pc, #160]	; (8005ac4 <HAL_ADC_MspInit+0xf0>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005a2e:	2330      	movs	r3, #48	; 0x30
 8005a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a32:	2303      	movs	r3, #3
 8005a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a36:	2300      	movs	r3, #0
 8005a38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a3a:	f107 0314 	add.w	r3, r7, #20
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4821      	ldr	r0, [pc, #132]	; (8005ac8 <HAL_ADC_MspInit+0xf4>)
 8005a42:	f001 fdcf 	bl	80075e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005a46:	4b21      	ldr	r3, [pc, #132]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a48:	4a21      	ldr	r2, [pc, #132]	; (8005ad0 <HAL_ADC_MspInit+0xfc>)
 8005a4a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005a4c:	4b1f      	ldr	r3, [pc, #124]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a52:	4b1e      	ldr	r3, [pc, #120]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a58:	4b1c      	ldr	r3, [pc, #112]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005a5e:	4b1b      	ldr	r3, [pc, #108]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a64:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a66:	4b19      	ldr	r3, [pc, #100]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a6c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005a6e:	4b17      	ldr	r3, [pc, #92]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a74:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005a76:	4b15      	ldr	r3, [pc, #84]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a7c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005a7e:	4b13      	ldr	r3, [pc, #76]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a84:	4b11      	ldr	r3, [pc, #68]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005a8a:	4810      	ldr	r0, [pc, #64]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a8c:	f001 fa3e 	bl	8006f0c <HAL_DMA_Init>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005a96:	f7fe fd77 	bl	8004588 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a0b      	ldr	r2, [pc, #44]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005a9e:	639a      	str	r2, [r3, #56]	; 0x38
 8005aa0:	4a0a      	ldr	r2, [pc, #40]	; (8005acc <HAL_ADC_MspInit+0xf8>)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2105      	movs	r1, #5
 8005aaa:	2012      	movs	r0, #18
 8005aac:	f001 fa03 	bl	8006eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8005ab0:	2012      	movs	r0, #18
 8005ab2:	f001 fa1c 	bl	8006eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005ab6:	bf00      	nop
 8005ab8:	3728      	adds	r7, #40	; 0x28
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40012000 	.word	0x40012000
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	40020000 	.word	0x40020000
 8005acc:	2000c778 	.word	0x2000c778
 8005ad0:	40026410 	.word	0x40026410

08005ad4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a05      	ldr	r2, [pc, #20]	; (8005af8 <HAL_RTC_MspInit+0x24>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d102      	bne.n	8005aec <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005ae6:	4b05      	ldr	r3, [pc, #20]	; (8005afc <HAL_RTC_MspInit+0x28>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40002800 	.word	0x40002800
 8005afc:	42470e3c 	.word	0x42470e3c

08005b00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a28      	ldr	r2, [pc, #160]	; (8005bb0 <HAL_TIM_Base_MspInit+0xb0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d10e      	bne.n	8005b30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	4b27      	ldr	r3, [pc, #156]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1a:	4a26      	ldr	r2, [pc, #152]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b1c:	f043 0301 	orr.w	r3, r3, #1
 8005b20:	6453      	str	r3, [r2, #68]	; 0x44
 8005b22:	4b24      	ldr	r3, [pc, #144]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8005b2e:	e03a      	b.n	8005ba6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a20      	ldr	r2, [pc, #128]	; (8005bb8 <HAL_TIM_Base_MspInit+0xb8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d10e      	bne.n	8005b58 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	613b      	str	r3, [r7, #16]
 8005b3e:	4b1d      	ldr	r3, [pc, #116]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b42:	4a1c      	ldr	r2, [pc, #112]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b44:	f043 0304 	orr.w	r3, r3, #4
 8005b48:	6413      	str	r3, [r2, #64]	; 0x40
 8005b4a:	4b1a      	ldr	r3, [pc, #104]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	f003 0304 	and.w	r3, r3, #4
 8005b52:	613b      	str	r3, [r7, #16]
 8005b54:	693b      	ldr	r3, [r7, #16]
}
 8005b56:	e026      	b.n	8005ba6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM10)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a17      	ldr	r2, [pc, #92]	; (8005bbc <HAL_TIM_Base_MspInit+0xbc>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d10e      	bne.n	8005b80 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	4b13      	ldr	r3, [pc, #76]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6a:	4a12      	ldr	r2, [pc, #72]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b70:	6453      	str	r3, [r2, #68]	; 0x44
 8005b72:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
}
 8005b7e:	e012      	b.n	8005ba6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a0e      	ldr	r2, [pc, #56]	; (8005bc0 <HAL_TIM_Base_MspInit+0xc0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d10d      	bne.n	8005ba6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	60bb      	str	r3, [r7, #8]
 8005b8e:	4b09      	ldr	r3, [pc, #36]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	4a08      	ldr	r2, [pc, #32]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b98:	6413      	str	r3, [r2, #64]	; 0x40
 8005b9a:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba2:	60bb      	str	r3, [r7, #8]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
}
 8005ba6:	bf00      	nop
 8005ba8:	371c      	adds	r7, #28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bc80      	pop	{r7}
 8005bae:	4770      	bx	lr
 8005bb0:	40010000 	.word	0x40010000
 8005bb4:	40023800 	.word	0x40023800
 8005bb8:	40000800 	.word	0x40000800
 8005bbc:	40014400 	.word	0x40014400
 8005bc0:	40001800 	.word	0x40001800

08005bc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b08a      	sub	sp, #40	; 0x28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bcc:	f107 0314 	add.w	r3, r7, #20
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	605a      	str	r2, [r3, #4]
 8005bd6:	609a      	str	r2, [r3, #8]
 8005bd8:	60da      	str	r2, [r3, #12]
 8005bda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a24      	ldr	r2, [pc, #144]	; (8005c74 <HAL_TIM_MspPostInit+0xb0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d11f      	bne.n	8005c26 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005be6:	2300      	movs	r3, #0
 8005be8:	613b      	str	r3, [r7, #16]
 8005bea:	4b23      	ldr	r3, [pc, #140]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bee:	4a22      	ldr	r2, [pc, #136]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005bf0:	f043 0310 	orr.w	r3, r3, #16
 8005bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8005bf6:	4b20      	ldr	r3, [pc, #128]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	613b      	str	r3, [r7, #16]
 8005c00:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = heat_cool_fan_speed_Pin|system_fan_speed_Pin;
 8005c02:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8005c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c08:	2302      	movs	r3, #2
 8005c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c10:	2300      	movs	r3, #0
 8005c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005c14:	2301      	movs	r3, #1
 8005c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005c18:	f107 0314 	add.w	r3, r7, #20
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	4817      	ldr	r0, [pc, #92]	; (8005c7c <HAL_TIM_MspPostInit+0xb8>)
 8005c20:	f001 fce0 	bl	80075e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8005c24:	e022      	b.n	8005c6c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM10)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a15      	ldr	r2, [pc, #84]	; (8005c80 <HAL_TIM_MspPostInit+0xbc>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d11d      	bne.n	8005c6c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c30:	2300      	movs	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]
 8005c34:	4b10      	ldr	r3, [pc, #64]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c38:	4a0f      	ldr	r2, [pc, #60]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005c3a:	f043 0320 	orr.w	r3, r3, #32
 8005c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8005c40:	4b0d      	ldr	r3, [pc, #52]	; (8005c78 <HAL_TIM_MspPostInit+0xb4>)
 8005c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	60fb      	str	r3, [r7, #12]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = plant_fan_speed_Pin;
 8005c4c:	2340      	movs	r3, #64	; 0x40
 8005c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c50:	2302      	movs	r3, #2
 8005c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c54:	2300      	movs	r3, #0
 8005c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(plant_fan_speed_GPIO_Port, &GPIO_InitStruct);
 8005c60:	f107 0314 	add.w	r3, r7, #20
 8005c64:	4619      	mov	r1, r3
 8005c66:	4807      	ldr	r0, [pc, #28]	; (8005c84 <HAL_TIM_MspPostInit+0xc0>)
 8005c68:	f001 fcbc 	bl	80075e4 <HAL_GPIO_Init>
}
 8005c6c:	bf00      	nop
 8005c6e:	3728      	adds	r7, #40	; 0x28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40010000 	.word	0x40010000
 8005c78:	40023800 	.word	0x40023800
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40014400 	.word	0x40014400
 8005c84:	40021400 	.word	0x40021400

08005c88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b08c      	sub	sp, #48	; 0x30
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005c90:	2300      	movs	r3, #0
 8005c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005c98:	2200      	movs	r2, #0
 8005c9a:	6879      	ldr	r1, [r7, #4]
 8005c9c:	2036      	movs	r0, #54	; 0x36
 8005c9e:	f001 f90a 	bl	8006eb6 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005ca2:	2036      	movs	r0, #54	; 0x36
 8005ca4:	f001 f923 	bl	8006eee <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	4b1f      	ldr	r3, [pc, #124]	; (8005d2c <HAL_InitTick+0xa4>)
 8005cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb0:	4a1e      	ldr	r2, [pc, #120]	; (8005d2c <HAL_InitTick+0xa4>)
 8005cb2:	f043 0310 	orr.w	r3, r3, #16
 8005cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	; (8005d2c <HAL_InitTick+0xa4>)
 8005cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005cc4:	f107 0210 	add.w	r2, r7, #16
 8005cc8:	f107 0314 	add.w	r3, r7, #20
 8005ccc:	4611      	mov	r1, r2
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f003 fff2 	bl	8009cb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005cd4:	f003 ffce 	bl	8009c74 <HAL_RCC_GetPCLK1Freq>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce0:	4a13      	ldr	r2, [pc, #76]	; (8005d30 <HAL_InitTick+0xa8>)
 8005ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce6:	0c9b      	lsrs	r3, r3, #18
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005cec:	4b11      	ldr	r3, [pc, #68]	; (8005d34 <HAL_InitTick+0xac>)
 8005cee:	4a12      	ldr	r2, [pc, #72]	; (8005d38 <HAL_InitTick+0xb0>)
 8005cf0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005cf2:	4b10      	ldr	r3, [pc, #64]	; (8005d34 <HAL_InitTick+0xac>)
 8005cf4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005cf8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005cfa:	4a0e      	ldr	r2, [pc, #56]	; (8005d34 <HAL_InitTick+0xac>)
 8005cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005d00:	4b0c      	ldr	r3, [pc, #48]	; (8005d34 <HAL_InitTick+0xac>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d06:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <HAL_InitTick+0xac>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005d0c:	4809      	ldr	r0, [pc, #36]	; (8005d34 <HAL_InitTick+0xac>)
 8005d0e:	f004 fda2 	bl	800a856 <HAL_TIM_Base_Init>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d104      	bne.n	8005d22 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8005d18:	4806      	ldr	r0, [pc, #24]	; (8005d34 <HAL_InitTick+0xac>)
 8005d1a:	f004 fdeb 	bl	800a8f4 <HAL_TIM_Base_Start_IT>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	e000      	b.n	8005d24 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3730      	adds	r7, #48	; 0x30
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	40023800 	.word	0x40023800
 8005d30:	431bde83 	.word	0x431bde83
 8005d34:	2000d8b4 	.word	0x2000d8b4
 8005d38:	40001000 	.word	0x40001000

08005d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005d40:	e7fe      	b.n	8005d40 <NMI_Handler+0x4>

08005d42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005d42:	b480      	push	{r7}
 8005d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005d46:	e7fe      	b.n	8005d46 <HardFault_Handler+0x4>

08005d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005d4c:	e7fe      	b.n	8005d4c <MemManage_Handler+0x4>

08005d4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005d52:	e7fe      	b.n	8005d52 <BusFault_Handler+0x4>

08005d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005d54:	b480      	push	{r7}
 8005d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005d58:	e7fe      	b.n	8005d58 <UsageFault_Handler+0x4>

08005d5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005d5e:	bf00      	nop
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr
	...

08005d68 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005d6c:	4802      	ldr	r0, [pc, #8]	; (8005d78 <ADC_IRQHandler+0x10>)
 8005d6e:	f000 fb00 	bl	8006372 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8005d72:	bf00      	nop
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	200096bc 	.word	0x200096bc

08005d7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d80:	4802      	ldr	r0, [pc, #8]	; (8005d8c <TIM6_DAC_IRQHandler+0x10>)
 8005d82:	f004 ff45 	bl	800ac10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005d86:	bf00      	nop
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	2000d8b4 	.word	0x2000d8b4

08005d90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005d94:	4802      	ldr	r0, [pc, #8]	; (8005da0 <DMA2_Stream0_IRQHandler+0x10>)
 8005d96:	f001 f9bf 	bl	8007118 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005d9a:	bf00      	nop
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	2000c778 	.word	0x2000c778

08005da4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8005da8:	4802      	ldr	r0, [pc, #8]	; (8005db4 <OTG_FS_IRQHandler+0x10>)
 8005daa:	f002 f86b 	bl	8007e84 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005dae:	bf00      	nop
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	2000e184 	.word	0x2000e184

08005db8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005db8:	b480      	push	{r7}
 8005dba:	af00      	add	r7, sp, #0
	return 1;
 8005dbc:	2301      	movs	r3, #1
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr

08005dc6 <_kill>:

int _kill(int pid, int sig)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b082      	sub	sp, #8
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005dd0:	f010 f85c 	bl	8015e8c <__errno>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2216      	movs	r2, #22
 8005dd8:	601a      	str	r2, [r3, #0]
	return -1;
 8005dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <_exit>:

void _exit (int status)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b082      	sub	sp, #8
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005dee:	f04f 31ff 	mov.w	r1, #4294967295
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7ff ffe7 	bl	8005dc6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005df8:	e7fe      	b.n	8005df8 <_exit+0x12>

08005dfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b086      	sub	sp, #24
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	60f8      	str	r0, [r7, #12]
 8005e02:	60b9      	str	r1, [r7, #8]
 8005e04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	e00a      	b.n	8005e22 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005e0c:	f3af 8000 	nop.w
 8005e10:	4601      	mov	r1, r0
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	1c5a      	adds	r2, r3, #1
 8005e16:	60ba      	str	r2, [r7, #8]
 8005e18:	b2ca      	uxtb	r2, r1
 8005e1a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	617b      	str	r3, [r7, #20]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	dbf0      	blt.n	8005e0c <_read+0x12>
	}

return len;
 8005e2a:	687b      	ldr	r3, [r7, #4]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
 8005e44:	e009      	b.n	8005e5a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	60ba      	str	r2, [r7, #8]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	3301      	adds	r3, #1
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	dbf1      	blt.n	8005e46 <_write+0x12>
	}
	return len;
 8005e62:	687b      	ldr	r3, [r7, #4]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3718      	adds	r7, #24
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <_close>:

int _close(int file)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
	return -1;
 8005e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bc80      	pop	{r7}
 8005e80:	4770      	bx	lr

08005e82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e92:	605a      	str	r2, [r3, #4]
	return 0;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bc80      	pop	{r7}
 8005e9e:	4770      	bx	lr

08005ea0 <_isatty>:

int _isatty(int file)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
	return 1;
 8005ea8:	2301      	movs	r3, #1
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr

08005eb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
	return 0;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bc80      	pop	{r7}
 8005eca:	4770      	bx	lr

08005ecc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ed4:	4a14      	ldr	r2, [pc, #80]	; (8005f28 <_sbrk+0x5c>)
 8005ed6:	4b15      	ldr	r3, [pc, #84]	; (8005f2c <_sbrk+0x60>)
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ee0:	4b13      	ldr	r3, [pc, #76]	; (8005f30 <_sbrk+0x64>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d102      	bne.n	8005eee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ee8:	4b11      	ldr	r3, [pc, #68]	; (8005f30 <_sbrk+0x64>)
 8005eea:	4a12      	ldr	r2, [pc, #72]	; (8005f34 <_sbrk+0x68>)
 8005eec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005eee:	4b10      	ldr	r3, [pc, #64]	; (8005f30 <_sbrk+0x64>)
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d207      	bcs.n	8005f0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005efc:	f00f ffc6 	bl	8015e8c <__errno>
 8005f00:	4603      	mov	r3, r0
 8005f02:	220c      	movs	r2, #12
 8005f04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005f06:	f04f 33ff 	mov.w	r3, #4294967295
 8005f0a:	e009      	b.n	8005f20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005f0c:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <_sbrk+0x64>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005f12:	4b07      	ldr	r3, [pc, #28]	; (8005f30 <_sbrk+0x64>)
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4413      	add	r3, r2
 8005f1a:	4a05      	ldr	r2, [pc, #20]	; (8005f30 <_sbrk+0x64>)
 8005f1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	2001c000 	.word	0x2001c000
 8005f2c:	00000800 	.word	0x00000800
 8005f30:	200056f0 	.word	0x200056f0
 8005f34:	2000e498 	.word	0x2000e498

08005f38 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f3c:	bf00      	nop
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <DWT_Delay_Init>:
#include "main.h"
#include "sensors.h"
#include "water_temp_driver.h"

uint32_t DWT_Delay_Init(void)
{
 8005f44:	b480      	push	{r7}
 8005f46:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8005f48:	4b14      	ldr	r3, [pc, #80]	; (8005f9c <DWT_Delay_Init+0x58>)
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	4a13      	ldr	r2, [pc, #76]	; (8005f9c <DWT_Delay_Init+0x58>)
 8005f4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f52:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8005f54:	4b11      	ldr	r3, [pc, #68]	; (8005f9c <DWT_Delay_Init+0x58>)
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	4a10      	ldr	r2, [pc, #64]	; (8005f9c <DWT_Delay_Init+0x58>)
 8005f5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f5e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8005f60:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a0e      	ldr	r2, [pc, #56]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f66:	f023 0301 	bic.w	r3, r3, #1
 8005f6a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8005f6c:	4b0c      	ldr	r3, [pc, #48]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a0b      	ldr	r2, [pc, #44]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f72:	f043 0301 	orr.w	r3, r3, #1
 8005f76:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8005f78:	4b09      	ldr	r3, [pc, #36]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8005f7e:	bf00      	nop
    __ASM volatile ("NOP");
 8005f80:	bf00      	nop
    __ASM volatile ("NOP");
 8005f82:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8005f84:	4b06      	ldr	r3, [pc, #24]	; (8005fa0 <DWT_Delay_Init+0x5c>)
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	e000      	b.n	8005f92 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8005f90:	2301      	movs	r3, #1
    }
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc80      	pop	{r7}
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	e000edf0 	.word	0xe000edf0
 8005fa0:	e0001000 	.word	0xe0001000

08005fa4 <DWT_Delay_us>:

 void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8005fac:	4b0f      	ldr	r3, [pc, #60]	; (8005fec <DWT_Delay_us+0x48>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8005fb2:	f003 fe55 	bl	8009c60 <HAL_RCC_GetHCLKFreq>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	4a0d      	ldr	r2, [pc, #52]	; (8005ff0 <DWT_Delay_us+0x4c>)
 8005fba:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbe:	0c9b      	lsrs	r3, r3, #18
 8005fc0:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	fb02 f303 	mul.w	r3, r2, r3
 8005fca:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 8005fcc:	bf00      	nop
 8005fce:	4b07      	ldr	r3, [pc, #28]	; (8005fec <DWT_Delay_us+0x48>)
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1ad2      	subs	r2, r2, r3
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	1acb      	subs	r3, r1, r3
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d3f6      	bcc.n	8005fce <DWT_Delay_us+0x2a>
}
 8005fe0:	bf00      	nop
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	e0001000 	.word	0xe0001000
 8005ff0:	431bde83 	.word	0x431bde83

08005ff4 <DS18B20_Start>:


uint8_t DS18B20_Start (void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);   // set the pin as output
 8005ffe:	2104      	movs	r1, #4
 8006000:	4813      	ldr	r0, [pc, #76]	; (8006050 <DS18B20_Start+0x5c>)
 8006002:	f000 f8ab 	bl	800615c <Set_Pin_Output>
	HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin low
 8006006:	2200      	movs	r2, #0
 8006008:	2104      	movs	r1, #4
 800600a:	4811      	ldr	r0, [pc, #68]	; (8006050 <DS18B20_Start+0x5c>)
 800600c:	f001 fc9f 	bl	800794e <HAL_GPIO_WritePin>
	DWT_Delay_us (480);   // delay according to datasheet
 8006010:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8006014:	f7ff ffc6 	bl	8005fa4 <DWT_Delay_us>

	Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);    // set the pin as input
 8006018:	2104      	movs	r1, #4
 800601a:	480d      	ldr	r0, [pc, #52]	; (8006050 <DS18B20_Start+0x5c>)
 800601c:	f000 f8bc 	bl	8006198 <Set_Pin_Input>
	DWT_Delay_us (80);    // delay according to datasheet
 8006020:	2050      	movs	r0, #80	; 0x50
 8006022:	f7ff ffbf 	bl	8005fa4 <DWT_Delay_us>

	if (!(HAL_GPIO_ReadPin (water_temp_GPIO_Port, water_temp_Pin))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8006026:	2104      	movs	r1, #4
 8006028:	4809      	ldr	r0, [pc, #36]	; (8006050 <DS18B20_Start+0x5c>)
 800602a:	f001 fc79 	bl	8007920 <HAL_GPIO_ReadPin>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d102      	bne.n	800603a <DS18B20_Start+0x46>
 8006034:	2301      	movs	r3, #1
 8006036:	71fb      	strb	r3, [r7, #7]
 8006038:	e001      	b.n	800603e <DS18B20_Start+0x4a>
	else Response = -1;
 800603a:	23ff      	movs	r3, #255	; 0xff
 800603c:	71fb      	strb	r3, [r7, #7]

	DWT_Delay_us (400); // 480 us delay totally.
 800603e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006042:	f7ff ffaf 	bl	8005fa4 <DWT_Delay_us>

	return Response;
 8006046:	79fb      	ldrb	r3, [r7, #7]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	40020400 	.word	0x40020400

08006054 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);  // set as output
 800605e:	2104      	movs	r1, #4
 8006060:	481e      	ldr	r0, [pc, #120]	; (80060dc <DS18B20_Write+0x88>)
 8006062:	f000 f87b 	bl	800615c <Set_Pin_Output>

	for (int i=0; i<8; i++)
 8006066:	2300      	movs	r3, #0
 8006068:	60fb      	str	r3, [r7, #12]
 800606a:	e02e      	b.n	80060ca <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 800606c:	79fa      	ldrb	r2, [r7, #7]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	fa42 f303 	asr.w	r3, r2, r3
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d013      	beq.n	80060a4 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);  // set as output
 800607c:	2104      	movs	r1, #4
 800607e:	4817      	ldr	r0, [pc, #92]	; (80060dc <DS18B20_Write+0x88>)
 8006080:	f000 f86c 	bl	800615c <Set_Pin_Output>
			HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin LOW
 8006084:	2200      	movs	r2, #0
 8006086:	2104      	movs	r1, #4
 8006088:	4814      	ldr	r0, [pc, #80]	; (80060dc <DS18B20_Write+0x88>)
 800608a:	f001 fc60 	bl	800794e <HAL_GPIO_WritePin>
			DWT_Delay_us (5);  // wait for 1 us
 800608e:	2005      	movs	r0, #5
 8006090:	f7ff ff88 	bl	8005fa4 <DWT_Delay_us>

			Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);  // set as input
 8006094:	2104      	movs	r1, #4
 8006096:	4811      	ldr	r0, [pc, #68]	; (80060dc <DS18B20_Write+0x88>)
 8006098:	f000 f87e 	bl	8006198 <Set_Pin_Input>
			DWT_Delay_us (65);  // wait for 60 us
 800609c:	2041      	movs	r0, #65	; 0x41
 800609e:	f7ff ff81 	bl	8005fa4 <DWT_Delay_us>
 80060a2:	e00f      	b.n	80060c4 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);
 80060a4:	2104      	movs	r1, #4
 80060a6:	480d      	ldr	r0, [pc, #52]	; (80060dc <DS18B20_Write+0x88>)
 80060a8:	f000 f858 	bl	800615c <Set_Pin_Output>
			HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin LOW
 80060ac:	2200      	movs	r2, #0
 80060ae:	2104      	movs	r1, #4
 80060b0:	480a      	ldr	r0, [pc, #40]	; (80060dc <DS18B20_Write+0x88>)
 80060b2:	f001 fc4c 	bl	800794e <HAL_GPIO_WritePin>
			DWT_Delay_us (65);  // wait for 60 us
 80060b6:	2041      	movs	r0, #65	; 0x41
 80060b8:	f7ff ff74 	bl	8005fa4 <DWT_Delay_us>

			Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);
 80060bc:	2104      	movs	r1, #4
 80060be:	4807      	ldr	r0, [pc, #28]	; (80060dc <DS18B20_Write+0x88>)
 80060c0:	f000 f86a 	bl	8006198 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	3301      	adds	r3, #1
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2b07      	cmp	r3, #7
 80060ce:	ddcd      	ble.n	800606c <DS18B20_Write+0x18>
		}
	}
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	40020400 	.word	0x40020400

080060e0 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
	uint8_t value=0;
 80060e6:	2300      	movs	r3, #0
 80060e8:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);
 80060ea:	2104      	movs	r1, #4
 80060ec:	481a      	ldr	r0, [pc, #104]	; (8006158 <DS18B20_Read+0x78>)
 80060ee:	f000 f853 	bl	8006198 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 80060f2:	2300      	movs	r3, #0
 80060f4:	603b      	str	r3, [r7, #0]
 80060f6:	e026      	b.n	8006146 <DS18B20_Read+0x66>
	{
		Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);   // set as output
 80060f8:	2104      	movs	r1, #4
 80060fa:	4817      	ldr	r0, [pc, #92]	; (8006158 <DS18B20_Read+0x78>)
 80060fc:	f000 f82e 	bl	800615c <Set_Pin_Output>

		HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the data pin LOW
 8006100:	2200      	movs	r2, #0
 8006102:	2104      	movs	r1, #4
 8006104:	4814      	ldr	r0, [pc, #80]	; (8006158 <DS18B20_Read+0x78>)
 8006106:	f001 fc22 	bl	800794e <HAL_GPIO_WritePin>
		DWT_Delay_us (5);  // wait for > 1us
 800610a:	2005      	movs	r0, #5
 800610c:	f7ff ff4a 	bl	8005fa4 <DWT_Delay_us>

		Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);  // set as input
 8006110:	2104      	movs	r1, #4
 8006112:	4811      	ldr	r0, [pc, #68]	; (8006158 <DS18B20_Read+0x78>)
 8006114:	f000 f840 	bl	8006198 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (water_temp_GPIO_Port, water_temp_Pin))  // if the pin is HIGH
 8006118:	2104      	movs	r1, #4
 800611a:	480f      	ldr	r0, [pc, #60]	; (8006158 <DS18B20_Read+0x78>)
 800611c:	f001 fc00 	bl	8007920 <HAL_GPIO_ReadPin>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d009      	beq.n	800613a <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 8006126:	2201      	movs	r2, #1
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	fa02 f303 	lsl.w	r3, r2, r3
 800612e:	b25a      	sxtb	r2, r3
 8006130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006134:	4313      	orrs	r3, r2
 8006136:	b25b      	sxtb	r3, r3
 8006138:	71fb      	strb	r3, [r7, #7]
		}
		DWT_Delay_us (50);  // wait for 60 us
 800613a:	2032      	movs	r0, #50	; 0x32
 800613c:	f7ff ff32 	bl	8005fa4 <DWT_Delay_us>
	for (int i=0;i<8;i++)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	3301      	adds	r3, #1
 8006144:	603b      	str	r3, [r7, #0]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b07      	cmp	r3, #7
 800614a:	ddd5      	ble.n	80060f8 <DS18B20_Read+0x18>
	}
	return value;
 800614c:	79fb      	ldrb	r3, [r7, #7]
}
 800614e:	4618      	mov	r0, r3
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	40020400 	.word	0x40020400

0800615c <Set_Pin_Output>:


void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006168:	f107 030c 	add.w	r3, r7, #12
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
 8006170:	605a      	str	r2, [r3, #4]
 8006172:	609a      	str	r2, [r3, #8]
 8006174:	60da      	str	r2, [r3, #12]
 8006176:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8006178:	887b      	ldrh	r3, [r7, #2]
 800617a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800617c:	2301      	movs	r3, #1
 800617e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006180:	2300      	movs	r3, #0
 8006182:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8006184:	f107 030c 	add.w	r3, r7, #12
 8006188:	4619      	mov	r1, r3
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f001 fa2a 	bl	80075e4 <HAL_GPIO_Init>
}
 8006190:	bf00      	nop
 8006192:	3720      	adds	r7, #32
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b088      	sub	sp, #32
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061a4:	f107 030c 	add.w	r3, r7, #12
 80061a8:	2200      	movs	r2, #0
 80061aa:	601a      	str	r2, [r3, #0]
 80061ac:	605a      	str	r2, [r3, #4]
 80061ae:	609a      	str	r2, [r3, #8]
 80061b0:	60da      	str	r2, [r3, #12]
 80061b2:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80061b4:	887b      	ldrh	r3, [r7, #2]
 80061b6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061b8:	2300      	movs	r3, #0
 80061ba:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061bc:	2301      	movs	r3, #1
 80061be:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	4619      	mov	r1, r3
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f001 fa0c 	bl	80075e4 <HAL_GPIO_Init>
}
 80061cc:	bf00      	nop
 80061ce:	3720      	adds	r7, #32
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80061d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800620c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80061d8:	480d      	ldr	r0, [pc, #52]	; (8006210 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80061da:	490e      	ldr	r1, [pc, #56]	; (8006214 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80061dc:	4a0e      	ldr	r2, [pc, #56]	; (8006218 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80061de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80061e0:	e002      	b.n	80061e8 <LoopCopyDataInit>

080061e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80061e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80061e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80061e6:	3304      	adds	r3, #4

080061e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80061e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80061ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80061ec:	d3f9      	bcc.n	80061e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80061ee:	4a0b      	ldr	r2, [pc, #44]	; (800621c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80061f0:	4c0b      	ldr	r4, [pc, #44]	; (8006220 <LoopFillZerobss+0x26>)
  movs r3, #0
 80061f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061f4:	e001      	b.n	80061fa <LoopFillZerobss>

080061f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061f8:	3204      	adds	r2, #4

080061fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061fc:	d3fb      	bcc.n	80061f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80061fe:	f7ff fe9b 	bl	8005f38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006202:	f00f ff3f 	bl	8016084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006206:	f7fd fd6d 	bl	8003ce4 <main>
  bx  lr
 800620a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800620c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8006210:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006214:	2000040c 	.word	0x2000040c
  ldr r2, =_sidata
 8006218:	0801ae84 	.word	0x0801ae84
  ldr r2, =_sbss
 800621c:	20000410 	.word	0x20000410
  ldr r4, =_ebss
 8006220:	2000e498 	.word	0x2000e498

08006224 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006224:	e7fe      	b.n	8006224 <CAN1_RX0_IRQHandler>
	...

08006228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800622c:	4b0e      	ldr	r3, [pc, #56]	; (8006268 <HAL_Init+0x40>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a0d      	ldr	r2, [pc, #52]	; (8006268 <HAL_Init+0x40>)
 8006232:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006236:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8006238:	4b0b      	ldr	r3, [pc, #44]	; (8006268 <HAL_Init+0x40>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a0a      	ldr	r2, [pc, #40]	; (8006268 <HAL_Init+0x40>)
 800623e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006242:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006244:	4b08      	ldr	r3, [pc, #32]	; (8006268 <HAL_Init+0x40>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a07      	ldr	r2, [pc, #28]	; (8006268 <HAL_Init+0x40>)
 800624a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800624e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006250:	2003      	movs	r0, #3
 8006252:	f000 fe25 	bl	8006ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006256:	200f      	movs	r0, #15
 8006258:	f7ff fd16 	bl	8005c88 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800625c:	f7ff fb8e 	bl	800597c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	40023c00 	.word	0x40023c00

0800626c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006270:	4b05      	ldr	r3, [pc, #20]	; (8006288 <HAL_IncTick+0x1c>)
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	461a      	mov	r2, r3
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <HAL_IncTick+0x20>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4413      	add	r3, r2
 800627c:	4a03      	ldr	r2, [pc, #12]	; (800628c <HAL_IncTick+0x20>)
 800627e:	6013      	str	r3, [r2, #0]
}
 8006280:	bf00      	nop
 8006282:	46bd      	mov	sp, r7
 8006284:	bc80      	pop	{r7}
 8006286:	4770      	bx	lr
 8006288:	20000210 	.word	0x20000210
 800628c:	2000d8fc 	.word	0x2000d8fc

08006290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006290:	b480      	push	{r7}
 8006292:	af00      	add	r7, sp, #0
  return uwTick;
 8006294:	4b02      	ldr	r3, [pc, #8]	; (80062a0 <HAL_GetTick+0x10>)
 8006296:	681b      	ldr	r3, [r3, #0]
}
 8006298:	4618      	mov	r0, r3
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr
 80062a0:	2000d8fc 	.word	0x2000d8fc

080062a4 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062ac:	f7ff fff0 	bl	8006290 <HAL_GetTick>
 80062b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062bc:	d005      	beq.n	80062ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062be:	4b0a      	ldr	r3, [pc, #40]	; (80062e8 <HAL_Delay+0x44>)
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	4413      	add	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062ca:	bf00      	nop
 80062cc:	f7ff ffe0 	bl	8006290 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d8f7      	bhi.n	80062cc <HAL_Delay+0x28>
  {
  }
}
 80062dc:	bf00      	nop
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	20000210 	.word	0x20000210

080062ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062f4:	2300      	movs	r3, #0
 80062f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e033      	b.n	800636a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	2b00      	cmp	r3, #0
 8006308:	d109      	bne.n	800631e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7ff fb62 	bl	80059d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006322:	f003 0310 	and.w	r3, r3, #16
 8006326:	2b00      	cmp	r3, #0
 8006328:	d118      	bne.n	800635c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006332:	f023 0302 	bic.w	r3, r3, #2
 8006336:	f043 0202 	orr.w	r2, r3, #2
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 fb72 	bl	8006a28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	f023 0303 	bic.w	r3, r3, #3
 8006352:	f043 0201 	orr.w	r2, r3, #1
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	641a      	str	r2, [r3, #64]	; 0x40
 800635a:	e001      	b.n	8006360 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006368:	7bfb      	ldrb	r3, [r7, #15]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b084      	sub	sp, #16
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]
 800637e:	2300      	movs	r3, #0
 8006380:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b02      	cmp	r3, #2
 800638e:	bf0c      	ite	eq
 8006390:	2301      	moveq	r3, #1
 8006392:	2300      	movne	r3, #0
 8006394:	b2db      	uxtb	r3, r3
 8006396:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f003 0320 	and.w	r3, r3, #32
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	bf0c      	ite	eq
 80063a6:	2301      	moveq	r3, #1
 80063a8:	2300      	movne	r3, #0
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d049      	beq.n	8006448 <HAL_ADC_IRQHandler+0xd6>
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d046      	beq.n	8006448 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063be:	f003 0310 	and.w	r3, r3, #16
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d105      	bne.n	80063d2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d12b      	bne.n	8006438 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d127      	bne.n	8006438 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d006      	beq.n	8006404 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006400:	2b00      	cmp	r3, #0
 8006402:	d119      	bne.n	8006438 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0220 	bic.w	r2, r2, #32
 8006412:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006418:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006424:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d105      	bne.n	8006438 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006430:	f043 0201 	orr.w	r2, r3, #1
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f7fe f86f 	bl	800451c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f06f 0212 	mvn.w	r2, #18
 8006446:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b04      	cmp	r3, #4
 8006454:	bf0c      	ite	eq
 8006456:	2301      	moveq	r3, #1
 8006458:	2300      	movne	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006468:	2b80      	cmp	r3, #128	; 0x80
 800646a:	bf0c      	ite	eq
 800646c:	2301      	moveq	r3, #1
 800646e:	2300      	movne	r3, #0
 8006470:	b2db      	uxtb	r3, r3
 8006472:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d057      	beq.n	800652a <HAL_ADC_IRQHandler+0x1b8>
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d054      	beq.n	800652a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	f003 0310 	and.w	r3, r3, #16
 8006488:	2b00      	cmp	r3, #0
 800648a:	d105      	bne.n	8006498 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006490:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d139      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d006      	beq.n	80064c2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d12b      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d124      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d11d      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d119      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064f4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800650a:	2b00      	cmp	r3, #0
 800650c:	d105      	bne.n	800651a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006512:	f043 0201 	orr.w	r2, r3, #1
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fc0c 	bl	8006d38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 020c 	mvn.w	r2, #12
 8006528:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b01      	cmp	r3, #1
 8006536:	bf0c      	ite	eq
 8006538:	2301      	moveq	r3, #1
 800653a:	2300      	movne	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800654a:	2b40      	cmp	r3, #64	; 0x40
 800654c:	bf0c      	ite	eq
 800654e:	2301      	moveq	r3, #1
 8006550:	2300      	movne	r3, #0
 8006552:	b2db      	uxtb	r3, r3
 8006554:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d017      	beq.n	800658c <HAL_ADC_IRQHandler+0x21a>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d014      	beq.n	800658c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b01      	cmp	r3, #1
 800656e:	d10d      	bne.n	800658c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006574:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f920 	bl	80067c2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f06f 0201 	mvn.w	r2, #1
 800658a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0320 	and.w	r3, r3, #32
 8006596:	2b20      	cmp	r3, #32
 8006598:	bf0c      	ite	eq
 800659a:	2301      	moveq	r3, #1
 800659c:	2300      	movne	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80065b0:	bf0c      	ite	eq
 80065b2:	2301      	moveq	r3, #1
 80065b4:	2300      	movne	r3, #0
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d015      	beq.n	80065ec <HAL_ADC_IRQHandler+0x27a>
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d012      	beq.n	80065ec <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ca:	f043 0202 	orr.w	r2, r3, #2
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f06f 0220 	mvn.w	r2, #32
 80065da:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f8f9 	bl	80067d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f06f 0220 	mvn.w	r2, #32
 80065ea:	601a      	str	r2, [r3, #0]
  }
}
 80065ec:	bf00      	nop
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006600:	2300      	movs	r3, #0
 8006602:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800660a:	2b01      	cmp	r3, #1
 800660c:	d101      	bne.n	8006612 <HAL_ADC_Start_DMA+0x1e>
 800660e:	2302      	movs	r3, #2
 8006610:	e0bc      	b.n	800678c <HAL_ADC_Start_DMA+0x198>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b01      	cmp	r3, #1
 8006626:	d018      	beq.n	800665a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0201 	orr.w	r2, r2, #1
 8006636:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006638:	4b56      	ldr	r3, [pc, #344]	; (8006794 <HAL_ADC_Start_DMA+0x1a0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a56      	ldr	r2, [pc, #344]	; (8006798 <HAL_ADC_Start_DMA+0x1a4>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	0c9a      	lsrs	r2, r3, #18
 8006644:	4613      	mov	r3, r2
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	4413      	add	r3, r2
 800664a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800664c:	e002      	b.n	8006654 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	3b01      	subs	r3, #1
 8006652:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1f9      	bne.n	800664e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b01      	cmp	r3, #1
 8006666:	f040 8084 	bne.w	8006772 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006672:	f023 0301 	bic.w	r3, r3, #1
 8006676:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006688:	2b00      	cmp	r3, #0
 800668a:	d007      	beq.n	800669c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006694:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066a8:	d106      	bne.n	80066b8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ae:	f023 0206 	bic.w	r2, r3, #6
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	645a      	str	r2, [r3, #68]	; 0x44
 80066b6:	e002      	b.n	80066be <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2200      	movs	r2, #0
 80066bc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ca:	4a34      	ldr	r2, [pc, #208]	; (800679c <HAL_ADC_Start_DMA+0x1a8>)
 80066cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d2:	4a33      	ldr	r2, [pc, #204]	; (80067a0 <HAL_ADC_Start_DMA+0x1ac>)
 80066d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066da:	4a32      	ldr	r2, [pc, #200]	; (80067a4 <HAL_ADC_Start_DMA+0x1b0>)
 80066dc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80066e6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80066f6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689a      	ldr	r2, [r3, #8]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006706:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	334c      	adds	r3, #76	; 0x4c
 8006712:	4619      	mov	r1, r3
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f000 fca6 	bl	8007068 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800671c:	4b22      	ldr	r3, [pc, #136]	; (80067a8 <HAL_ADC_Start_DMA+0x1b4>)
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f003 031f 	and.w	r3, r3, #31
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10f      	bne.n	8006748 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d129      	bne.n	800678a <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006744:	609a      	str	r2, [r3, #8]
 8006746:	e020      	b.n	800678a <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a17      	ldr	r2, [pc, #92]	; (80067ac <HAL_ADC_Start_DMA+0x1b8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d11b      	bne.n	800678a <HAL_ADC_Start_DMA+0x196>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d114      	bne.n	800678a <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800676e:	609a      	str	r2, [r3, #8]
 8006770:	e00b      	b.n	800678a <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006776:	f043 0210 	orr.w	r2, r3, #16
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006782:	f043 0201 	orr.w	r2, r3, #1
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	20000208 	.word	0x20000208
 8006798:	431bde83 	.word	0x431bde83
 800679c:	08006c35 	.word	0x08006c35
 80067a0:	08006cef 	.word	0x08006cef
 80067a4:	08006d0b 	.word	0x08006d0b
 80067a8:	40012300 	.word	0x40012300
 80067ac:	40012000 	.word	0x40012000

080067b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr

080067c2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80067ca:	bf00      	nop
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bc80      	pop	{r7}
 80067d2:	4770      	bx	lr

080067d4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bc80      	pop	{r7}
 80067e4:	4770      	bx	lr
	...

080067e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d101      	bne.n	8006804 <HAL_ADC_ConfigChannel+0x1c>
 8006800:	2302      	movs	r3, #2
 8006802:	e103      	b.n	8006a0c <HAL_ADC_ConfigChannel+0x224>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b09      	cmp	r3, #9
 8006812:	d925      	bls.n	8006860 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68d9      	ldr	r1, [r3, #12]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	461a      	mov	r2, r3
 8006822:	4613      	mov	r3, r2
 8006824:	005b      	lsls	r3, r3, #1
 8006826:	4413      	add	r3, r2
 8006828:	3b1e      	subs	r3, #30
 800682a:	2207      	movs	r2, #7
 800682c:	fa02 f303 	lsl.w	r3, r2, r3
 8006830:	43da      	mvns	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	400a      	ands	r2, r1
 8006838:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68d9      	ldr	r1, [r3, #12]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	4618      	mov	r0, r3
 800684c:	4603      	mov	r3, r0
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	4403      	add	r3, r0
 8006852:	3b1e      	subs	r3, #30
 8006854:	409a      	lsls	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	60da      	str	r2, [r3, #12]
 800685e:	e022      	b.n	80068a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6919      	ldr	r1, [r3, #16]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	461a      	mov	r2, r3
 800686e:	4613      	mov	r3, r2
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	4413      	add	r3, r2
 8006874:	2207      	movs	r2, #7
 8006876:	fa02 f303 	lsl.w	r3, r2, r3
 800687a:	43da      	mvns	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	400a      	ands	r2, r1
 8006882:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6919      	ldr	r1, [r3, #16]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	689a      	ldr	r2, [r3, #8]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	b29b      	uxth	r3, r3
 8006894:	4618      	mov	r0, r3
 8006896:	4603      	mov	r3, r0
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	4403      	add	r3, r0
 800689c:	409a      	lsls	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	2b06      	cmp	r3, #6
 80068ac:	d824      	bhi.n	80068f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	3b05      	subs	r3, #5
 80068c0:	221f      	movs	r2, #31
 80068c2:	fa02 f303 	lsl.w	r3, r2, r3
 80068c6:	43da      	mvns	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	400a      	ands	r2, r1
 80068ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	4618      	mov	r0, r3
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	3b05      	subs	r3, #5
 80068ea:	fa00 f203 	lsl.w	r2, r0, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	635a      	str	r2, [r3, #52]	; 0x34
 80068f6:	e04c      	b.n	8006992 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	2b0c      	cmp	r3, #12
 80068fe:	d824      	bhi.n	800694a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	4613      	mov	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	4413      	add	r3, r2
 8006910:	3b23      	subs	r3, #35	; 0x23
 8006912:	221f      	movs	r2, #31
 8006914:	fa02 f303 	lsl.w	r3, r2, r3
 8006918:	43da      	mvns	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	400a      	ands	r2, r1
 8006920:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	b29b      	uxth	r3, r3
 800692e:	4618      	mov	r0, r3
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	3b23      	subs	r3, #35	; 0x23
 800693c:	fa00 f203 	lsl.w	r2, r0, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	430a      	orrs	r2, r1
 8006946:	631a      	str	r2, [r3, #48]	; 0x30
 8006948:	e023      	b.n	8006992 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	4613      	mov	r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	3b41      	subs	r3, #65	; 0x41
 800695c:	221f      	movs	r2, #31
 800695e:	fa02 f303 	lsl.w	r3, r2, r3
 8006962:	43da      	mvns	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	400a      	ands	r2, r1
 800696a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	b29b      	uxth	r3, r3
 8006978:	4618      	mov	r0, r3
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	4613      	mov	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4413      	add	r3, r2
 8006984:	3b41      	subs	r3, #65	; 0x41
 8006986:	fa00 f203 	lsl.w	r2, r0, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	430a      	orrs	r2, r1
 8006990:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a20      	ldr	r2, [pc, #128]	; (8006a18 <HAL_ADC_ConfigChannel+0x230>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d109      	bne.n	80069b0 <HAL_ADC_ConfigChannel+0x1c8>
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b12      	cmp	r3, #18
 80069a2:	d105      	bne.n	80069b0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80069a4:	4b1d      	ldr	r3, [pc, #116]	; (8006a1c <HAL_ADC_ConfigChannel+0x234>)
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	4a1c      	ldr	r2, [pc, #112]	; (8006a1c <HAL_ADC_ConfigChannel+0x234>)
 80069aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80069ae:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a18      	ldr	r2, [pc, #96]	; (8006a18 <HAL_ADC_ConfigChannel+0x230>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d123      	bne.n	8006a02 <HAL_ADC_ConfigChannel+0x21a>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b10      	cmp	r3, #16
 80069c0:	d003      	beq.n	80069ca <HAL_ADC_ConfigChannel+0x1e2>
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b11      	cmp	r3, #17
 80069c8:	d11b      	bne.n	8006a02 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80069ca:	4b14      	ldr	r3, [pc, #80]	; (8006a1c <HAL_ADC_ConfigChannel+0x234>)
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	4a13      	ldr	r2, [pc, #76]	; (8006a1c <HAL_ADC_ConfigChannel+0x234>)
 80069d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80069d4:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2b10      	cmp	r3, #16
 80069dc:	d111      	bne.n	8006a02 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80069de:	4b10      	ldr	r3, [pc, #64]	; (8006a20 <HAL_ADC_ConfigChannel+0x238>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a10      	ldr	r2, [pc, #64]	; (8006a24 <HAL_ADC_ConfigChannel+0x23c>)
 80069e4:	fba2 2303 	umull	r2, r3, r2, r3
 80069e8:	0c9a      	lsrs	r2, r3, #18
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	005b      	lsls	r3, r3, #1
 80069f2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80069f4:	e002      	b.n	80069fc <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	3b01      	subs	r3, #1
 80069fa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1f9      	bne.n	80069f6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bc80      	pop	{r7}
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40012000 	.word	0x40012000
 8006a1c:	40012300 	.word	0x40012300
 8006a20:	20000208 	.word	0x20000208
 8006a24:	431bde83 	.word	0x431bde83

08006a28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006a30:	4b7e      	ldr	r3, [pc, #504]	; (8006c2c <ADC_Init+0x204>)
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	4a7d      	ldr	r2, [pc, #500]	; (8006c2c <ADC_Init+0x204>)
 8006a36:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006a3a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006a3c:	4b7b      	ldr	r3, [pc, #492]	; (8006c2c <ADC_Init+0x204>)
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	4979      	ldr	r1, [pc, #484]	; (8006c2c <ADC_Init+0x204>)
 8006a46:	4313      	orrs	r3, r2
 8006a48:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685a      	ldr	r2, [r3, #4]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6859      	ldr	r1, [r3, #4]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	021a      	lsls	r2, r3, #8
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006a7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6859      	ldr	r1, [r3, #4]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6899      	ldr	r1, [r3, #8]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab6:	4a5e      	ldr	r2, [pc, #376]	; (8006c30 <ADC_Init+0x208>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d022      	beq.n	8006b02 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689a      	ldr	r2, [r3, #8]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006aca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6899      	ldr	r1, [r3, #8]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006aec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6899      	ldr	r1, [r3, #8]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	430a      	orrs	r2, r1
 8006afe:	609a      	str	r2, [r3, #8]
 8006b00:	e00f      	b.n	8006b22 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689a      	ldr	r2, [r3, #8]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006b10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006b20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	689a      	ldr	r2, [r3, #8]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0202 	bic.w	r2, r2, #2
 8006b30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6899      	ldr	r1, [r3, #8]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	7e1b      	ldrb	r3, [r3, #24]
 8006b3c:	005a      	lsls	r2, r3, #1
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	430a      	orrs	r2, r1
 8006b44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d027      	beq.n	8006ba0 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685a      	ldr	r2, [r3, #4]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006b6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	3b01      	subs	r3, #1
 8006b76:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8006b7a:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	fa92 f2a2 	rbit	r2, r2
 8006b82:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	fab2 f282 	clz	r2, r2
 8006b8a:	b2d2      	uxtb	r2, r2
 8006b8c:	fa03 f102 	lsl.w	r1, r3, r2
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	430a      	orrs	r2, r1
 8006b9c:	605a      	str	r2, [r3, #4]
 8006b9e:	e007      	b.n	8006bb0 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	3b01      	subs	r3, #1
 8006bcc:	051a      	lsls	r2, r3, #20
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	689a      	ldr	r2, [r3, #8]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006be4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	6899      	ldr	r1, [r3, #8]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006bf2:	025a      	lsls	r2, r3, #9
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	430a      	orrs	r2, r1
 8006bfa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	6899      	ldr	r1, [r3, #8]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	029a      	lsls	r2, r3, #10
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	609a      	str	r2, [r3, #8]
}
 8006c20:	bf00      	nop
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bc80      	pop	{r7}
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40012300 	.word	0x40012300
 8006c30:	0f000001 	.word	0x0f000001

08006c34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c40:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d13c      	bne.n	8006cc8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d12b      	bne.n	8006cc0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d127      	bne.n	8006cc0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d006      	beq.n	8006c8c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d119      	bne.n	8006cc0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f022 0220 	bic.w	r2, r2, #32
 8006c9a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d105      	bne.n	8006cc0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb8:	f043 0201 	orr.w	r2, r3, #1
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f7fd fc2b 	bl	800451c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006cc6:	e00e      	b.n	8006ce6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ccc:	f003 0310 	and.w	r3, r3, #16
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d003      	beq.n	8006cdc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f7ff fd7d 	bl	80067d4 <HAL_ADC_ErrorCallback>
}
 8006cda:	e004      	b.n	8006ce6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	4798      	blx	r3
}
 8006ce6:	bf00      	nop
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b084      	sub	sp, #16
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cfa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	f7ff fd57 	bl	80067b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d02:	bf00      	nop
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}

08006d0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006d0a:	b580      	push	{r7, lr}
 8006d0c:	b084      	sub	sp, #16
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d16:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2240      	movs	r2, #64	; 0x40
 8006d1c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d22:	f043 0204 	orr.w	r2, r3, #4
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f7ff fd52 	bl	80067d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d30:	bf00      	nop
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bc80      	pop	{r7}
 8006d48:	4770      	bx	lr
	...

08006d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d5c:	4b0c      	ldr	r3, [pc, #48]	; (8006d90 <__NVIC_SetPriorityGrouping+0x44>)
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006d68:	4013      	ands	r3, r2
 8006d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d7e:	4a04      	ldr	r2, [pc, #16]	; (8006d90 <__NVIC_SetPriorityGrouping+0x44>)
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	60d3      	str	r3, [r2, #12]
}
 8006d84:	bf00      	nop
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bc80      	pop	{r7}
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	e000ed00 	.word	0xe000ed00

08006d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d94:	b480      	push	{r7}
 8006d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d98:	4b04      	ldr	r3, [pc, #16]	; (8006dac <__NVIC_GetPriorityGrouping+0x18>)
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	0a1b      	lsrs	r3, r3, #8
 8006d9e:	f003 0307 	and.w	r3, r3, #7
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bc80      	pop	{r7}
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	e000ed00 	.word	0xe000ed00

08006db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	db0b      	blt.n	8006dda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dc2:	79fb      	ldrb	r3, [r7, #7]
 8006dc4:	f003 021f 	and.w	r2, r3, #31
 8006dc8:	4906      	ldr	r1, [pc, #24]	; (8006de4 <__NVIC_EnableIRQ+0x34>)
 8006dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dce:	095b      	lsrs	r3, r3, #5
 8006dd0:	2001      	movs	r0, #1
 8006dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8006dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bc80      	pop	{r7}
 8006de2:	4770      	bx	lr
 8006de4:	e000e100 	.word	0xe000e100

08006de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	4603      	mov	r3, r0
 8006df0:	6039      	str	r1, [r7, #0]
 8006df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	db0a      	blt.n	8006e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	490c      	ldr	r1, [pc, #48]	; (8006e34 <__NVIC_SetPriority+0x4c>)
 8006e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e06:	0112      	lsls	r2, r2, #4
 8006e08:	b2d2      	uxtb	r2, r2
 8006e0a:	440b      	add	r3, r1
 8006e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e10:	e00a      	b.n	8006e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	b2da      	uxtb	r2, r3
 8006e16:	4908      	ldr	r1, [pc, #32]	; (8006e38 <__NVIC_SetPriority+0x50>)
 8006e18:	79fb      	ldrb	r3, [r7, #7]
 8006e1a:	f003 030f 	and.w	r3, r3, #15
 8006e1e:	3b04      	subs	r3, #4
 8006e20:	0112      	lsls	r2, r2, #4
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	440b      	add	r3, r1
 8006e26:	761a      	strb	r2, [r3, #24]
}
 8006e28:	bf00      	nop
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bc80      	pop	{r7}
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	e000e100 	.word	0xe000e100
 8006e38:	e000ed00 	.word	0xe000ed00

08006e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b089      	sub	sp, #36	; 0x24
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f003 0307 	and.w	r3, r3, #7
 8006e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	f1c3 0307 	rsb	r3, r3, #7
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	bf28      	it	cs
 8006e5a:	2304      	movcs	r3, #4
 8006e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	3304      	adds	r3, #4
 8006e62:	2b06      	cmp	r3, #6
 8006e64:	d902      	bls.n	8006e6c <NVIC_EncodePriority+0x30>
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	3b03      	subs	r3, #3
 8006e6a:	e000      	b.n	8006e6e <NVIC_EncodePriority+0x32>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e70:	f04f 32ff 	mov.w	r2, #4294967295
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7a:	43da      	mvns	r2, r3
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	401a      	ands	r2, r3
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e84:	f04f 31ff 	mov.w	r1, #4294967295
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8e:	43d9      	mvns	r1, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e94:	4313      	orrs	r3, r2
         );
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3724      	adds	r7, #36	; 0x24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff ff4f 	bl	8006d4c <__NVIC_SetPriorityGrouping>
}
 8006eae:	bf00      	nop
 8006eb0:	3708      	adds	r7, #8
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b086      	sub	sp, #24
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	60b9      	str	r1, [r7, #8]
 8006ec0:	607a      	str	r2, [r7, #4]
 8006ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ec8:	f7ff ff64 	bl	8006d94 <__NVIC_GetPriorityGrouping>
 8006ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	68b9      	ldr	r1, [r7, #8]
 8006ed2:	6978      	ldr	r0, [r7, #20]
 8006ed4:	f7ff ffb2 	bl	8006e3c <NVIC_EncodePriority>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ede:	4611      	mov	r1, r2
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7ff ff81 	bl	8006de8 <__NVIC_SetPriority>
}
 8006ee6:	bf00      	nop
 8006ee8:	3718      	adds	r7, #24
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b082      	sub	sp, #8
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7ff ff57 	bl	8006db0 <__NVIC_EnableIRQ>
}
 8006f02:	bf00      	nop
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
	...

08006f0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006f14:	2300      	movs	r3, #0
 8006f16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006f18:	f7ff f9ba 	bl	8006290 <HAL_GetTick>
 8006f1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d101      	bne.n	8006f28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e099      	b.n	800705c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f48:	e00f      	b.n	8006f6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f4a:	f7ff f9a1 	bl	8006290 <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b05      	cmp	r3, #5
 8006f56:	d908      	bls.n	8006f6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2203      	movs	r2, #3
 8006f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e078      	b.n	800705c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0301 	and.w	r3, r3, #1
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e8      	bne.n	8006f4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4b38      	ldr	r3, [pc, #224]	; (8007064 <HAL_DMA_Init+0x158>)
 8006f84:	4013      	ands	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc0:	2b04      	cmp	r3, #4
 8006fc2:	d107      	bne.n	8006fd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f023 0307 	bic.w	r3, r3, #7
 8006fea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff0:	697a      	ldr	r2, [r7, #20]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	2b04      	cmp	r3, #4
 8006ffc:	d117      	bne.n	800702e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	4313      	orrs	r3, r2
 8007006:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00e      	beq.n	800702e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fa6d 	bl	80074f0 <DMA_CheckFifoParam>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d008      	beq.n	800702e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2240      	movs	r2, #64	; 0x40
 8007020:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800702a:	2301      	movs	r3, #1
 800702c:	e016      	b.n	800705c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fa26 	bl	8007488 <DMA_CalcBaseAndBitshift>
 800703c:	4603      	mov	r3, r0
 800703e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007044:	223f      	movs	r2, #63	; 0x3f
 8007046:	409a      	lsls	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	3718      	adds	r7, #24
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	f010803f 	.word	0xf010803f

08007068 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
 8007074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007076:	2300      	movs	r3, #0
 8007078:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800707e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007086:	2b01      	cmp	r3, #1
 8007088:	d101      	bne.n	800708e <HAL_DMA_Start_IT+0x26>
 800708a:	2302      	movs	r3, #2
 800708c:	e040      	b.n	8007110 <HAL_DMA_Start_IT+0xa8>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d12f      	bne.n	8007102 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2202      	movs	r2, #2
 80070a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 f9b8 	bl	800742c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070c0:	223f      	movs	r2, #63	; 0x3f
 80070c2:	409a      	lsls	r2, r3
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0216 	orr.w	r2, r2, #22
 80070d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d007      	beq.n	80070f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0208 	orr.w	r2, r2, #8
 80070ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	e005      	b.n	800710e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800710a:	2302      	movs	r3, #2
 800710c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800710e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007124:	4b92      	ldr	r3, [pc, #584]	; (8007370 <HAL_DMA_IRQHandler+0x258>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a92      	ldr	r2, [pc, #584]	; (8007374 <HAL_DMA_IRQHandler+0x25c>)
 800712a:	fba2 2303 	umull	r2, r3, r2, r3
 800712e:	0a9b      	lsrs	r3, r3, #10
 8007130:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007136:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007142:	2208      	movs	r2, #8
 8007144:	409a      	lsls	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4013      	ands	r3, r2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d01a      	beq.n	8007184 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b00      	cmp	r3, #0
 800715a:	d013      	beq.n	8007184 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 0204 	bic.w	r2, r2, #4
 800716a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007170:	2208      	movs	r2, #8
 8007172:	409a      	lsls	r2, r3
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717c:	f043 0201 	orr.w	r2, r3, #1
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007188:	2201      	movs	r2, #1
 800718a:	409a      	lsls	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4013      	ands	r3, r2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d012      	beq.n	80071ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00b      	beq.n	80071ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071a6:	2201      	movs	r2, #1
 80071a8:	409a      	lsls	r2, r3
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b2:	f043 0202 	orr.w	r2, r3, #2
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071be:	2204      	movs	r2, #4
 80071c0:	409a      	lsls	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	4013      	ands	r3, r2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d012      	beq.n	80071f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0302 	and.w	r3, r3, #2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00b      	beq.n	80071f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071dc:	2204      	movs	r2, #4
 80071de:	409a      	lsls	r2, r3
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e8:	f043 0204 	orr.w	r2, r3, #4
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071f4:	2210      	movs	r2, #16
 80071f6:	409a      	lsls	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	4013      	ands	r3, r2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d043      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0308 	and.w	r3, r3, #8
 800720a:	2b00      	cmp	r3, #0
 800720c:	d03c      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007212:	2210      	movs	r2, #16
 8007214:	409a      	lsls	r2, r3
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d018      	beq.n	800725a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d108      	bne.n	8007248 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723a:	2b00      	cmp	r3, #0
 800723c:	d024      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	4798      	blx	r3
 8007246:	e01f      	b.n	8007288 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800724c:	2b00      	cmp	r3, #0
 800724e:	d01b      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	4798      	blx	r3
 8007258:	e016      	b.n	8007288 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007264:	2b00      	cmp	r3, #0
 8007266:	d107      	bne.n	8007278 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0208 	bic.w	r2, r2, #8
 8007276:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728c:	2220      	movs	r2, #32
 800728e:	409a      	lsls	r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 808e 	beq.w	80073b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0310 	and.w	r3, r3, #16
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 8086 	beq.w	80073b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072ae:	2220      	movs	r2, #32
 80072b0:	409a      	lsls	r2, r3
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b05      	cmp	r3, #5
 80072c0:	d136      	bne.n	8007330 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0216 	bic.w	r2, r2, #22
 80072d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	695a      	ldr	r2, [r3, #20]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d103      	bne.n	80072f2 <HAL_DMA_IRQHandler+0x1da>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d007      	beq.n	8007302 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0208 	bic.w	r2, r2, #8
 8007300:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007306:	223f      	movs	r2, #63	; 0x3f
 8007308:	409a      	lsls	r2, r3
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007322:	2b00      	cmp	r3, #0
 8007324:	d07d      	beq.n	8007422 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	4798      	blx	r3
        }
        return;
 800732e:	e078      	b.n	8007422 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d01c      	beq.n	8007378 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d108      	bne.n	800735e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007350:	2b00      	cmp	r3, #0
 8007352:	d030      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	4798      	blx	r3
 800735c:	e02b      	b.n	80073b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007362:	2b00      	cmp	r3, #0
 8007364:	d027      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	4798      	blx	r3
 800736e:	e022      	b.n	80073b6 <HAL_DMA_IRQHandler+0x29e>
 8007370:	20000208 	.word	0x20000208
 8007374:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10f      	bne.n	80073a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0210 	bic.w	r2, r2, #16
 8007394:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d032      	beq.n	8007424 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c2:	f003 0301 	and.w	r3, r3, #1
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d022      	beq.n	8007410 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2205      	movs	r2, #5
 80073ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f022 0201 	bic.w	r2, r2, #1
 80073e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	3301      	adds	r3, #1
 80073e6:	60bb      	str	r3, [r7, #8]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d307      	bcc.n	80073fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1f2      	bne.n	80073e2 <HAL_DMA_IRQHandler+0x2ca>
 80073fc:	e000      	b.n	8007400 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80073fe:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d005      	beq.n	8007424 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	4798      	blx	r3
 8007420:	e000      	b.n	8007424 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007422:	bf00      	nop
    }
  }
}
 8007424:	3718      	adds	r7, #24
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop

0800742c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
 8007438:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007448:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	2b40      	cmp	r3, #64	; 0x40
 8007458:	d108      	bne.n	800746c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800746a:	e007      	b.n	800747c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
}
 800747c:	bf00      	nop
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr
	...

08007488 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	b2db      	uxtb	r3, r3
 8007496:	3b10      	subs	r3, #16
 8007498:	4a13      	ldr	r2, [pc, #76]	; (80074e8 <DMA_CalcBaseAndBitshift+0x60>)
 800749a:	fba2 2303 	umull	r2, r3, r2, r3
 800749e:	091b      	lsrs	r3, r3, #4
 80074a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80074a2:	4a12      	ldr	r2, [pc, #72]	; (80074ec <DMA_CalcBaseAndBitshift+0x64>)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4413      	add	r3, r2
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2b03      	cmp	r3, #3
 80074b4:	d909      	bls.n	80074ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80074be:	f023 0303 	bic.w	r3, r3, #3
 80074c2:	1d1a      	adds	r2, r3, #4
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	659a      	str	r2, [r3, #88]	; 0x58
 80074c8:	e007      	b.n	80074da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80074d2:	f023 0303 	bic.w	r3, r3, #3
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bc80      	pop	{r7}
 80074e6:	4770      	bx	lr
 80074e8:	aaaaaaab 	.word	0xaaaaaaab
 80074ec:	0801a924 	.word	0x0801a924

080074f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007500:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d11f      	bne.n	800754a <DMA_CheckFifoParam+0x5a>
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b03      	cmp	r3, #3
 800750e:	d856      	bhi.n	80075be <DMA_CheckFifoParam+0xce>
 8007510:	a201      	add	r2, pc, #4	; (adr r2, 8007518 <DMA_CheckFifoParam+0x28>)
 8007512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007516:	bf00      	nop
 8007518:	08007529 	.word	0x08007529
 800751c:	0800753b 	.word	0x0800753b
 8007520:	08007529 	.word	0x08007529
 8007524:	080075bf 	.word	0x080075bf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800752c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d046      	beq.n	80075c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007538:	e043      	b.n	80075c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800753e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007542:	d140      	bne.n	80075c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007548:	e03d      	b.n	80075c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007552:	d121      	bne.n	8007598 <DMA_CheckFifoParam+0xa8>
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2b03      	cmp	r3, #3
 8007558:	d837      	bhi.n	80075ca <DMA_CheckFifoParam+0xda>
 800755a:	a201      	add	r2, pc, #4	; (adr r2, 8007560 <DMA_CheckFifoParam+0x70>)
 800755c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007560:	08007571 	.word	0x08007571
 8007564:	08007577 	.word	0x08007577
 8007568:	08007571 	.word	0x08007571
 800756c:	08007589 	.word	0x08007589
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	73fb      	strb	r3, [r7, #15]
      break;
 8007574:	e030      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d025      	beq.n	80075ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007586:	e022      	b.n	80075ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007590:	d11f      	bne.n	80075d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007596:	e01c      	b.n	80075d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	2b02      	cmp	r3, #2
 800759c:	d903      	bls.n	80075a6 <DMA_CheckFifoParam+0xb6>
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	d003      	beq.n	80075ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80075a4:	e018      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	73fb      	strb	r3, [r7, #15]
      break;
 80075aa:	e015      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00e      	beq.n	80075d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	73fb      	strb	r3, [r7, #15]
      break;
 80075bc:	e00b      	b.n	80075d6 <DMA_CheckFifoParam+0xe6>
      break;
 80075be:	bf00      	nop
 80075c0:	e00a      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;
 80075c2:	bf00      	nop
 80075c4:	e008      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;
 80075c6:	bf00      	nop
 80075c8:	e006      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;
 80075ca:	bf00      	nop
 80075cc:	e004      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;
 80075ce:	bf00      	nop
 80075d0:	e002      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80075d2:	bf00      	nop
 80075d4:	e000      	b.n	80075d8 <DMA_CheckFifoParam+0xe8>
      break;
 80075d6:	bf00      	nop
    }
  } 
  
  return status; 
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	bc80      	pop	{r7}
 80075e2:	4770      	bx	lr

080075e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80075ee:	2300      	movs	r3, #0
 80075f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80075f2:	e16f      	b.n	80078d4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	2101      	movs	r1, #1
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007600:	4013      	ands	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	f000 8161 	beq.w	80078ce <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f003 0303 	and.w	r3, r3, #3
 8007614:	2b01      	cmp	r3, #1
 8007616:	d005      	beq.n	8007624 <HAL_GPIO_Init+0x40>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	f003 0303 	and.w	r3, r3, #3
 8007620:	2b02      	cmp	r3, #2
 8007622:	d130      	bne.n	8007686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	2203      	movs	r2, #3
 8007630:	fa02 f303 	lsl.w	r3, r2, r3
 8007634:	43db      	mvns	r3, r3
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4013      	ands	r3, r2
 800763a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	005b      	lsls	r3, r3, #1
 8007644:	fa02 f303 	lsl.w	r3, r2, r3
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	4313      	orrs	r3, r2
 800764c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800765a:	2201      	movs	r2, #1
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	fa02 f303 	lsl.w	r3, r2, r3
 8007662:	43db      	mvns	r3, r3
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4013      	ands	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	091b      	lsrs	r3, r3, #4
 8007670:	f003 0201 	and.w	r2, r3, #1
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	fa02 f303 	lsl.w	r3, r2, r3
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	4313      	orrs	r3, r2
 800767e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f003 0303 	and.w	r3, r3, #3
 800768e:	2b03      	cmp	r3, #3
 8007690:	d017      	beq.n	80076c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	005b      	lsls	r3, r3, #1
 800769c:	2203      	movs	r2, #3
 800769e:	fa02 f303 	lsl.w	r3, r2, r3
 80076a2:	43db      	mvns	r3, r3
 80076a4:	693a      	ldr	r2, [r7, #16]
 80076a6:	4013      	ands	r3, r2
 80076a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	689a      	ldr	r2, [r3, #8]
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	fa02 f303 	lsl.w	r3, r2, r3
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	693a      	ldr	r2, [r7, #16]
 80076c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f003 0303 	and.w	r3, r3, #3
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d123      	bne.n	8007716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	08da      	lsrs	r2, r3, #3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	3208      	adds	r2, #8
 80076d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	f003 0307 	and.w	r3, r3, #7
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	220f      	movs	r2, #15
 80076e6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ea:	43db      	mvns	r3, r3
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	4013      	ands	r3, r2
 80076f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	691a      	ldr	r2, [r3, #16]
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f003 0307 	and.w	r3, r3, #7
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007702:	693a      	ldr	r2, [r7, #16]
 8007704:	4313      	orrs	r3, r2
 8007706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	08da      	lsrs	r2, r3, #3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	3208      	adds	r2, #8
 8007710:	6939      	ldr	r1, [r7, #16]
 8007712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	005b      	lsls	r3, r3, #1
 8007720:	2203      	movs	r2, #3
 8007722:	fa02 f303 	lsl.w	r3, r2, r3
 8007726:	43db      	mvns	r3, r3
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	4013      	ands	r3, r2
 800772c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f003 0203 	and.w	r2, r3, #3
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	005b      	lsls	r3, r3, #1
 800773a:	fa02 f303 	lsl.w	r3, r2, r3
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	4313      	orrs	r3, r2
 8007742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	693a      	ldr	r2, [r7, #16]
 8007748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 80bb 	beq.w	80078ce <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007758:	2300      	movs	r3, #0
 800775a:	60bb      	str	r3, [r7, #8]
 800775c:	4b64      	ldr	r3, [pc, #400]	; (80078f0 <HAL_GPIO_Init+0x30c>)
 800775e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007760:	4a63      	ldr	r2, [pc, #396]	; (80078f0 <HAL_GPIO_Init+0x30c>)
 8007762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007766:	6453      	str	r3, [r2, #68]	; 0x44
 8007768:	4b61      	ldr	r3, [pc, #388]	; (80078f0 <HAL_GPIO_Init+0x30c>)
 800776a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800776c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007770:	60bb      	str	r3, [r7, #8]
 8007772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007774:	4a5f      	ldr	r2, [pc, #380]	; (80078f4 <HAL_GPIO_Init+0x310>)
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	089b      	lsrs	r3, r3, #2
 800777a:	3302      	adds	r3, #2
 800777c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f003 0303 	and.w	r3, r3, #3
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	220f      	movs	r2, #15
 800778c:	fa02 f303 	lsl.w	r3, r2, r3
 8007790:	43db      	mvns	r3, r3
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	4013      	ands	r3, r2
 8007796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4a57      	ldr	r2, [pc, #348]	; (80078f8 <HAL_GPIO_Init+0x314>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d031      	beq.n	8007804 <HAL_GPIO_Init+0x220>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a56      	ldr	r2, [pc, #344]	; (80078fc <HAL_GPIO_Init+0x318>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d02b      	beq.n	8007800 <HAL_GPIO_Init+0x21c>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4a55      	ldr	r2, [pc, #340]	; (8007900 <HAL_GPIO_Init+0x31c>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d025      	beq.n	80077fc <HAL_GPIO_Init+0x218>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4a54      	ldr	r2, [pc, #336]	; (8007904 <HAL_GPIO_Init+0x320>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d01f      	beq.n	80077f8 <HAL_GPIO_Init+0x214>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a53      	ldr	r2, [pc, #332]	; (8007908 <HAL_GPIO_Init+0x324>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d019      	beq.n	80077f4 <HAL_GPIO_Init+0x210>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4a52      	ldr	r2, [pc, #328]	; (800790c <HAL_GPIO_Init+0x328>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d013      	beq.n	80077f0 <HAL_GPIO_Init+0x20c>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4a51      	ldr	r2, [pc, #324]	; (8007910 <HAL_GPIO_Init+0x32c>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d00d      	beq.n	80077ec <HAL_GPIO_Init+0x208>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a50      	ldr	r2, [pc, #320]	; (8007914 <HAL_GPIO_Init+0x330>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d007      	beq.n	80077e8 <HAL_GPIO_Init+0x204>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a4f      	ldr	r2, [pc, #316]	; (8007918 <HAL_GPIO_Init+0x334>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d101      	bne.n	80077e4 <HAL_GPIO_Init+0x200>
 80077e0:	2308      	movs	r3, #8
 80077e2:	e010      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077e4:	2309      	movs	r3, #9
 80077e6:	e00e      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077e8:	2307      	movs	r3, #7
 80077ea:	e00c      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077ec:	2306      	movs	r3, #6
 80077ee:	e00a      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077f0:	2305      	movs	r3, #5
 80077f2:	e008      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077f4:	2304      	movs	r3, #4
 80077f6:	e006      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077f8:	2303      	movs	r3, #3
 80077fa:	e004      	b.n	8007806 <HAL_GPIO_Init+0x222>
 80077fc:	2302      	movs	r3, #2
 80077fe:	e002      	b.n	8007806 <HAL_GPIO_Init+0x222>
 8007800:	2301      	movs	r3, #1
 8007802:	e000      	b.n	8007806 <HAL_GPIO_Init+0x222>
 8007804:	2300      	movs	r3, #0
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	f002 0203 	and.w	r2, r2, #3
 800780c:	0092      	lsls	r2, r2, #2
 800780e:	4093      	lsls	r3, r2
 8007810:	461a      	mov	r2, r3
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	4313      	orrs	r3, r2
 8007816:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007818:	4936      	ldr	r1, [pc, #216]	; (80078f4 <HAL_GPIO_Init+0x310>)
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	089b      	lsrs	r3, r3, #2
 800781e:	3302      	adds	r3, #2
 8007820:	693a      	ldr	r2, [r7, #16]
 8007822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007826:	4b3d      	ldr	r3, [pc, #244]	; (800791c <HAL_GPIO_Init+0x338>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	43db      	mvns	r3, r3
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4013      	ands	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	4313      	orrs	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800784a:	4a34      	ldr	r2, [pc, #208]	; (800791c <HAL_GPIO_Init+0x338>)
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007850:	4b32      	ldr	r3, [pc, #200]	; (800791c <HAL_GPIO_Init+0x338>)
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	43db      	mvns	r3, r3
 800785a:	693a      	ldr	r2, [r7, #16]
 800785c:	4013      	ands	r3, r2
 800785e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8007874:	4a29      	ldr	r2, [pc, #164]	; (800791c <HAL_GPIO_Init+0x338>)
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800787a:	4b28      	ldr	r3, [pc, #160]	; (800791c <HAL_GPIO_Init+0x338>)
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	43db      	mvns	r3, r3
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4013      	ands	r3, r2
 8007888:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d003      	beq.n	800789e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4313      	orrs	r3, r2
 800789c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800789e:	4a1f      	ldr	r2, [pc, #124]	; (800791c <HAL_GPIO_Init+0x338>)
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80078a4:	4b1d      	ldr	r3, [pc, #116]	; (800791c <HAL_GPIO_Init+0x338>)
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	43db      	mvns	r3, r3
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	4013      	ands	r3, r2
 80078b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d003      	beq.n	80078c8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	4313      	orrs	r3, r2
 80078c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80078c8:	4a14      	ldr	r2, [pc, #80]	; (800791c <HAL_GPIO_Init+0x338>)
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	3301      	adds	r3, #1
 80078d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	fa22 f303 	lsr.w	r3, r2, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f47f ae88 	bne.w	80075f4 <HAL_GPIO_Init+0x10>
  }
}
 80078e4:	bf00      	nop
 80078e6:	bf00      	nop
 80078e8:	371c      	adds	r7, #28
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bc80      	pop	{r7}
 80078ee:	4770      	bx	lr
 80078f0:	40023800 	.word	0x40023800
 80078f4:	40013800 	.word	0x40013800
 80078f8:	40020000 	.word	0x40020000
 80078fc:	40020400 	.word	0x40020400
 8007900:	40020800 	.word	0x40020800
 8007904:	40020c00 	.word	0x40020c00
 8007908:	40021000 	.word	0x40021000
 800790c:	40021400 	.word	0x40021400
 8007910:	40021800 	.word	0x40021800
 8007914:	40021c00 	.word	0x40021c00
 8007918:	40022000 	.word	0x40022000
 800791c:	40013c00 	.word	0x40013c00

08007920 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007920:	b480      	push	{r7}
 8007922:	b085      	sub	sp, #20
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	460b      	mov	r3, r1
 800792a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	691a      	ldr	r2, [r3, #16]
 8007930:	887b      	ldrh	r3, [r7, #2]
 8007932:	4013      	ands	r3, r2
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007938:	2301      	movs	r3, #1
 800793a:	73fb      	strb	r3, [r7, #15]
 800793c:	e001      	b.n	8007942 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800793e:	2300      	movs	r3, #0
 8007940:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007942:	7bfb      	ldrb	r3, [r7, #15]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3714      	adds	r7, #20
 8007948:	46bd      	mov	sp, r7
 800794a:	bc80      	pop	{r7}
 800794c:	4770      	bx	lr

0800794e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	460b      	mov	r3, r1
 8007958:	807b      	strh	r3, [r7, #2]
 800795a:	4613      	mov	r3, r2
 800795c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800795e:	787b      	ldrb	r3, [r7, #1]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d003      	beq.n	800796c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007964:	887a      	ldrh	r2, [r7, #2]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800796a:	e003      	b.n	8007974 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800796c:	887b      	ldrh	r3, [r7, #2]
 800796e:	041a      	lsls	r2, r3, #16
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	619a      	str	r2, [r3, #24]
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	bc80      	pop	{r7}
 800797c:	4770      	bx	lr

0800797e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800797e:	b480      	push	{r7}
 8007980:	b085      	sub	sp, #20
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
 8007986:	460b      	mov	r3, r1
 8007988:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	695b      	ldr	r3, [r3, #20]
 800798e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007990:	887a      	ldrh	r2, [r7, #2]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	4013      	ands	r3, r2
 8007996:	041a      	lsls	r2, r3, #16
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	43d9      	mvns	r1, r3
 800799c:	887b      	ldrh	r3, [r7, #2]
 800799e:	400b      	ands	r3, r1
 80079a0:	431a      	orrs	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	619a      	str	r2, [r3, #24]
}
 80079a6:	bf00      	nop
 80079a8:	3714      	adds	r7, #20
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bc80      	pop	{r7}
 80079ae:	4770      	bx	lr

080079b0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80079b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079b2:	b08f      	sub	sp, #60	; 0x3c
 80079b4:	af0a      	add	r7, sp, #40	; 0x28
 80079b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d101      	bne.n	80079c2 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e054      	b.n	8007a6c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d106      	bne.n	80079e2 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f00d ff79 	bl	80158d4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2203      	movs	r2, #3
 80079e6:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d102      	bne.n	80079fc <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f003 fffb 	bl	800b9fc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	687e      	ldr	r6, [r7, #4]
 8007a0e:	466d      	mov	r5, sp
 8007a10:	f106 0410 	add.w	r4, r6, #16
 8007a14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007a18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007a1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007a20:	e885 0003 	stmia.w	r5, {r0, r1}
 8007a24:	1d33      	adds	r3, r6, #4
 8007a26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a28:	6838      	ldr	r0, [r7, #0]
 8007a2a:	f003 ff80 	bl	800b92e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2101      	movs	r1, #1
 8007a34:	4618      	mov	r0, r3
 8007a36:	f003 fff1 	bl	800ba1c <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	687e      	ldr	r6, [r7, #4]
 8007a42:	466d      	mov	r5, sp
 8007a44:	f106 0410 	add.w	r4, r6, #16
 8007a48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007a50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007a54:	e885 0003 	stmia.w	r5, {r0, r1}
 8007a58:	1d33      	adds	r3, r6, #4
 8007a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a5c:	6838      	ldr	r0, [r7, #0]
 8007a5e:	f004 f953 	bl	800bd08 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3714      	adds	r7, #20
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a74 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8007a74:	b590      	push	{r4, r7, lr}
 8007a76:	b089      	sub	sp, #36	; 0x24
 8007a78:	af04      	add	r7, sp, #16
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	4608      	mov	r0, r1
 8007a7e:	4611      	mov	r1, r2
 8007a80:	461a      	mov	r2, r3
 8007a82:	4603      	mov	r3, r0
 8007a84:	70fb      	strb	r3, [r7, #3]
 8007a86:	460b      	mov	r3, r1
 8007a88:	70bb      	strb	r3, [r7, #2]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_HCD_HC_Init+0x28>
 8007a98:	2302      	movs	r3, #2
 8007a9a:	e076      	b.n	8007b8a <HAL_HCD_HC_Init+0x116>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8007aa4:	78fb      	ldrb	r3, [r7, #3]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	212c      	movs	r1, #44	; 0x2c
 8007aaa:	fb01 f303 	mul.w	r3, r1, r3
 8007aae:	4413      	add	r3, r2
 8007ab0:	333d      	adds	r3, #61	; 0x3d
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007ab6:	78fb      	ldrb	r3, [r7, #3]
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	212c      	movs	r1, #44	; 0x2c
 8007abc:	fb01 f303 	mul.w	r3, r1, r3
 8007ac0:	4413      	add	r3, r2
 8007ac2:	3338      	adds	r3, #56	; 0x38
 8007ac4:	787a      	ldrb	r2, [r7, #1]
 8007ac6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	212c      	movs	r1, #44	; 0x2c
 8007ace:	fb01 f303 	mul.w	r3, r1, r3
 8007ad2:	4413      	add	r3, r2
 8007ad4:	3340      	adds	r3, #64	; 0x40
 8007ad6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8007ad8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007ada:	78fb      	ldrb	r3, [r7, #3]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	212c      	movs	r1, #44	; 0x2c
 8007ae0:	fb01 f303 	mul.w	r3, r1, r3
 8007ae4:	4413      	add	r3, r2
 8007ae6:	3339      	adds	r3, #57	; 0x39
 8007ae8:	78fa      	ldrb	r2, [r7, #3]
 8007aea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007aec:	78fb      	ldrb	r3, [r7, #3]
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	212c      	movs	r1, #44	; 0x2c
 8007af2:	fb01 f303 	mul.w	r3, r1, r3
 8007af6:	4413      	add	r3, r2
 8007af8:	333f      	adds	r3, #63	; 0x3f
 8007afa:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8007afe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007b00:	78fb      	ldrb	r3, [r7, #3]
 8007b02:	78ba      	ldrb	r2, [r7, #2]
 8007b04:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b08:	b2d0      	uxtb	r0, r2
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	212c      	movs	r1, #44	; 0x2c
 8007b0e:	fb01 f303 	mul.w	r3, r1, r3
 8007b12:	4413      	add	r3, r2
 8007b14:	333a      	adds	r3, #58	; 0x3a
 8007b16:	4602      	mov	r2, r0
 8007b18:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8007b1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	da09      	bge.n	8007b36 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007b22:	78fb      	ldrb	r3, [r7, #3]
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	212c      	movs	r1, #44	; 0x2c
 8007b28:	fb01 f303 	mul.w	r3, r1, r3
 8007b2c:	4413      	add	r3, r2
 8007b2e:	333b      	adds	r3, #59	; 0x3b
 8007b30:	2201      	movs	r2, #1
 8007b32:	701a      	strb	r2, [r3, #0]
 8007b34:	e008      	b.n	8007b48 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007b36:	78fb      	ldrb	r3, [r7, #3]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	212c      	movs	r1, #44	; 0x2c
 8007b3c:	fb01 f303 	mul.w	r3, r1, r3
 8007b40:	4413      	add	r3, r2
 8007b42:	333b      	adds	r3, #59	; 0x3b
 8007b44:	2200      	movs	r2, #0
 8007b46:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8007b48:	78fb      	ldrb	r3, [r7, #3]
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	212c      	movs	r1, #44	; 0x2c
 8007b4e:	fb01 f303 	mul.w	r3, r1, r3
 8007b52:	4413      	add	r3, r2
 8007b54:	333c      	adds	r3, #60	; 0x3c
 8007b56:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007b5a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6818      	ldr	r0, [r3, #0]
 8007b60:	787c      	ldrb	r4, [r7, #1]
 8007b62:	78ba      	ldrb	r2, [r7, #2]
 8007b64:	78f9      	ldrb	r1, [r7, #3]
 8007b66:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007b68:	9302      	str	r3, [sp, #8]
 8007b6a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	4623      	mov	r3, r4
 8007b78:	f004 fa3c 	bl	800bff4 <USB_HC_Init>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd90      	pop	{r4, r7, pc}

08007b92 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b084      	sub	sp, #16
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
 8007b9a:	460b      	mov	r3, r1
 8007b9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d101      	bne.n	8007bb0 <HAL_HCD_HC_Halt+0x1e>
 8007bac:	2302      	movs	r3, #2
 8007bae:	e00f      	b.n	8007bd0 <HAL_HCD_HC_Halt+0x3e>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	78fa      	ldrb	r2, [r7, #3]
 8007bbe:	4611      	mov	r1, r2
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f004 fc77 	bl	800c4b4 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8007bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	4608      	mov	r0, r1
 8007be2:	4611      	mov	r1, r2
 8007be4:	461a      	mov	r2, r3
 8007be6:	4603      	mov	r3, r0
 8007be8:	70fb      	strb	r3, [r7, #3]
 8007bea:	460b      	mov	r3, r1
 8007bec:	70bb      	strb	r3, [r7, #2]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007bf2:	78fb      	ldrb	r3, [r7, #3]
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	212c      	movs	r1, #44	; 0x2c
 8007bf8:	fb01 f303 	mul.w	r3, r1, r3
 8007bfc:	4413      	add	r3, r2
 8007bfe:	333b      	adds	r3, #59	; 0x3b
 8007c00:	78ba      	ldrb	r2, [r7, #2]
 8007c02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007c04:	78fb      	ldrb	r3, [r7, #3]
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	212c      	movs	r1, #44	; 0x2c
 8007c0a:	fb01 f303 	mul.w	r3, r1, r3
 8007c0e:	4413      	add	r3, r2
 8007c10:	333f      	adds	r3, #63	; 0x3f
 8007c12:	787a      	ldrb	r2, [r7, #1]
 8007c14:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007c16:	7c3b      	ldrb	r3, [r7, #16]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d112      	bne.n	8007c42 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007c1c:	78fb      	ldrb	r3, [r7, #3]
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	212c      	movs	r1, #44	; 0x2c
 8007c22:	fb01 f303 	mul.w	r3, r1, r3
 8007c26:	4413      	add	r3, r2
 8007c28:	3342      	adds	r3, #66	; 0x42
 8007c2a:	2203      	movs	r2, #3
 8007c2c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007c2e:	78fb      	ldrb	r3, [r7, #3]
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	212c      	movs	r1, #44	; 0x2c
 8007c34:	fb01 f303 	mul.w	r3, r1, r3
 8007c38:	4413      	add	r3, r2
 8007c3a:	333d      	adds	r3, #61	; 0x3d
 8007c3c:	7f3a      	ldrb	r2, [r7, #28]
 8007c3e:	701a      	strb	r2, [r3, #0]
 8007c40:	e008      	b.n	8007c54 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c42:	78fb      	ldrb	r3, [r7, #3]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	212c      	movs	r1, #44	; 0x2c
 8007c48:	fb01 f303 	mul.w	r3, r1, r3
 8007c4c:	4413      	add	r3, r2
 8007c4e:	3342      	adds	r3, #66	; 0x42
 8007c50:	2202      	movs	r2, #2
 8007c52:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007c54:	787b      	ldrb	r3, [r7, #1]
 8007c56:	2b03      	cmp	r3, #3
 8007c58:	f200 80c6 	bhi.w	8007de8 <HAL_HCD_HC_SubmitRequest+0x210>
 8007c5c:	a201      	add	r2, pc, #4	; (adr r2, 8007c64 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8007c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c62:	bf00      	nop
 8007c64:	08007c75 	.word	0x08007c75
 8007c68:	08007dd5 	.word	0x08007dd5
 8007c6c:	08007cd9 	.word	0x08007cd9
 8007c70:	08007d57 	.word	0x08007d57
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8007c74:	7c3b      	ldrb	r3, [r7, #16]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	f040 80b8 	bne.w	8007dec <HAL_HCD_HC_SubmitRequest+0x214>
 8007c7c:	78bb      	ldrb	r3, [r7, #2]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f040 80b4 	bne.w	8007dec <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8007c84:	8b3b      	ldrh	r3, [r7, #24]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d108      	bne.n	8007c9c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8007c8a:	78fb      	ldrb	r3, [r7, #3]
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	212c      	movs	r1, #44	; 0x2c
 8007c90:	fb01 f303 	mul.w	r3, r1, r3
 8007c94:	4413      	add	r3, r2
 8007c96:	3355      	adds	r3, #85	; 0x55
 8007c98:	2201      	movs	r2, #1
 8007c9a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007c9c:	78fb      	ldrb	r3, [r7, #3]
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	212c      	movs	r1, #44	; 0x2c
 8007ca2:	fb01 f303 	mul.w	r3, r1, r3
 8007ca6:	4413      	add	r3, r2
 8007ca8:	3355      	adds	r3, #85	; 0x55
 8007caa:	781b      	ldrb	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d109      	bne.n	8007cc4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	212c      	movs	r1, #44	; 0x2c
 8007cb6:	fb01 f303 	mul.w	r3, r1, r3
 8007cba:	4413      	add	r3, r2
 8007cbc:	3342      	adds	r3, #66	; 0x42
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007cc2:	e093      	b.n	8007dec <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007cc4:	78fb      	ldrb	r3, [r7, #3]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	212c      	movs	r1, #44	; 0x2c
 8007cca:	fb01 f303 	mul.w	r3, r1, r3
 8007cce:	4413      	add	r3, r2
 8007cd0:	3342      	adds	r3, #66	; 0x42
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	701a      	strb	r2, [r3, #0]
      break;
 8007cd6:	e089      	b.n	8007dec <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007cd8:	78bb      	ldrb	r3, [r7, #2]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d11d      	bne.n	8007d1a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007cde:	78fb      	ldrb	r3, [r7, #3]
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	212c      	movs	r1, #44	; 0x2c
 8007ce4:	fb01 f303 	mul.w	r3, r1, r3
 8007ce8:	4413      	add	r3, r2
 8007cea:	3355      	adds	r3, #85	; 0x55
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d109      	bne.n	8007d06 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007cf2:	78fb      	ldrb	r3, [r7, #3]
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	212c      	movs	r1, #44	; 0x2c
 8007cf8:	fb01 f303 	mul.w	r3, r1, r3
 8007cfc:	4413      	add	r3, r2
 8007cfe:	3342      	adds	r3, #66	; 0x42
 8007d00:	2200      	movs	r2, #0
 8007d02:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007d04:	e073      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d06:	78fb      	ldrb	r3, [r7, #3]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	212c      	movs	r1, #44	; 0x2c
 8007d0c:	fb01 f303 	mul.w	r3, r1, r3
 8007d10:	4413      	add	r3, r2
 8007d12:	3342      	adds	r3, #66	; 0x42
 8007d14:	2202      	movs	r2, #2
 8007d16:	701a      	strb	r2, [r3, #0]
      break;
 8007d18:	e069      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007d1a:	78fb      	ldrb	r3, [r7, #3]
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	212c      	movs	r1, #44	; 0x2c
 8007d20:	fb01 f303 	mul.w	r3, r1, r3
 8007d24:	4413      	add	r3, r2
 8007d26:	3354      	adds	r3, #84	; 0x54
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d109      	bne.n	8007d42 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d2e:	78fb      	ldrb	r3, [r7, #3]
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	212c      	movs	r1, #44	; 0x2c
 8007d34:	fb01 f303 	mul.w	r3, r1, r3
 8007d38:	4413      	add	r3, r2
 8007d3a:	3342      	adds	r3, #66	; 0x42
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	701a      	strb	r2, [r3, #0]
      break;
 8007d40:	e055      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d42:	78fb      	ldrb	r3, [r7, #3]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	212c      	movs	r1, #44	; 0x2c
 8007d48:	fb01 f303 	mul.w	r3, r1, r3
 8007d4c:	4413      	add	r3, r2
 8007d4e:	3342      	adds	r3, #66	; 0x42
 8007d50:	2202      	movs	r2, #2
 8007d52:	701a      	strb	r2, [r3, #0]
      break;
 8007d54:	e04b      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007d56:	78bb      	ldrb	r3, [r7, #2]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d11d      	bne.n	8007d98 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007d5c:	78fb      	ldrb	r3, [r7, #3]
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	212c      	movs	r1, #44	; 0x2c
 8007d62:	fb01 f303 	mul.w	r3, r1, r3
 8007d66:	4413      	add	r3, r2
 8007d68:	3355      	adds	r3, #85	; 0x55
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d109      	bne.n	8007d84 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d70:	78fb      	ldrb	r3, [r7, #3]
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	212c      	movs	r1, #44	; 0x2c
 8007d76:	fb01 f303 	mul.w	r3, r1, r3
 8007d7a:	4413      	add	r3, r2
 8007d7c:	3342      	adds	r3, #66	; 0x42
 8007d7e:	2200      	movs	r2, #0
 8007d80:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007d82:	e034      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d84:	78fb      	ldrb	r3, [r7, #3]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	212c      	movs	r1, #44	; 0x2c
 8007d8a:	fb01 f303 	mul.w	r3, r1, r3
 8007d8e:	4413      	add	r3, r2
 8007d90:	3342      	adds	r3, #66	; 0x42
 8007d92:	2202      	movs	r2, #2
 8007d94:	701a      	strb	r2, [r3, #0]
      break;
 8007d96:	e02a      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007d98:	78fb      	ldrb	r3, [r7, #3]
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	212c      	movs	r1, #44	; 0x2c
 8007d9e:	fb01 f303 	mul.w	r3, r1, r3
 8007da2:	4413      	add	r3, r2
 8007da4:	3354      	adds	r3, #84	; 0x54
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d109      	bne.n	8007dc0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007dac:	78fb      	ldrb	r3, [r7, #3]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	212c      	movs	r1, #44	; 0x2c
 8007db2:	fb01 f303 	mul.w	r3, r1, r3
 8007db6:	4413      	add	r3, r2
 8007db8:	3342      	adds	r3, #66	; 0x42
 8007dba:	2200      	movs	r2, #0
 8007dbc:	701a      	strb	r2, [r3, #0]
      break;
 8007dbe:	e016      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007dc0:	78fb      	ldrb	r3, [r7, #3]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	212c      	movs	r1, #44	; 0x2c
 8007dc6:	fb01 f303 	mul.w	r3, r1, r3
 8007dca:	4413      	add	r3, r2
 8007dcc:	3342      	adds	r3, #66	; 0x42
 8007dce:	2202      	movs	r2, #2
 8007dd0:	701a      	strb	r2, [r3, #0]
      break;
 8007dd2:	e00c      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007dd4:	78fb      	ldrb	r3, [r7, #3]
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	212c      	movs	r1, #44	; 0x2c
 8007dda:	fb01 f303 	mul.w	r3, r1, r3
 8007dde:	4413      	add	r3, r2
 8007de0:	3342      	adds	r3, #66	; 0x42
 8007de2:	2200      	movs	r2, #0
 8007de4:	701a      	strb	r2, [r3, #0]
      break;
 8007de6:	e002      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8007de8:	bf00      	nop
 8007dea:	e000      	b.n	8007dee <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8007dec:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007dee:	78fb      	ldrb	r3, [r7, #3]
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	212c      	movs	r1, #44	; 0x2c
 8007df4:	fb01 f303 	mul.w	r3, r1, r3
 8007df8:	4413      	add	r3, r2
 8007dfa:	3344      	adds	r3, #68	; 0x44
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007e00:	78fb      	ldrb	r3, [r7, #3]
 8007e02:	8b3a      	ldrh	r2, [r7, #24]
 8007e04:	6879      	ldr	r1, [r7, #4]
 8007e06:	202c      	movs	r0, #44	; 0x2c
 8007e08:	fb00 f303 	mul.w	r3, r0, r3
 8007e0c:	440b      	add	r3, r1
 8007e0e:	334c      	adds	r3, #76	; 0x4c
 8007e10:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007e12:	78fb      	ldrb	r3, [r7, #3]
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	212c      	movs	r1, #44	; 0x2c
 8007e18:	fb01 f303 	mul.w	r3, r1, r3
 8007e1c:	4413      	add	r3, r2
 8007e1e:	3360      	adds	r3, #96	; 0x60
 8007e20:	2200      	movs	r2, #0
 8007e22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007e24:	78fb      	ldrb	r3, [r7, #3]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	212c      	movs	r1, #44	; 0x2c
 8007e2a:	fb01 f303 	mul.w	r3, r1, r3
 8007e2e:	4413      	add	r3, r2
 8007e30:	3350      	adds	r3, #80	; 0x50
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007e36:	78fb      	ldrb	r3, [r7, #3]
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	212c      	movs	r1, #44	; 0x2c
 8007e3c:	fb01 f303 	mul.w	r3, r1, r3
 8007e40:	4413      	add	r3, r2
 8007e42:	3339      	adds	r3, #57	; 0x39
 8007e44:	78fa      	ldrb	r2, [r7, #3]
 8007e46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007e48:	78fb      	ldrb	r3, [r7, #3]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	212c      	movs	r1, #44	; 0x2c
 8007e4e:	fb01 f303 	mul.w	r3, r1, r3
 8007e52:	4413      	add	r3, r2
 8007e54:	3361      	adds	r3, #97	; 0x61
 8007e56:	2200      	movs	r2, #0
 8007e58:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	78fb      	ldrb	r3, [r7, #3]
 8007e60:	222c      	movs	r2, #44	; 0x2c
 8007e62:	fb02 f303 	mul.w	r3, r2, r3
 8007e66:	3338      	adds	r3, #56	; 0x38
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	18d1      	adds	r1, r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	461a      	mov	r2, r3
 8007e74:	f004 f9cc 	bl	800c210 <USB_HC_StartXfer>
 8007e78:	4603      	mov	r3, r0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3708      	adds	r7, #8
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop

08007e84 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f003 fef4 	bl	800bc88 <USB_GetMode>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	f040 80ef 	bne.w	8008086 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f003 fed9 	bl	800bc64 <USB_ReadInterrupts>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 80e5 	beq.w	8008084 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f003 fed0 	bl	800bc64 <USB_ReadInterrupts>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007eca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ece:	d104      	bne.n	8007eda <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007ed8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f003 fec0 	bl	800bc64 <USB_ReadInterrupts>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007eee:	d104      	bne.n	8007efa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ef8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4618      	mov	r0, r3
 8007f00:	f003 feb0 	bl	800bc64 <USB_ReadInterrupts>
 8007f04:	4603      	mov	r3, r0
 8007f06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f0e:	d104      	bne.n	8007f1a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8007f18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f003 fea0 	bl	800bc64 <USB_ReadInterrupts>
 8007f24:	4603      	mov	r3, r0
 8007f26:	f003 0302 	and.w	r3, r3, #2
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d103      	bne.n	8007f36 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2202      	movs	r2, #2
 8007f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f003 fe92 	bl	800bc64 <USB_ReadInterrupts>
 8007f40:	4603      	mov	r3, r0
 8007f42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f4a:	d115      	bne.n	8007f78 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007f54:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d108      	bne.n	8007f78 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f00d fd32 	bl	80159d0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2101      	movs	r1, #1
 8007f72:	4618      	mov	r0, r3
 8007f74:	f003 ff7c 	bl	800be70 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f003 fe71 	bl	800bc64 <USB_ReadInterrupts>
 8007f82:	4603      	mov	r3, r0
 8007f84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f8c:	d102      	bne.n	8007f94 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f001 fa01 	bl	8009396 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f003 fe63 	bl	800bc64 <USB_ReadInterrupts>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	f003 0308 	and.w	r3, r3, #8
 8007fa4:	2b08      	cmp	r3, #8
 8007fa6:	d106      	bne.n	8007fb6 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f00d fcf5 	bl	8015998 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2208      	movs	r2, #8
 8007fb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f003 fe52 	bl	800bc64 <USB_ReadInterrupts>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	f003 0310 	and.w	r3, r3, #16
 8007fc6:	2b10      	cmp	r3, #16
 8007fc8:	d101      	bne.n	8007fce <HAL_HCD_IRQHandler+0x14a>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <HAL_HCD_IRQHandler+0x14c>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d012      	beq.n	8007ffa <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	699a      	ldr	r2, [r3, #24]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f022 0210 	bic.w	r2, r2, #16
 8007fe2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f001 f904 	bl	80091f2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	699a      	ldr	r2, [r3, #24]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f042 0210 	orr.w	r2, r2, #16
 8007ff8:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f003 fe30 	bl	800bc64 <USB_ReadInterrupts>
 8008004:	4603      	mov	r3, r0
 8008006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800800a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800800e:	d13a      	bne.n	8008086 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f004 fa3d 	bl	800c494 <USB_HC_ReadInterrupt>
 800801a:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800801c:	2300      	movs	r3, #0
 800801e:	617b      	str	r3, [r7, #20]
 8008020:	e025      	b.n	800806e <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	f003 030f 	and.w	r3, r3, #15
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	fa22 f303 	lsr.w	r3, r2, r3
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d018      	beq.n	8008068 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	015a      	lsls	r2, r3, #5
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	4413      	add	r3, r2
 800803e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804c:	d106      	bne.n	800805c <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f8a9 	bl	80081ac <HCD_HC_IN_IRQHandler>
 800805a:	e005      	b.n	8008068 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	b2db      	uxtb	r3, r3
 8008060:	4619      	mov	r1, r3
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fcc4 	bl	80089f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	3301      	adds	r3, #1
 800806c:	617b      	str	r3, [r7, #20]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	429a      	cmp	r2, r3
 8008076:	d3d4      	bcc.n	8008022 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008080:	615a      	str	r2, [r3, #20]
 8008082:	e000      	b.n	8008086 <HAL_HCD_IRQHandler+0x202>
      return;
 8008084:	bf00      	nop
    }
  }
}
 8008086:	3718      	adds	r7, #24
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800809a:	2b01      	cmp	r3, #1
 800809c:	d101      	bne.n	80080a2 <HAL_HCD_Start+0x16>
 800809e:	2302      	movs	r3, #2
 80080a0:	e013      	b.n	80080ca <HAL_HCD_Start+0x3e>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2101      	movs	r1, #1
 80080b0:	4618      	mov	r0, r3
 80080b2:	f003 ff40 	bl	800bf36 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f003 fc8e 	bl	800b9dc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}

080080d2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b082      	sub	sp, #8
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d101      	bne.n	80080e8 <HAL_HCD_Stop+0x16>
 80080e4:	2302      	movs	r3, #2
 80080e6:	e00d      	b.n	8008104 <HAL_HCD_Stop+0x32>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4618      	mov	r0, r3
 80080f6:	f004 fb33 	bl	800c760 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4618      	mov	r0, r3
 800811a:	f003 fee2 	bl	800bee2 <USB_ResetPort>
 800811e:	4603      	mov	r3, r0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	460b      	mov	r3, r1
 8008132:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008134:	78fb      	ldrb	r3, [r7, #3]
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	212c      	movs	r1, #44	; 0x2c
 800813a:	fb01 f303 	mul.w	r3, r1, r3
 800813e:	4413      	add	r3, r2
 8008140:	3360      	adds	r3, #96	; 0x60
 8008142:	781b      	ldrb	r3, [r3, #0]
}
 8008144:	4618      	mov	r0, r3
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	bc80      	pop	{r7}
 800814c:	4770      	bx	lr

0800814e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800814e:	b480      	push	{r7}
 8008150:	b083      	sub	sp, #12
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
 8008156:	460b      	mov	r3, r1
 8008158:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800815a:	78fb      	ldrb	r3, [r7, #3]
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	212c      	movs	r1, #44	; 0x2c
 8008160:	fb01 f303 	mul.w	r3, r1, r3
 8008164:	4413      	add	r3, r2
 8008166:	3350      	adds	r3, #80	; 0x50
 8008168:	681b      	ldr	r3, [r3, #0]
}
 800816a:	4618      	mov	r0, r3
 800816c:	370c      	adds	r7, #12
 800816e:	46bd      	mov	sp, r7
 8008170:	bc80      	pop	{r7}
 8008172:	4770      	bx	lr

08008174 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4618      	mov	r0, r3
 8008182:	f003 ff26 	bl	800bfd2 <USB_GetCurrentFrame>
 8008186:	4603      	mov	r3, r0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3708      	adds	r7, #8
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4618      	mov	r0, r3
 800819e:	f003 ff02 	bl	800bfa6 <USB_GetHostSpeed>
 80081a2:	4603      	mov	r3, r0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	460b      	mov	r3, r1
 80081b6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80081c2:	78fb      	ldrb	r3, [r7, #3]
 80081c4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	015a      	lsls	r2, r3, #5
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	4413      	add	r3, r2
 80081ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f003 0304 	and.w	r3, r3, #4
 80081d8:	2b04      	cmp	r3, #4
 80081da:	d119      	bne.n	8008210 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	015a      	lsls	r2, r3, #5
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	4413      	add	r3, r2
 80081e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081e8:	461a      	mov	r2, r3
 80081ea:	2304      	movs	r3, #4
 80081ec:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	0151      	lsls	r1, r2, #5
 8008200:	693a      	ldr	r2, [r7, #16]
 8008202:	440a      	add	r2, r1
 8008204:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008208:	f043 0302 	orr.w	r3, r3, #2
 800820c:	60d3      	str	r3, [r2, #12]
 800820e:	e101      	b.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	4413      	add	r3, r2
 8008218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008222:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008226:	d12b      	bne.n	8008280 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	4413      	add	r3, r2
 8008230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008234:	461a      	mov	r2, r3
 8008236:	f44f 7380 	mov.w	r3, #256	; 0x100
 800823a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	212c      	movs	r1, #44	; 0x2c
 8008242:	fb01 f303 	mul.w	r3, r1, r3
 8008246:	4413      	add	r3, r2
 8008248:	3361      	adds	r3, #97	; 0x61
 800824a:	2207      	movs	r2, #7
 800824c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	4413      	add	r3, r2
 8008256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	0151      	lsls	r1, r2, #5
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	440a      	add	r2, r1
 8008264:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008268:	f043 0302 	orr.w	r3, r3, #2
 800826c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	b2d2      	uxtb	r2, r2
 8008276:	4611      	mov	r1, r2
 8008278:	4618      	mov	r0, r3
 800827a:	f004 f91b 	bl	800c4b4 <USB_HC_Halt>
 800827e:	e0c9      	b.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	015a      	lsls	r2, r3, #5
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	4413      	add	r3, r2
 8008288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f003 0320 	and.w	r3, r3, #32
 8008292:	2b20      	cmp	r3, #32
 8008294:	d109      	bne.n	80082aa <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	015a      	lsls	r2, r3, #5
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	4413      	add	r3, r2
 800829e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082a2:	461a      	mov	r2, r3
 80082a4:	2320      	movs	r3, #32
 80082a6:	6093      	str	r3, [r2, #8]
 80082a8:	e0b4      	b.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	015a      	lsls	r2, r3, #5
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	4413      	add	r3, r2
 80082b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 0308 	and.w	r3, r3, #8
 80082bc:	2b08      	cmp	r3, #8
 80082be:	d133      	bne.n	8008328 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	015a      	lsls	r2, r3, #5
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	4413      	add	r3, r2
 80082c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	0151      	lsls	r1, r2, #5
 80082d2:	693a      	ldr	r2, [r7, #16]
 80082d4:	440a      	add	r2, r1
 80082d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80082da:	f043 0302 	orr.w	r3, r3, #2
 80082de:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	212c      	movs	r1, #44	; 0x2c
 80082e6:	fb01 f303 	mul.w	r3, r1, r3
 80082ea:	4413      	add	r3, r2
 80082ec:	3361      	adds	r3, #97	; 0x61
 80082ee:	2205      	movs	r2, #5
 80082f0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	015a      	lsls	r2, r3, #5
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	4413      	add	r3, r2
 80082fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082fe:	461a      	mov	r2, r3
 8008300:	2310      	movs	r3, #16
 8008302:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	015a      	lsls	r2, r3, #5
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	4413      	add	r3, r2
 800830c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008310:	461a      	mov	r2, r3
 8008312:	2308      	movs	r3, #8
 8008314:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	b2d2      	uxtb	r2, r2
 800831e:	4611      	mov	r1, r2
 8008320:	4618      	mov	r0, r3
 8008322:	f004 f8c7 	bl	800c4b4 <USB_HC_Halt>
 8008326:	e075      	b.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	4413      	add	r3, r2
 8008330:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800833a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800833e:	d134      	bne.n	80083aa <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	4413      	add	r3, r2
 8008348:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	0151      	lsls	r1, r2, #5
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	440a      	add	r2, r1
 8008356:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800835a:	f043 0302 	orr.w	r3, r3, #2
 800835e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	212c      	movs	r1, #44	; 0x2c
 8008366:	fb01 f303 	mul.w	r3, r1, r3
 800836a:	4413      	add	r3, r2
 800836c:	3361      	adds	r3, #97	; 0x61
 800836e:	2208      	movs	r2, #8
 8008370:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	4413      	add	r3, r2
 800837a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837e:	461a      	mov	r2, r3
 8008380:	2310      	movs	r3, #16
 8008382:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	4413      	add	r3, r2
 800838c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008390:	461a      	mov	r2, r3
 8008392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008396:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	b2d2      	uxtb	r2, r2
 80083a0:	4611      	mov	r1, r2
 80083a2:	4618      	mov	r0, r3
 80083a4:	f004 f886 	bl	800c4b4 <USB_HC_Halt>
 80083a8:	e034      	b.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	015a      	lsls	r2, r3, #5
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083bc:	2b80      	cmp	r3, #128	; 0x80
 80083be:	d129      	bne.n	8008414 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	0151      	lsls	r1, r2, #5
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	440a      	add	r2, r1
 80083d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083da:	f043 0302 	orr.w	r3, r3, #2
 80083de:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	212c      	movs	r1, #44	; 0x2c
 80083e6:	fb01 f303 	mul.w	r3, r1, r3
 80083ea:	4413      	add	r3, r2
 80083ec:	3361      	adds	r3, #97	; 0x61
 80083ee:	2206      	movs	r2, #6
 80083f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	b2d2      	uxtb	r2, r2
 80083fa:	4611      	mov	r1, r2
 80083fc:	4618      	mov	r0, r3
 80083fe:	f004 f859 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	4413      	add	r3, r2
 800840a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840e:	461a      	mov	r2, r3
 8008410:	2380      	movs	r3, #128	; 0x80
 8008412:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	015a      	lsls	r2, r3, #5
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	4413      	add	r3, r2
 800841c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008426:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800842a:	d122      	bne.n	8008472 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	015a      	lsls	r2, r3, #5
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	4413      	add	r3, r2
 8008434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	0151      	lsls	r1, r2, #5
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	440a      	add	r2, r1
 8008442:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008446:	f043 0302 	orr.w	r3, r3, #2
 800844a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	b2d2      	uxtb	r2, r2
 8008454:	4611      	mov	r1, r2
 8008456:	4618      	mov	r0, r3
 8008458:	f004 f82c 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4413      	add	r3, r2
 8008464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008468:	461a      	mov	r2, r3
 800846a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800846e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8008470:	e2ba      	b.n	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	015a      	lsls	r2, r3, #5
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	4413      	add	r3, r2
 800847a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	2b01      	cmp	r3, #1
 8008486:	f040 811b 	bne.w	80086c0 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d019      	beq.n	80084c6 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	212c      	movs	r1, #44	; 0x2c
 8008498:	fb01 f303 	mul.w	r3, r1, r3
 800849c:	4413      	add	r3, r2
 800849e:	3348      	adds	r3, #72	; 0x48
 80084a0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	0159      	lsls	r1, r3, #5
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	440b      	add	r3, r1
 80084aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80084b4:	1ad2      	subs	r2, r2, r3
 80084b6:	6879      	ldr	r1, [r7, #4]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	202c      	movs	r0, #44	; 0x2c
 80084bc:	fb00 f303 	mul.w	r3, r0, r3
 80084c0:	440b      	add	r3, r1
 80084c2:	3350      	adds	r3, #80	; 0x50
 80084c4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	212c      	movs	r1, #44	; 0x2c
 80084cc:	fb01 f303 	mul.w	r3, r1, r3
 80084d0:	4413      	add	r3, r2
 80084d2:	3361      	adds	r3, #97	; 0x61
 80084d4:	2201      	movs	r2, #1
 80084d6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	212c      	movs	r1, #44	; 0x2c
 80084de:	fb01 f303 	mul.w	r3, r1, r3
 80084e2:	4413      	add	r3, r2
 80084e4:	335c      	adds	r3, #92	; 0x5c
 80084e6:	2200      	movs	r2, #0
 80084e8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	4413      	add	r3, r2
 80084f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084f6:	461a      	mov	r2, r3
 80084f8:	2301      	movs	r3, #1
 80084fa:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	212c      	movs	r1, #44	; 0x2c
 8008502:	fb01 f303 	mul.w	r3, r1, r3
 8008506:	4413      	add	r3, r2
 8008508:	333f      	adds	r3, #63	; 0x3f
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d009      	beq.n	8008524 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	212c      	movs	r1, #44	; 0x2c
 8008516:	fb01 f303 	mul.w	r3, r1, r3
 800851a:	4413      	add	r3, r2
 800851c:	333f      	adds	r3, #63	; 0x3f
 800851e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008520:	2b02      	cmp	r3, #2
 8008522:	d121      	bne.n	8008568 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	4413      	add	r3, r2
 800852c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	0151      	lsls	r1, r2, #5
 8008536:	693a      	ldr	r2, [r7, #16]
 8008538:	440a      	add	r2, r1
 800853a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800853e:	f043 0302 	orr.w	r3, r3, #2
 8008542:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	b2d2      	uxtb	r2, r2
 800854c:	4611      	mov	r1, r2
 800854e:	4618      	mov	r0, r3
 8008550:	f003 ffb0 	bl	800c4b4 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	4413      	add	r3, r2
 800855c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008560:	461a      	mov	r2, r3
 8008562:	2310      	movs	r3, #16
 8008564:	6093      	str	r3, [r2, #8]
 8008566:	e066      	b.n	8008636 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	212c      	movs	r1, #44	; 0x2c
 800856e:	fb01 f303 	mul.w	r3, r1, r3
 8008572:	4413      	add	r3, r2
 8008574:	333f      	adds	r3, #63	; 0x3f
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b03      	cmp	r3, #3
 800857a:	d127      	bne.n	80085cc <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	015a      	lsls	r2, r3, #5
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	4413      	add	r3, r2
 8008584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	0151      	lsls	r1, r2, #5
 800858e:	693a      	ldr	r2, [r7, #16]
 8008590:	440a      	add	r2, r1
 8008592:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008596:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800859a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	212c      	movs	r1, #44	; 0x2c
 80085a2:	fb01 f303 	mul.w	r3, r1, r3
 80085a6:	4413      	add	r3, r2
 80085a8:	3360      	adds	r3, #96	; 0x60
 80085aa:	2201      	movs	r2, #1
 80085ac:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	b2d9      	uxtb	r1, r3
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	202c      	movs	r0, #44	; 0x2c
 80085b8:	fb00 f303 	mul.w	r3, r0, r3
 80085bc:	4413      	add	r3, r2
 80085be:	3360      	adds	r3, #96	; 0x60
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f00d fa11 	bl	80159ec <HAL_HCD_HC_NotifyURBChange_Callback>
 80085ca:	e034      	b.n	8008636 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	212c      	movs	r1, #44	; 0x2c
 80085d2:	fb01 f303 	mul.w	r3, r1, r3
 80085d6:	4413      	add	r3, r2
 80085d8:	333f      	adds	r3, #63	; 0x3f
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d12a      	bne.n	8008636 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	212c      	movs	r1, #44	; 0x2c
 80085e6:	fb01 f303 	mul.w	r3, r1, r3
 80085ea:	4413      	add	r3, r2
 80085ec:	3360      	adds	r3, #96	; 0x60
 80085ee:	2201      	movs	r2, #1
 80085f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	212c      	movs	r1, #44	; 0x2c
 80085f8:	fb01 f303 	mul.w	r3, r1, r3
 80085fc:	4413      	add	r3, r2
 80085fe:	3354      	adds	r3, #84	; 0x54
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	f083 0301 	eor.w	r3, r3, #1
 8008606:	b2d8      	uxtb	r0, r3
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	212c      	movs	r1, #44	; 0x2c
 800860e:	fb01 f303 	mul.w	r3, r1, r3
 8008612:	4413      	add	r3, r2
 8008614:	3354      	adds	r3, #84	; 0x54
 8008616:	4602      	mov	r2, r0
 8008618:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	b2d9      	uxtb	r1, r3
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	202c      	movs	r0, #44	; 0x2c
 8008624:	fb00 f303 	mul.w	r3, r0, r3
 8008628:	4413      	add	r3, r2
 800862a:	3360      	adds	r3, #96	; 0x60
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f00d f9db 	bl	80159ec <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	691b      	ldr	r3, [r3, #16]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d12b      	bne.n	8008696 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	212c      	movs	r1, #44	; 0x2c
 8008644:	fb01 f303 	mul.w	r3, r1, r3
 8008648:	4413      	add	r3, r2
 800864a:	3348      	adds	r3, #72	; 0x48
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	6879      	ldr	r1, [r7, #4]
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	202c      	movs	r0, #44	; 0x2c
 8008654:	fb00 f202 	mul.w	r2, r0, r2
 8008658:	440a      	add	r2, r1
 800865a:	3240      	adds	r2, #64	; 0x40
 800865c:	8812      	ldrh	r2, [r2, #0]
 800865e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 81be 	beq.w	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	212c      	movs	r1, #44	; 0x2c
 8008672:	fb01 f303 	mul.w	r3, r1, r3
 8008676:	4413      	add	r3, r2
 8008678:	3354      	adds	r3, #84	; 0x54
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	f083 0301 	eor.w	r3, r3, #1
 8008680:	b2d8      	uxtb	r0, r3
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	212c      	movs	r1, #44	; 0x2c
 8008688:	fb01 f303 	mul.w	r3, r1, r3
 800868c:	4413      	add	r3, r2
 800868e:	3354      	adds	r3, #84	; 0x54
 8008690:	4602      	mov	r2, r0
 8008692:	701a      	strb	r2, [r3, #0]
}
 8008694:	e1a8      	b.n	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	212c      	movs	r1, #44	; 0x2c
 800869c:	fb01 f303 	mul.w	r3, r1, r3
 80086a0:	4413      	add	r3, r2
 80086a2:	3354      	adds	r3, #84	; 0x54
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	f083 0301 	eor.w	r3, r3, #1
 80086aa:	b2d8      	uxtb	r0, r3
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	212c      	movs	r1, #44	; 0x2c
 80086b2:	fb01 f303 	mul.w	r3, r1, r3
 80086b6:	4413      	add	r3, r2
 80086b8:	3354      	adds	r3, #84	; 0x54
 80086ba:	4602      	mov	r2, r0
 80086bc:	701a      	strb	r2, [r3, #0]
}
 80086be:	e193      	b.n	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	015a      	lsls	r2, r3, #5
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	4413      	add	r3, r2
 80086c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	f040 8106 	bne.w	80088e4 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	015a      	lsls	r2, r3, #5
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	4413      	add	r3, r2
 80086e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	0151      	lsls	r1, r2, #5
 80086ea:	693a      	ldr	r2, [r7, #16]
 80086ec:	440a      	add	r2, r1
 80086ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086f2:	f023 0302 	bic.w	r3, r3, #2
 80086f6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	212c      	movs	r1, #44	; 0x2c
 80086fe:	fb01 f303 	mul.w	r3, r1, r3
 8008702:	4413      	add	r3, r2
 8008704:	3361      	adds	r3, #97	; 0x61
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d109      	bne.n	8008720 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	212c      	movs	r1, #44	; 0x2c
 8008712:	fb01 f303 	mul.w	r3, r1, r3
 8008716:	4413      	add	r3, r2
 8008718:	3360      	adds	r3, #96	; 0x60
 800871a:	2201      	movs	r2, #1
 800871c:	701a      	strb	r2, [r3, #0]
 800871e:	e0c9      	b.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	212c      	movs	r1, #44	; 0x2c
 8008726:	fb01 f303 	mul.w	r3, r1, r3
 800872a:	4413      	add	r3, r2
 800872c:	3361      	adds	r3, #97	; 0x61
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	2b05      	cmp	r3, #5
 8008732:	d109      	bne.n	8008748 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	212c      	movs	r1, #44	; 0x2c
 800873a:	fb01 f303 	mul.w	r3, r1, r3
 800873e:	4413      	add	r3, r2
 8008740:	3360      	adds	r3, #96	; 0x60
 8008742:	2205      	movs	r2, #5
 8008744:	701a      	strb	r2, [r3, #0]
 8008746:	e0b5      	b.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	212c      	movs	r1, #44	; 0x2c
 800874e:	fb01 f303 	mul.w	r3, r1, r3
 8008752:	4413      	add	r3, r2
 8008754:	3361      	adds	r3, #97	; 0x61
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	2b06      	cmp	r3, #6
 800875a:	d009      	beq.n	8008770 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	212c      	movs	r1, #44	; 0x2c
 8008762:	fb01 f303 	mul.w	r3, r1, r3
 8008766:	4413      	add	r3, r2
 8008768:	3361      	adds	r3, #97	; 0x61
 800876a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800876c:	2b08      	cmp	r3, #8
 800876e:	d150      	bne.n	8008812 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	212c      	movs	r1, #44	; 0x2c
 8008776:	fb01 f303 	mul.w	r3, r1, r3
 800877a:	4413      	add	r3, r2
 800877c:	335c      	adds	r3, #92	; 0x5c
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	1c5a      	adds	r2, r3, #1
 8008782:	6879      	ldr	r1, [r7, #4]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	202c      	movs	r0, #44	; 0x2c
 8008788:	fb00 f303 	mul.w	r3, r0, r3
 800878c:	440b      	add	r3, r1
 800878e:	335c      	adds	r3, #92	; 0x5c
 8008790:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	212c      	movs	r1, #44	; 0x2c
 8008798:	fb01 f303 	mul.w	r3, r1, r3
 800879c:	4413      	add	r3, r2
 800879e:	335c      	adds	r3, #92	; 0x5c
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d912      	bls.n	80087cc <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	212c      	movs	r1, #44	; 0x2c
 80087ac:	fb01 f303 	mul.w	r3, r1, r3
 80087b0:	4413      	add	r3, r2
 80087b2:	335c      	adds	r3, #92	; 0x5c
 80087b4:	2200      	movs	r2, #0
 80087b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	212c      	movs	r1, #44	; 0x2c
 80087be:	fb01 f303 	mul.w	r3, r1, r3
 80087c2:	4413      	add	r3, r2
 80087c4:	3360      	adds	r3, #96	; 0x60
 80087c6:	2204      	movs	r2, #4
 80087c8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80087ca:	e073      	b.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	212c      	movs	r1, #44	; 0x2c
 80087d2:	fb01 f303 	mul.w	r3, r1, r3
 80087d6:	4413      	add	r3, r2
 80087d8:	3360      	adds	r3, #96	; 0x60
 80087da:	2202      	movs	r2, #2
 80087dc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	015a      	lsls	r2, r3, #5
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	4413      	add	r3, r2
 80087e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80087f4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087fc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	4413      	add	r3, r2
 8008806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800880a:	461a      	mov	r2, r3
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008810:	e050      	b.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	212c      	movs	r1, #44	; 0x2c
 8008818:	fb01 f303 	mul.w	r3, r1, r3
 800881c:	4413      	add	r3, r2
 800881e:	3361      	adds	r3, #97	; 0x61
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	2b03      	cmp	r3, #3
 8008824:	d122      	bne.n	800886c <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	212c      	movs	r1, #44	; 0x2c
 800882c:	fb01 f303 	mul.w	r3, r1, r3
 8008830:	4413      	add	r3, r2
 8008832:	3360      	adds	r3, #96	; 0x60
 8008834:	2202      	movs	r2, #2
 8008836:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	015a      	lsls	r2, r3, #5
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	4413      	add	r3, r2
 8008840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800884e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008856:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	4413      	add	r3, r2
 8008860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008864:	461a      	mov	r2, r3
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	e023      	b.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	212c      	movs	r1, #44	; 0x2c
 8008872:	fb01 f303 	mul.w	r3, r1, r3
 8008876:	4413      	add	r3, r2
 8008878:	3361      	adds	r3, #97	; 0x61
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	2b07      	cmp	r3, #7
 800887e:	d119      	bne.n	80088b4 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	212c      	movs	r1, #44	; 0x2c
 8008886:	fb01 f303 	mul.w	r3, r1, r3
 800888a:	4413      	add	r3, r2
 800888c:	335c      	adds	r3, #92	; 0x5c
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	1c5a      	adds	r2, r3, #1
 8008892:	6879      	ldr	r1, [r7, #4]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	202c      	movs	r0, #44	; 0x2c
 8008898:	fb00 f303 	mul.w	r3, r0, r3
 800889c:	440b      	add	r3, r1
 800889e:	335c      	adds	r3, #92	; 0x5c
 80088a0:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	212c      	movs	r1, #44	; 0x2c
 80088a8:	fb01 f303 	mul.w	r3, r1, r3
 80088ac:	4413      	add	r3, r2
 80088ae:	3360      	adds	r3, #96	; 0x60
 80088b0:	2204      	movs	r2, #4
 80088b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088c0:	461a      	mov	r2, r3
 80088c2:	2302      	movs	r3, #2
 80088c4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	b2d9      	uxtb	r1, r3
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	202c      	movs	r0, #44	; 0x2c
 80088d0:	fb00 f303 	mul.w	r3, r0, r3
 80088d4:	4413      	add	r3, r2
 80088d6:	3360      	adds	r3, #96	; 0x60
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	461a      	mov	r2, r3
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f00d f885 	bl	80159ec <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80088e2:	e081      	b.n	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	f003 0310 	and.w	r3, r3, #16
 80088f6:	2b10      	cmp	r3, #16
 80088f8:	d176      	bne.n	80089e8 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	212c      	movs	r1, #44	; 0x2c
 8008900:	fb01 f303 	mul.w	r3, r1, r3
 8008904:	4413      	add	r3, r2
 8008906:	333f      	adds	r3, #63	; 0x3f
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	2b03      	cmp	r3, #3
 800890c:	d121      	bne.n	8008952 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	212c      	movs	r1, #44	; 0x2c
 8008914:	fb01 f303 	mul.w	r3, r1, r3
 8008918:	4413      	add	r3, r2
 800891a:	335c      	adds	r3, #92	; 0x5c
 800891c:	2200      	movs	r2, #0
 800891e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	4413      	add	r3, r2
 8008928:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	0151      	lsls	r1, r2, #5
 8008932:	693a      	ldr	r2, [r7, #16]
 8008934:	440a      	add	r2, r1
 8008936:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800893a:	f043 0302 	orr.w	r3, r3, #2
 800893e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	b2d2      	uxtb	r2, r2
 8008948:	4611      	mov	r1, r2
 800894a:	4618      	mov	r0, r3
 800894c:	f003 fdb2 	bl	800c4b4 <USB_HC_Halt>
 8008950:	e041      	b.n	80089d6 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	212c      	movs	r1, #44	; 0x2c
 8008958:	fb01 f303 	mul.w	r3, r1, r3
 800895c:	4413      	add	r3, r2
 800895e:	333f      	adds	r3, #63	; 0x3f
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d009      	beq.n	800897a <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	212c      	movs	r1, #44	; 0x2c
 800896c:	fb01 f303 	mul.w	r3, r1, r3
 8008970:	4413      	add	r3, r2
 8008972:	333f      	adds	r3, #63	; 0x3f
 8008974:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008976:	2b02      	cmp	r3, #2
 8008978:	d12d      	bne.n	80089d6 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	212c      	movs	r1, #44	; 0x2c
 8008980:	fb01 f303 	mul.w	r3, r1, r3
 8008984:	4413      	add	r3, r2
 8008986:	335c      	adds	r3, #92	; 0x5c
 8008988:	2200      	movs	r2, #0
 800898a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d120      	bne.n	80089d6 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	212c      	movs	r1, #44	; 0x2c
 800899a:	fb01 f303 	mul.w	r3, r1, r3
 800899e:	4413      	add	r3, r2
 80089a0:	3361      	adds	r3, #97	; 0x61
 80089a2:	2203      	movs	r2, #3
 80089a4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	0151      	lsls	r1, r2, #5
 80089b8:	693a      	ldr	r2, [r7, #16]
 80089ba:	440a      	add	r2, r1
 80089bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089c0:	f043 0302 	orr.w	r3, r3, #2
 80089c4:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	b2d2      	uxtb	r2, r2
 80089ce:	4611      	mov	r1, r2
 80089d0:	4618      	mov	r0, r3
 80089d2:	f003 fd6f 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	015a      	lsls	r2, r3, #5
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	4413      	add	r3, r2
 80089de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089e2:	461a      	mov	r2, r3
 80089e4:	2310      	movs	r3, #16
 80089e6:	6093      	str	r3, [r2, #8]
}
 80089e8:	bf00      	nop
 80089ea:	3718      	adds	r7, #24
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b088      	sub	sp, #32
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8008a06:	78fb      	ldrb	r3, [r7, #3]
 8008a08:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	f003 0304 	and.w	r3, r3, #4
 8008a1c:	2b04      	cmp	r3, #4
 8008a1e:	d119      	bne.n	8008a54 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	015a      	lsls	r2, r3, #5
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	4413      	add	r3, r2
 8008a28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a2c:	461a      	mov	r2, r3
 8008a2e:	2304      	movs	r3, #4
 8008a30:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	697a      	ldr	r2, [r7, #20]
 8008a42:	0151      	lsls	r1, r2, #5
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	440a      	add	r2, r1
 8008a48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a4c:	f043 0302 	orr.w	r3, r3, #2
 8008a50:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8008a52:	e3ca      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	f003 0320 	and.w	r3, r3, #32
 8008a66:	2b20      	cmp	r3, #32
 8008a68:	d13e      	bne.n	8008ae8 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a76:	461a      	mov	r2, r3
 8008a78:	2320      	movs	r3, #32
 8008a7a:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	212c      	movs	r1, #44	; 0x2c
 8008a82:	fb01 f303 	mul.w	r3, r1, r3
 8008a86:	4413      	add	r3, r2
 8008a88:	333d      	adds	r3, #61	; 0x3d
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	f040 83ac 	bne.w	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	212c      	movs	r1, #44	; 0x2c
 8008a98:	fb01 f303 	mul.w	r3, r1, r3
 8008a9c:	4413      	add	r3, r2
 8008a9e:	333d      	adds	r3, #61	; 0x3d
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	212c      	movs	r1, #44	; 0x2c
 8008aaa:	fb01 f303 	mul.w	r3, r1, r3
 8008aae:	4413      	add	r3, r2
 8008ab0:	3360      	adds	r3, #96	; 0x60
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	69ba      	ldr	r2, [r7, #24]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ad0:	f043 0302 	orr.w	r3, r3, #2
 8008ad4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	697a      	ldr	r2, [r7, #20]
 8008adc:	b2d2      	uxtb	r2, r2
 8008ade:	4611      	mov	r1, r2
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f003 fce7 	bl	800c4b4 <USB_HC_Halt>
}
 8008ae6:	e380      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008afa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008afe:	d122      	bne.n	8008b46 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	015a      	lsls	r2, r3, #5
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	4413      	add	r3, r2
 8008b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	0151      	lsls	r1, r2, #5
 8008b12:	69ba      	ldr	r2, [r7, #24]
 8008b14:	440a      	add	r2, r1
 8008b16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b1a:	f043 0302 	orr.w	r3, r3, #2
 8008b1e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	b2d2      	uxtb	r2, r2
 8008b28:	4611      	mov	r1, r2
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f003 fcc2 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	015a      	lsls	r2, r3, #5
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	4413      	add	r3, r2
 8008b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b42:	6093      	str	r3, [r2, #8]
}
 8008b44:	e351      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	015a      	lsls	r2, r3, #5
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	f003 0301 	and.w	r3, r3, #1
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d150      	bne.n	8008bfe <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	212c      	movs	r1, #44	; 0x2c
 8008b62:	fb01 f303 	mul.w	r3, r1, r3
 8008b66:	4413      	add	r3, r2
 8008b68:	335c      	adds	r3, #92	; 0x5c
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b80:	2b40      	cmp	r3, #64	; 0x40
 8008b82:	d111      	bne.n	8008ba8 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	212c      	movs	r1, #44	; 0x2c
 8008b8a:	fb01 f303 	mul.w	r3, r1, r3
 8008b8e:	4413      	add	r3, r2
 8008b90:	333d      	adds	r3, #61	; 0x3d
 8008b92:	2201      	movs	r2, #1
 8008b94:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	015a      	lsls	r2, r3, #5
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	2340      	movs	r3, #64	; 0x40
 8008ba6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	697a      	ldr	r2, [r7, #20]
 8008bb8:	0151      	lsls	r1, r2, #5
 8008bba:	69ba      	ldr	r2, [r7, #24]
 8008bbc:	440a      	add	r2, r1
 8008bbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008bc2:	f043 0302 	orr.w	r3, r3, #2
 8008bc6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	697a      	ldr	r2, [r7, #20]
 8008bce:	b2d2      	uxtb	r2, r2
 8008bd0:	4611      	mov	r1, r2
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f003 fc6e 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008be4:	461a      	mov	r2, r3
 8008be6:	2301      	movs	r3, #1
 8008be8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	212c      	movs	r1, #44	; 0x2c
 8008bf0:	fb01 f303 	mul.w	r3, r1, r3
 8008bf4:	4413      	add	r3, r2
 8008bf6:	3361      	adds	r3, #97	; 0x61
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	701a      	strb	r2, [r3, #0]
}
 8008bfc:	e2f5      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c10:	2b40      	cmp	r3, #64	; 0x40
 8008c12:	d13c      	bne.n	8008c8e <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	212c      	movs	r1, #44	; 0x2c
 8008c1a:	fb01 f303 	mul.w	r3, r1, r3
 8008c1e:	4413      	add	r3, r2
 8008c20:	3361      	adds	r3, #97	; 0x61
 8008c22:	2204      	movs	r2, #4
 8008c24:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	212c      	movs	r1, #44	; 0x2c
 8008c2c:	fb01 f303 	mul.w	r3, r1, r3
 8008c30:	4413      	add	r3, r2
 8008c32:	333d      	adds	r3, #61	; 0x3d
 8008c34:	2201      	movs	r2, #1
 8008c36:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	212c      	movs	r1, #44	; 0x2c
 8008c3e:	fb01 f303 	mul.w	r3, r1, r3
 8008c42:	4413      	add	r3, r2
 8008c44:	335c      	adds	r3, #92	; 0x5c
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	015a      	lsls	r2, r3, #5
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	4413      	add	r3, r2
 8008c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	0151      	lsls	r1, r2, #5
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	440a      	add	r2, r1
 8008c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c64:	f043 0302 	orr.w	r3, r3, #2
 8008c68:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	b2d2      	uxtb	r2, r2
 8008c72:	4611      	mov	r1, r2
 8008c74:	4618      	mov	r0, r3
 8008c76:	f003 fc1d 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	015a      	lsls	r2, r3, #5
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	4413      	add	r3, r2
 8008c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c86:	461a      	mov	r2, r3
 8008c88:	2340      	movs	r3, #64	; 0x40
 8008c8a:	6093      	str	r3, [r2, #8]
}
 8008c8c:	e2ad      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	015a      	lsls	r2, r3, #5
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	4413      	add	r3, r2
 8008c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	f003 0308 	and.w	r3, r3, #8
 8008ca0:	2b08      	cmp	r3, #8
 8008ca2:	d12a      	bne.n	8008cfa <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	015a      	lsls	r2, r3, #5
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	4413      	add	r3, r2
 8008cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	2308      	movs	r3, #8
 8008cb4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	697a      	ldr	r2, [r7, #20]
 8008cc6:	0151      	lsls	r1, r2, #5
 8008cc8:	69ba      	ldr	r2, [r7, #24]
 8008cca:	440a      	add	r2, r1
 8008ccc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cd0:	f043 0302 	orr.w	r3, r3, #2
 8008cd4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	b2d2      	uxtb	r2, r2
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f003 fbe7 	bl	800c4b4 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	212c      	movs	r1, #44	; 0x2c
 8008cec:	fb01 f303 	mul.w	r3, r1, r3
 8008cf0:	4413      	add	r3, r2
 8008cf2:	3361      	adds	r3, #97	; 0x61
 8008cf4:	2205      	movs	r2, #5
 8008cf6:	701a      	strb	r2, [r3, #0]
}
 8008cf8:	e277      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	015a      	lsls	r2, r3, #5
 8008cfe:	69bb      	ldr	r3, [r7, #24]
 8008d00:	4413      	add	r3, r2
 8008d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f003 0310 	and.w	r3, r3, #16
 8008d0c:	2b10      	cmp	r3, #16
 8008d0e:	d150      	bne.n	8008db2 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	212c      	movs	r1, #44	; 0x2c
 8008d16:	fb01 f303 	mul.w	r3, r1, r3
 8008d1a:	4413      	add	r3, r2
 8008d1c:	335c      	adds	r3, #92	; 0x5c
 8008d1e:	2200      	movs	r2, #0
 8008d20:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	212c      	movs	r1, #44	; 0x2c
 8008d28:	fb01 f303 	mul.w	r3, r1, r3
 8008d2c:	4413      	add	r3, r2
 8008d2e:	3361      	adds	r3, #97	; 0x61
 8008d30:	2203      	movs	r2, #3
 8008d32:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	212c      	movs	r1, #44	; 0x2c
 8008d3a:	fb01 f303 	mul.w	r3, r1, r3
 8008d3e:	4413      	add	r3, r2
 8008d40:	333d      	adds	r3, #61	; 0x3d
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d112      	bne.n	8008d6e <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	212c      	movs	r1, #44	; 0x2c
 8008d4e:	fb01 f303 	mul.w	r3, r1, r3
 8008d52:	4413      	add	r3, r2
 8008d54:	333c      	adds	r3, #60	; 0x3c
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d108      	bne.n	8008d6e <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	212c      	movs	r1, #44	; 0x2c
 8008d62:	fb01 f303 	mul.w	r3, r1, r3
 8008d66:	4413      	add	r3, r2
 8008d68:	333d      	adds	r3, #61	; 0x3d
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	015a      	lsls	r2, r3, #5
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	4413      	add	r3, r2
 8008d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	0151      	lsls	r1, r2, #5
 8008d80:	69ba      	ldr	r2, [r7, #24]
 8008d82:	440a      	add	r2, r1
 8008d84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d88:	f043 0302 	orr.w	r3, r3, #2
 8008d8c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	b2d2      	uxtb	r2, r2
 8008d96:	4611      	mov	r1, r2
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f003 fb8b 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	69bb      	ldr	r3, [r7, #24]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008daa:	461a      	mov	r2, r3
 8008dac:	2310      	movs	r3, #16
 8008dae:	6093      	str	r3, [r2, #8]
}
 8008db0:	e21b      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	015a      	lsls	r2, r3, #5
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	4413      	add	r3, r2
 8008dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dc4:	2b80      	cmp	r3, #128	; 0x80
 8008dc6:	d174      	bne.n	8008eb2 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	691b      	ldr	r3, [r3, #16]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d121      	bne.n	8008e14 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	212c      	movs	r1, #44	; 0x2c
 8008dd6:	fb01 f303 	mul.w	r3, r1, r3
 8008dda:	4413      	add	r3, r2
 8008ddc:	3361      	adds	r3, #97	; 0x61
 8008dde:	2206      	movs	r2, #6
 8008de0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	015a      	lsls	r2, r3, #5
 8008de6:	69bb      	ldr	r3, [r7, #24]
 8008de8:	4413      	add	r3, r2
 8008dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	697a      	ldr	r2, [r7, #20]
 8008df2:	0151      	lsls	r1, r2, #5
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	440a      	add	r2, r1
 8008df8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dfc:	f043 0302 	orr.w	r3, r3, #2
 8008e00:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	b2d2      	uxtb	r2, r2
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f003 fb51 	bl	800c4b4 <USB_HC_Halt>
 8008e12:	e044      	b.n	8008e9e <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	212c      	movs	r1, #44	; 0x2c
 8008e1a:	fb01 f303 	mul.w	r3, r1, r3
 8008e1e:	4413      	add	r3, r2
 8008e20:	335c      	adds	r3, #92	; 0x5c
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	1c5a      	adds	r2, r3, #1
 8008e26:	6879      	ldr	r1, [r7, #4]
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	202c      	movs	r0, #44	; 0x2c
 8008e2c:	fb00 f303 	mul.w	r3, r0, r3
 8008e30:	440b      	add	r3, r1
 8008e32:	335c      	adds	r3, #92	; 0x5c
 8008e34:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	212c      	movs	r1, #44	; 0x2c
 8008e3c:	fb01 f303 	mul.w	r3, r1, r3
 8008e40:	4413      	add	r3, r2
 8008e42:	335c      	adds	r3, #92	; 0x5c
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d920      	bls.n	8008e8c <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	212c      	movs	r1, #44	; 0x2c
 8008e50:	fb01 f303 	mul.w	r3, r1, r3
 8008e54:	4413      	add	r3, r2
 8008e56:	335c      	adds	r3, #92	; 0x5c
 8008e58:	2200      	movs	r2, #0
 8008e5a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	212c      	movs	r1, #44	; 0x2c
 8008e62:	fb01 f303 	mul.w	r3, r1, r3
 8008e66:	4413      	add	r3, r2
 8008e68:	3360      	adds	r3, #96	; 0x60
 8008e6a:	2204      	movs	r2, #4
 8008e6c:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	b2d9      	uxtb	r1, r3
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	202c      	movs	r0, #44	; 0x2c
 8008e78:	fb00 f303 	mul.w	r3, r0, r3
 8008e7c:	4413      	add	r3, r2
 8008e7e:	3360      	adds	r3, #96	; 0x60
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	461a      	mov	r2, r3
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f00c fdb1 	bl	80159ec <HAL_HCD_HC_NotifyURBChange_Callback>
 8008e8a:	e008      	b.n	8008e9e <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	212c      	movs	r1, #44	; 0x2c
 8008e92:	fb01 f303 	mul.w	r3, r1, r3
 8008e96:	4413      	add	r3, r2
 8008e98:	3360      	adds	r3, #96	; 0x60
 8008e9a:	2202      	movs	r2, #2
 8008e9c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eaa:	461a      	mov	r2, r3
 8008eac:	2380      	movs	r3, #128	; 0x80
 8008eae:	6093      	str	r3, [r2, #8]
}
 8008eb0:	e19b      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	015a      	lsls	r2, r3, #5
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	4413      	add	r3, r2
 8008eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ec8:	d134      	bne.n	8008f34 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	015a      	lsls	r2, r3, #5
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	697a      	ldr	r2, [r7, #20]
 8008eda:	0151      	lsls	r1, r2, #5
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	440a      	add	r2, r1
 8008ee0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ee4:	f043 0302 	orr.w	r3, r3, #2
 8008ee8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	b2d2      	uxtb	r2, r2
 8008ef2:	4611      	mov	r1, r2
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f003 fadd 	bl	800c4b4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	015a      	lsls	r2, r3, #5
 8008efe:	69bb      	ldr	r3, [r7, #24]
 8008f00:	4413      	add	r3, r2
 8008f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f06:	461a      	mov	r2, r3
 8008f08:	2310      	movs	r3, #16
 8008f0a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	015a      	lsls	r2, r3, #5
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	4413      	add	r3, r2
 8008f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f18:	461a      	mov	r2, r3
 8008f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	212c      	movs	r1, #44	; 0x2c
 8008f26:	fb01 f303 	mul.w	r3, r1, r3
 8008f2a:	4413      	add	r3, r2
 8008f2c:	3361      	adds	r3, #97	; 0x61
 8008f2e:	2208      	movs	r2, #8
 8008f30:	701a      	strb	r2, [r3, #0]
}
 8008f32:	e15a      	b.n	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	015a      	lsls	r2, r3, #5
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	f040 814f 	bne.w	80091ea <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	697a      	ldr	r2, [r7, #20]
 8008f5c:	0151      	lsls	r1, r2, #5
 8008f5e:	69ba      	ldr	r2, [r7, #24]
 8008f60:	440a      	add	r2, r1
 8008f62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f66:	f023 0302 	bic.w	r3, r3, #2
 8008f6a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	212c      	movs	r1, #44	; 0x2c
 8008f72:	fb01 f303 	mul.w	r3, r1, r3
 8008f76:	4413      	add	r3, r2
 8008f78:	3361      	adds	r3, #97	; 0x61
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d17d      	bne.n	800907c <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	212c      	movs	r1, #44	; 0x2c
 8008f86:	fb01 f303 	mul.w	r3, r1, r3
 8008f8a:	4413      	add	r3, r2
 8008f8c:	3360      	adds	r3, #96	; 0x60
 8008f8e:	2201      	movs	r2, #1
 8008f90:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	212c      	movs	r1, #44	; 0x2c
 8008f98:	fb01 f303 	mul.w	r3, r1, r3
 8008f9c:	4413      	add	r3, r2
 8008f9e:	333f      	adds	r3, #63	; 0x3f
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d00a      	beq.n	8008fbc <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	212c      	movs	r1, #44	; 0x2c
 8008fac:	fb01 f303 	mul.w	r3, r1, r3
 8008fb0:	4413      	add	r3, r2
 8008fb2:	333f      	adds	r3, #63	; 0x3f
 8008fb4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8008fb6:	2b03      	cmp	r3, #3
 8008fb8:	f040 8100 	bne.w	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d113      	bne.n	8008fec <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	212c      	movs	r1, #44	; 0x2c
 8008fca:	fb01 f303 	mul.w	r3, r1, r3
 8008fce:	4413      	add	r3, r2
 8008fd0:	3355      	adds	r3, #85	; 0x55
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	f083 0301 	eor.w	r3, r3, #1
 8008fd8:	b2d8      	uxtb	r0, r3
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	212c      	movs	r1, #44	; 0x2c
 8008fe0:	fb01 f303 	mul.w	r3, r1, r3
 8008fe4:	4413      	add	r3, r2
 8008fe6:	3355      	adds	r3, #85	; 0x55
 8008fe8:	4602      	mov	r2, r0
 8008fea:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	f040 80e3 	bne.w	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	212c      	movs	r1, #44	; 0x2c
 8008ffc:	fb01 f303 	mul.w	r3, r1, r3
 8009000:	4413      	add	r3, r2
 8009002:	334c      	adds	r3, #76	; 0x4c
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	f000 80d8 	beq.w	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	212c      	movs	r1, #44	; 0x2c
 8009012:	fb01 f303 	mul.w	r3, r1, r3
 8009016:	4413      	add	r3, r2
 8009018:	334c      	adds	r3, #76	; 0x4c
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6879      	ldr	r1, [r7, #4]
 800901e:	697a      	ldr	r2, [r7, #20]
 8009020:	202c      	movs	r0, #44	; 0x2c
 8009022:	fb00 f202 	mul.w	r2, r0, r2
 8009026:	440a      	add	r2, r1
 8009028:	3240      	adds	r2, #64	; 0x40
 800902a:	8812      	ldrh	r2, [r2, #0]
 800902c:	4413      	add	r3, r2
 800902e:	3b01      	subs	r3, #1
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	202c      	movs	r0, #44	; 0x2c
 8009036:	fb00 f202 	mul.w	r2, r0, r2
 800903a:	440a      	add	r2, r1
 800903c:	3240      	adds	r2, #64	; 0x40
 800903e:	8812      	ldrh	r2, [r2, #0]
 8009040:	fbb3 f3f2 	udiv	r3, r3, r2
 8009044:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f003 0301 	and.w	r3, r3, #1
 800904c:	2b00      	cmp	r3, #0
 800904e:	f000 80b5 	beq.w	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	212c      	movs	r1, #44	; 0x2c
 8009058:	fb01 f303 	mul.w	r3, r1, r3
 800905c:	4413      	add	r3, r2
 800905e:	3355      	adds	r3, #85	; 0x55
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	f083 0301 	eor.w	r3, r3, #1
 8009066:	b2d8      	uxtb	r0, r3
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	212c      	movs	r1, #44	; 0x2c
 800906e:	fb01 f303 	mul.w	r3, r1, r3
 8009072:	4413      	add	r3, r2
 8009074:	3355      	adds	r3, #85	; 0x55
 8009076:	4602      	mov	r2, r0
 8009078:	701a      	strb	r2, [r3, #0]
 800907a:	e09f      	b.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	212c      	movs	r1, #44	; 0x2c
 8009082:	fb01 f303 	mul.w	r3, r1, r3
 8009086:	4413      	add	r3, r2
 8009088:	3361      	adds	r3, #97	; 0x61
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	2b03      	cmp	r3, #3
 800908e:	d109      	bne.n	80090a4 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	212c      	movs	r1, #44	; 0x2c
 8009096:	fb01 f303 	mul.w	r3, r1, r3
 800909a:	4413      	add	r3, r2
 800909c:	3360      	adds	r3, #96	; 0x60
 800909e:	2202      	movs	r2, #2
 80090a0:	701a      	strb	r2, [r3, #0]
 80090a2:	e08b      	b.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	212c      	movs	r1, #44	; 0x2c
 80090aa:	fb01 f303 	mul.w	r3, r1, r3
 80090ae:	4413      	add	r3, r2
 80090b0:	3361      	adds	r3, #97	; 0x61
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	2b04      	cmp	r3, #4
 80090b6:	d109      	bne.n	80090cc <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	212c      	movs	r1, #44	; 0x2c
 80090be:	fb01 f303 	mul.w	r3, r1, r3
 80090c2:	4413      	add	r3, r2
 80090c4:	3360      	adds	r3, #96	; 0x60
 80090c6:	2202      	movs	r2, #2
 80090c8:	701a      	strb	r2, [r3, #0]
 80090ca:	e077      	b.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	212c      	movs	r1, #44	; 0x2c
 80090d2:	fb01 f303 	mul.w	r3, r1, r3
 80090d6:	4413      	add	r3, r2
 80090d8:	3361      	adds	r3, #97	; 0x61
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	2b05      	cmp	r3, #5
 80090de:	d109      	bne.n	80090f4 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	212c      	movs	r1, #44	; 0x2c
 80090e6:	fb01 f303 	mul.w	r3, r1, r3
 80090ea:	4413      	add	r3, r2
 80090ec:	3360      	adds	r3, #96	; 0x60
 80090ee:	2205      	movs	r2, #5
 80090f0:	701a      	strb	r2, [r3, #0]
 80090f2:	e063      	b.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	212c      	movs	r1, #44	; 0x2c
 80090fa:	fb01 f303 	mul.w	r3, r1, r3
 80090fe:	4413      	add	r3, r2
 8009100:	3361      	adds	r3, #97	; 0x61
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	2b06      	cmp	r3, #6
 8009106:	d009      	beq.n	800911c <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	212c      	movs	r1, #44	; 0x2c
 800910e:	fb01 f303 	mul.w	r3, r1, r3
 8009112:	4413      	add	r3, r2
 8009114:	3361      	adds	r3, #97	; 0x61
 8009116:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8009118:	2b08      	cmp	r3, #8
 800911a:	d14f      	bne.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	212c      	movs	r1, #44	; 0x2c
 8009122:	fb01 f303 	mul.w	r3, r1, r3
 8009126:	4413      	add	r3, r2
 8009128:	335c      	adds	r3, #92	; 0x5c
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	1c5a      	adds	r2, r3, #1
 800912e:	6879      	ldr	r1, [r7, #4]
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	202c      	movs	r0, #44	; 0x2c
 8009134:	fb00 f303 	mul.w	r3, r0, r3
 8009138:	440b      	add	r3, r1
 800913a:	335c      	adds	r3, #92	; 0x5c
 800913c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	212c      	movs	r1, #44	; 0x2c
 8009144:	fb01 f303 	mul.w	r3, r1, r3
 8009148:	4413      	add	r3, r2
 800914a:	335c      	adds	r3, #92	; 0x5c
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2b02      	cmp	r3, #2
 8009150:	d912      	bls.n	8009178 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	212c      	movs	r1, #44	; 0x2c
 8009158:	fb01 f303 	mul.w	r3, r1, r3
 800915c:	4413      	add	r3, r2
 800915e:	335c      	adds	r3, #92	; 0x5c
 8009160:	2200      	movs	r2, #0
 8009162:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009164:	687a      	ldr	r2, [r7, #4]
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	212c      	movs	r1, #44	; 0x2c
 800916a:	fb01 f303 	mul.w	r3, r1, r3
 800916e:	4413      	add	r3, r2
 8009170:	3360      	adds	r3, #96	; 0x60
 8009172:	2204      	movs	r2, #4
 8009174:	701a      	strb	r2, [r3, #0]
 8009176:	e021      	b.n	80091bc <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	212c      	movs	r1, #44	; 0x2c
 800917e:	fb01 f303 	mul.w	r3, r1, r3
 8009182:	4413      	add	r3, r2
 8009184:	3360      	adds	r3, #96	; 0x60
 8009186:	2202      	movs	r2, #2
 8009188:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	4413      	add	r3, r2
 8009192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80091a0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80091a8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	015a      	lsls	r2, r3, #5
 80091ae:	69bb      	ldr	r3, [r7, #24]
 80091b0:	4413      	add	r3, r2
 80091b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091b6:	461a      	mov	r2, r3
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	015a      	lsls	r2, r3, #5
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	4413      	add	r3, r2
 80091c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091c8:	461a      	mov	r2, r3
 80091ca:	2302      	movs	r3, #2
 80091cc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	b2d9      	uxtb	r1, r3
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	202c      	movs	r0, #44	; 0x2c
 80091d8:	fb00 f303 	mul.w	r3, r0, r3
 80091dc:	4413      	add	r3, r2
 80091de:	3360      	adds	r3, #96	; 0x60
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f00c fc01 	bl	80159ec <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80091ea:	bf00      	nop
 80091ec:	3720      	adds	r7, #32
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b08a      	sub	sp, #40	; 0x28
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009202:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	f003 030f 	and.w	r3, r3, #15
 8009212:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	0c5b      	lsrs	r3, r3, #17
 8009218:	f003 030f 	and.w	r3, r3, #15
 800921c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800921e:	69fb      	ldr	r3, [r7, #28]
 8009220:	091b      	lsrs	r3, r3, #4
 8009222:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009226:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	2b02      	cmp	r3, #2
 800922c:	d004      	beq.n	8009238 <HCD_RXQLVL_IRQHandler+0x46>
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	2b05      	cmp	r3, #5
 8009232:	f000 80a9 	beq.w	8009388 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009236:	e0aa      	b.n	800938e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 80a6 	beq.w	800938c <HCD_RXQLVL_IRQHandler+0x19a>
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	212c      	movs	r1, #44	; 0x2c
 8009246:	fb01 f303 	mul.w	r3, r1, r3
 800924a:	4413      	add	r3, r2
 800924c:	3344      	adds	r3, #68	; 0x44
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 809b 	beq.w	800938c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	212c      	movs	r1, #44	; 0x2c
 800925c:	fb01 f303 	mul.w	r3, r1, r3
 8009260:	4413      	add	r3, r2
 8009262:	3350      	adds	r3, #80	; 0x50
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	441a      	add	r2, r3
 800926a:	6879      	ldr	r1, [r7, #4]
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	202c      	movs	r0, #44	; 0x2c
 8009270:	fb00 f303 	mul.w	r3, r0, r3
 8009274:	440b      	add	r3, r1
 8009276:	334c      	adds	r3, #76	; 0x4c
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	429a      	cmp	r2, r3
 800927c:	d87a      	bhi.n	8009374 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6818      	ldr	r0, [r3, #0]
 8009282:	687a      	ldr	r2, [r7, #4]
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	212c      	movs	r1, #44	; 0x2c
 8009288:	fb01 f303 	mul.w	r3, r1, r3
 800928c:	4413      	add	r3, r2
 800928e:	3344      	adds	r3, #68	; 0x44
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	b292      	uxth	r2, r2
 8009296:	4619      	mov	r1, r3
 8009298:	f002 fc8d 	bl	800bbb6 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	212c      	movs	r1, #44	; 0x2c
 80092a2:	fb01 f303 	mul.w	r3, r1, r3
 80092a6:	4413      	add	r3, r2
 80092a8:	3344      	adds	r3, #68	; 0x44
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	441a      	add	r2, r3
 80092b0:	6879      	ldr	r1, [r7, #4]
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	202c      	movs	r0, #44	; 0x2c
 80092b6:	fb00 f303 	mul.w	r3, r0, r3
 80092ba:	440b      	add	r3, r1
 80092bc:	3344      	adds	r3, #68	; 0x44
 80092be:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	69bb      	ldr	r3, [r7, #24]
 80092c4:	212c      	movs	r1, #44	; 0x2c
 80092c6:	fb01 f303 	mul.w	r3, r1, r3
 80092ca:	4413      	add	r3, r2
 80092cc:	3350      	adds	r3, #80	; 0x50
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	441a      	add	r2, r3
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	202c      	movs	r0, #44	; 0x2c
 80092da:	fb00 f303 	mul.w	r3, r0, r3
 80092de:	440b      	add	r3, r1
 80092e0:	3350      	adds	r3, #80	; 0x50
 80092e2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	6a3b      	ldr	r3, [r7, #32]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	0cdb      	lsrs	r3, r3, #19
 80092f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092f8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	212c      	movs	r1, #44	; 0x2c
 8009300:	fb01 f303 	mul.w	r3, r1, r3
 8009304:	4413      	add	r3, r2
 8009306:	3340      	adds	r3, #64	; 0x40
 8009308:	881b      	ldrh	r3, [r3, #0]
 800930a:	461a      	mov	r2, r3
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	4293      	cmp	r3, r2
 8009310:	d13c      	bne.n	800938c <HCD_RXQLVL_IRQHandler+0x19a>
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d039      	beq.n	800938c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	015a      	lsls	r2, r3, #5
 800931c:	6a3b      	ldr	r3, [r7, #32]
 800931e:	4413      	add	r3, r2
 8009320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800932e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009336:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	015a      	lsls	r2, r3, #5
 800933c:	6a3b      	ldr	r3, [r7, #32]
 800933e:	4413      	add	r3, r2
 8009340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009344:	461a      	mov	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800934a:	687a      	ldr	r2, [r7, #4]
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	212c      	movs	r1, #44	; 0x2c
 8009350:	fb01 f303 	mul.w	r3, r1, r3
 8009354:	4413      	add	r3, r2
 8009356:	3354      	adds	r3, #84	; 0x54
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	f083 0301 	eor.w	r3, r3, #1
 800935e:	b2d8      	uxtb	r0, r3
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	69bb      	ldr	r3, [r7, #24]
 8009364:	212c      	movs	r1, #44	; 0x2c
 8009366:	fb01 f303 	mul.w	r3, r1, r3
 800936a:	4413      	add	r3, r2
 800936c:	3354      	adds	r3, #84	; 0x54
 800936e:	4602      	mov	r2, r0
 8009370:	701a      	strb	r2, [r3, #0]
      break;
 8009372:	e00b      	b.n	800938c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	212c      	movs	r1, #44	; 0x2c
 800937a:	fb01 f303 	mul.w	r3, r1, r3
 800937e:	4413      	add	r3, r2
 8009380:	3360      	adds	r3, #96	; 0x60
 8009382:	2204      	movs	r2, #4
 8009384:	701a      	strb	r2, [r3, #0]
      break;
 8009386:	e001      	b.n	800938c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8009388:	bf00      	nop
 800938a:	e000      	b.n	800938e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800938c:	bf00      	nop
  }
}
 800938e:	bf00      	nop
 8009390:	3728      	adds	r7, #40	; 0x28
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b086      	sub	sp, #24
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80093c2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f003 0302 	and.w	r3, r3, #2
 80093ca:	2b02      	cmp	r3, #2
 80093cc:	d10b      	bne.n	80093e6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f003 0301 	and.w	r3, r3, #1
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d102      	bne.n	80093de <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f00c faeb 	bl	80159b4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	f043 0302 	orr.w	r3, r3, #2
 80093e4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f003 0308 	and.w	r3, r3, #8
 80093ec:	2b08      	cmp	r3, #8
 80093ee:	d132      	bne.n	8009456 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	f043 0308 	orr.w	r3, r3, #8
 80093f6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f003 0304 	and.w	r3, r3, #4
 80093fe:	2b04      	cmp	r3, #4
 8009400:	d126      	bne.n	8009450 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	699b      	ldr	r3, [r3, #24]
 8009406:	2b02      	cmp	r3, #2
 8009408:	d113      	bne.n	8009432 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8009410:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009414:	d106      	bne.n	8009424 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2102      	movs	r1, #2
 800941c:	4618      	mov	r0, r3
 800941e:	f002 fd27 	bl	800be70 <USB_InitFSLSPClkSel>
 8009422:	e011      	b.n	8009448 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2101      	movs	r1, #1
 800942a:	4618      	mov	r0, r3
 800942c:	f002 fd20 	bl	800be70 <USB_InitFSLSPClkSel>
 8009430:	e00a      	b.n	8009448 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	2b01      	cmp	r3, #1
 8009438:	d106      	bne.n	8009448 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009440:	461a      	mov	r2, r3
 8009442:	f64e 2360 	movw	r3, #60000	; 0xea60
 8009446:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f00c fae1 	bl	8015a10 <HAL_HCD_PortEnabled_Callback>
 800944e:	e002      	b.n	8009456 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f00c faeb 	bl	8015a2c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f003 0320 	and.w	r3, r3, #32
 800945c:	2b20      	cmp	r3, #32
 800945e:	d103      	bne.n	8009468 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	f043 0320 	orr.w	r3, r3, #32
 8009466:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800946e:	461a      	mov	r2, r3
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	6013      	str	r3, [r2, #0]
}
 8009474:	bf00      	nop
 8009476:	3718      	adds	r7, #24
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b08a      	sub	sp, #40	; 0x28
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e237      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f003 0301 	and.w	r3, r3, #1
 8009496:	2b00      	cmp	r3, #0
 8009498:	d050      	beq.n	800953c <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800949a:	4ba3      	ldr	r3, [pc, #652]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f003 030c 	and.w	r3, r3, #12
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d00c      	beq.n	80094c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094a6:	4ba0      	ldr	r3, [pc, #640]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80094ae:	2b08      	cmp	r3, #8
 80094b0:	d112      	bne.n	80094d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094b2:	4b9d      	ldr	r3, [pc, #628]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094be:	d10b      	bne.n	80094d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094c0:	4b99      	ldr	r3, [pc, #612]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d036      	beq.n	800953a <HAL_RCC_OscConfig+0xbe>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d132      	bne.n	800953a <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e212      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	4b93      	ldr	r3, [pc, #588]	; (800972c <HAL_RCC_OscConfig+0x2b0>)
 80094de:	b2d2      	uxtb	r2, r2
 80094e0:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d013      	beq.n	8009512 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094ea:	f7fc fed1 	bl	8006290 <HAL_GetTick>
 80094ee:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094f0:	e008      	b.n	8009504 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80094f2:	f7fc fecd 	bl	8006290 <HAL_GetTick>
 80094f6:	4602      	mov	r2, r0
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	2b64      	cmp	r3, #100	; 0x64
 80094fe:	d901      	bls.n	8009504 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8009500:	2303      	movs	r3, #3
 8009502:	e1fc      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009504:	4b88      	ldr	r3, [pc, #544]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800950c:	2b00      	cmp	r3, #0
 800950e:	d0f0      	beq.n	80094f2 <HAL_RCC_OscConfig+0x76>
 8009510:	e014      	b.n	800953c <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009512:	f7fc febd 	bl	8006290 <HAL_GetTick>
 8009516:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009518:	e008      	b.n	800952c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800951a:	f7fc feb9 	bl	8006290 <HAL_GetTick>
 800951e:	4602      	mov	r2, r0
 8009520:	6a3b      	ldr	r3, [r7, #32]
 8009522:	1ad3      	subs	r3, r2, r3
 8009524:	2b64      	cmp	r3, #100	; 0x64
 8009526:	d901      	bls.n	800952c <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8009528:	2303      	movs	r3, #3
 800952a:	e1e8      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800952c:	4b7e      	ldr	r3, [pc, #504]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1f0      	bne.n	800951a <HAL_RCC_OscConfig+0x9e>
 8009538:	e000      	b.n	800953c <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800953a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 0302 	and.w	r3, r3, #2
 8009544:	2b00      	cmp	r3, #0
 8009546:	d077      	beq.n	8009638 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009548:	4b77      	ldr	r3, [pc, #476]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f003 030c 	and.w	r3, r3, #12
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00b      	beq.n	800956c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009554:	4b74      	ldr	r3, [pc, #464]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800955c:	2b08      	cmp	r3, #8
 800955e:	d126      	bne.n	80095ae <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009560:	4b71      	ldr	r3, [pc, #452]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d120      	bne.n	80095ae <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800956c:	4b6e      	ldr	r3, [pc, #440]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 0302 	and.w	r3, r3, #2
 8009574:	2b00      	cmp	r3, #0
 8009576:	d005      	beq.n	8009584 <HAL_RCC_OscConfig+0x108>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	2b01      	cmp	r3, #1
 800957e:	d001      	beq.n	8009584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e1bc      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009584:	4b68      	ldr	r3, [pc, #416]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	691b      	ldr	r3, [r3, #16]
 8009590:	21f8      	movs	r1, #248	; 0xf8
 8009592:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009594:	69b9      	ldr	r1, [r7, #24]
 8009596:	fa91 f1a1 	rbit	r1, r1
 800959a:	6179      	str	r1, [r7, #20]
  return result;
 800959c:	6979      	ldr	r1, [r7, #20]
 800959e:	fab1 f181 	clz	r1, r1
 80095a2:	b2c9      	uxtb	r1, r1
 80095a4:	408b      	lsls	r3, r1
 80095a6:	4960      	ldr	r1, [pc, #384]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80095a8:	4313      	orrs	r3, r2
 80095aa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095ac:	e044      	b.n	8009638 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d02a      	beq.n	800960c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80095b6:	4b5e      	ldr	r3, [pc, #376]	; (8009730 <HAL_RCC_OscConfig+0x2b4>)
 80095b8:	2201      	movs	r2, #1
 80095ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095bc:	f7fc fe68 	bl	8006290 <HAL_GetTick>
 80095c0:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095c2:	e008      	b.n	80095d6 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80095c4:	f7fc fe64 	bl	8006290 <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d901      	bls.n	80095d6 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e193      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095d6:	4b54      	ldr	r3, [pc, #336]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0302 	and.w	r3, r3, #2
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d0f0      	beq.n	80095c4 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095e2:	4b51      	ldr	r3, [pc, #324]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	21f8      	movs	r1, #248	; 0xf8
 80095f0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095f2:	6939      	ldr	r1, [r7, #16]
 80095f4:	fa91 f1a1 	rbit	r1, r1
 80095f8:	60f9      	str	r1, [r7, #12]
  return result;
 80095fa:	68f9      	ldr	r1, [r7, #12]
 80095fc:	fab1 f181 	clz	r1, r1
 8009600:	b2c9      	uxtb	r1, r1
 8009602:	408b      	lsls	r3, r1
 8009604:	4948      	ldr	r1, [pc, #288]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 8009606:	4313      	orrs	r3, r2
 8009608:	600b      	str	r3, [r1, #0]
 800960a:	e015      	b.n	8009638 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800960c:	4b48      	ldr	r3, [pc, #288]	; (8009730 <HAL_RCC_OscConfig+0x2b4>)
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009612:	f7fc fe3d 	bl	8006290 <HAL_GetTick>
 8009616:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009618:	e008      	b.n	800962c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800961a:	f7fc fe39 	bl	8006290 <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	6a3b      	ldr	r3, [r7, #32]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	2b02      	cmp	r3, #2
 8009626:	d901      	bls.n	800962c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8009628:	2303      	movs	r3, #3
 800962a:	e168      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800962c:	4b3e      	ldr	r3, [pc, #248]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 0302 	and.w	r3, r3, #2
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1f0      	bne.n	800961a <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f003 0308 	and.w	r3, r3, #8
 8009640:	2b00      	cmp	r3, #0
 8009642:	d030      	beq.n	80096a6 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	695b      	ldr	r3, [r3, #20]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d016      	beq.n	800967a <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800964c:	4b39      	ldr	r3, [pc, #228]	; (8009734 <HAL_RCC_OscConfig+0x2b8>)
 800964e:	2201      	movs	r2, #1
 8009650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009652:	f7fc fe1d 	bl	8006290 <HAL_GetTick>
 8009656:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009658:	e008      	b.n	800966c <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800965a:	f7fc fe19 	bl	8006290 <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	6a3b      	ldr	r3, [r7, #32]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	2b02      	cmp	r3, #2
 8009666:	d901      	bls.n	800966c <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	e148      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800966c:	4b2e      	ldr	r3, [pc, #184]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800966e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009670:	f003 0302 	and.w	r3, r3, #2
 8009674:	2b00      	cmp	r3, #0
 8009676:	d0f0      	beq.n	800965a <HAL_RCC_OscConfig+0x1de>
 8009678:	e015      	b.n	80096a6 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800967a:	4b2e      	ldr	r3, [pc, #184]	; (8009734 <HAL_RCC_OscConfig+0x2b8>)
 800967c:	2200      	movs	r2, #0
 800967e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009680:	f7fc fe06 	bl	8006290 <HAL_GetTick>
 8009684:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009686:	e008      	b.n	800969a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009688:	f7fc fe02 	bl	8006290 <HAL_GetTick>
 800968c:	4602      	mov	r2, r0
 800968e:	6a3b      	ldr	r3, [r7, #32]
 8009690:	1ad3      	subs	r3, r2, r3
 8009692:	2b02      	cmp	r3, #2
 8009694:	d901      	bls.n	800969a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8009696:	2303      	movs	r3, #3
 8009698:	e131      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800969a:	4b23      	ldr	r3, [pc, #140]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 800969c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800969e:	f003 0302 	and.w	r3, r3, #2
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1f0      	bne.n	8009688 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0304 	and.w	r3, r3, #4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f000 8088 	beq.w	80097c4 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80096b4:	2300      	movs	r3, #0
 80096b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80096ba:	4b1b      	ldr	r3, [pc, #108]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80096bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d110      	bne.n	80096e8 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80096c6:	2300      	movs	r3, #0
 80096c8:	60bb      	str	r3, [r7, #8]
 80096ca:	4b17      	ldr	r3, [pc, #92]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80096cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ce:	4a16      	ldr	r2, [pc, #88]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80096d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096d4:	6413      	str	r3, [r2, #64]	; 0x40
 80096d6:	4b14      	ldr	r3, [pc, #80]	; (8009728 <HAL_RCC_OscConfig+0x2ac>)
 80096d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096de:	60bb      	str	r3, [r7, #8]
 80096e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80096e2:	2301      	movs	r3, #1
 80096e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80096e8:	4b13      	ldr	r3, [pc, #76]	; (8009738 <HAL_RCC_OscConfig+0x2bc>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a12      	ldr	r2, [pc, #72]	; (8009738 <HAL_RCC_OscConfig+0x2bc>)
 80096ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096f2:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096f4:	4b10      	ldr	r3, [pc, #64]	; (8009738 <HAL_RCC_OscConfig+0x2bc>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d123      	bne.n	8009748 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009700:	4b0d      	ldr	r3, [pc, #52]	; (8009738 <HAL_RCC_OscConfig+0x2bc>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	4a0c      	ldr	r2, [pc, #48]	; (8009738 <HAL_RCC_OscConfig+0x2bc>)
 8009706:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800970a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800970c:	f7fc fdc0 	bl	8006290 <HAL_GetTick>
 8009710:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009712:	e013      	b.n	800973c <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009714:	f7fc fdbc 	bl	8006290 <HAL_GetTick>
 8009718:	4602      	mov	r2, r0
 800971a:	6a3b      	ldr	r3, [r7, #32]
 800971c:	1ad3      	subs	r3, r2, r3
 800971e:	2b02      	cmp	r3, #2
 8009720:	d90c      	bls.n	800973c <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8009722:	2303      	movs	r3, #3
 8009724:	e0eb      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
 8009726:	bf00      	nop
 8009728:	40023800 	.word	0x40023800
 800972c:	40023802 	.word	0x40023802
 8009730:	42470000 	.word	0x42470000
 8009734:	42470e80 	.word	0x42470e80
 8009738:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800973c:	4b72      	ldr	r3, [pc, #456]	; (8009908 <HAL_RCC_OscConfig+0x48c>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009744:	2b00      	cmp	r3, #0
 8009746:	d0e5      	beq.n	8009714 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	689a      	ldr	r2, [r3, #8]
 800974c:	4b6f      	ldr	r3, [pc, #444]	; (800990c <HAL_RCC_OscConfig+0x490>)
 800974e:	b2d2      	uxtb	r2, r2
 8009750:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d015      	beq.n	8009786 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800975a:	f7fc fd99 	bl	8006290 <HAL_GetTick>
 800975e:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009760:	e00a      	b.n	8009778 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009762:	f7fc fd95 	bl	8006290 <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	6a3b      	ldr	r3, [r7, #32]
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009770:	4293      	cmp	r3, r2
 8009772:	d901      	bls.n	8009778 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009774:	2303      	movs	r3, #3
 8009776:	e0c2      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009778:	4b65      	ldr	r3, [pc, #404]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 800977a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800977c:	f003 0302 	and.w	r3, r3, #2
 8009780:	2b00      	cmp	r3, #0
 8009782:	d0ee      	beq.n	8009762 <HAL_RCC_OscConfig+0x2e6>
 8009784:	e014      	b.n	80097b0 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009786:	f7fc fd83 	bl	8006290 <HAL_GetTick>
 800978a:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800978c:	e00a      	b.n	80097a4 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800978e:	f7fc fd7f 	bl	8006290 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	6a3b      	ldr	r3, [r7, #32]
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	f241 3288 	movw	r2, #5000	; 0x1388
 800979c:	4293      	cmp	r3, r2
 800979e:	d901      	bls.n	80097a4 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80097a0:	2303      	movs	r3, #3
 80097a2:	e0ac      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80097a4:	4b5a      	ldr	r3, [pc, #360]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 80097a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1ee      	bne.n	800978e <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80097b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d105      	bne.n	80097c4 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80097b8:	4b55      	ldr	r3, [pc, #340]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 80097ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097bc:	4a54      	ldr	r2, [pc, #336]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 80097be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	699b      	ldr	r3, [r3, #24]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f000 8097 	beq.w	80098fc <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80097ce:	4b50      	ldr	r3, [pc, #320]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f003 030c 	and.w	r3, r3, #12
 80097d6:	2b08      	cmp	r3, #8
 80097d8:	d061      	beq.n	800989e <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d146      	bne.n	8009870 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097e2:	4b4c      	ldr	r3, [pc, #304]	; (8009914 <HAL_RCC_OscConfig+0x498>)
 80097e4:	2200      	movs	r2, #0
 80097e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80097e8:	f7fc fd52 	bl	8006290 <HAL_GetTick>
 80097ec:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097ee:	e008      	b.n	8009802 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80097f0:	f7fc fd4e 	bl	8006290 <HAL_GetTick>
 80097f4:	4602      	mov	r2, r0
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	1ad3      	subs	r3, r2, r3
 80097fa:	2b64      	cmp	r3, #100	; 0x64
 80097fc:	d901      	bls.n	8009802 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 80097fe:	2303      	movs	r3, #3
 8009800:	e07d      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009802:	4b43      	ldr	r3, [pc, #268]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1f0      	bne.n	80097f0 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800980e:	4b40      	ldr	r3, [pc, #256]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	4b41      	ldr	r3, [pc, #260]	; (8009918 <HAL_RCC_OscConfig+0x49c>)
 8009814:	4013      	ands	r3, r2
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	69d1      	ldr	r1, [r2, #28]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	6a12      	ldr	r2, [r2, #32]
 800981e:	4311      	orrs	r1, r2
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009824:	0192      	lsls	r2, r2, #6
 8009826:	4311      	orrs	r1, r2
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800982c:	0612      	lsls	r2, r2, #24
 800982e:	4311      	orrs	r1, r2
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009834:	0852      	lsrs	r2, r2, #1
 8009836:	3a01      	subs	r2, #1
 8009838:	0412      	lsls	r2, r2, #16
 800983a:	430a      	orrs	r2, r1
 800983c:	4934      	ldr	r1, [pc, #208]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 800983e:	4313      	orrs	r3, r2
 8009840:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009842:	4b34      	ldr	r3, [pc, #208]	; (8009914 <HAL_RCC_OscConfig+0x498>)
 8009844:	2201      	movs	r2, #1
 8009846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009848:	f7fc fd22 	bl	8006290 <HAL_GetTick>
 800984c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800984e:	e008      	b.n	8009862 <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009850:	f7fc fd1e 	bl	8006290 <HAL_GetTick>
 8009854:	4602      	mov	r2, r0
 8009856:	6a3b      	ldr	r3, [r7, #32]
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	2b64      	cmp	r3, #100	; 0x64
 800985c:	d901      	bls.n	8009862 <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 800985e:	2303      	movs	r3, #3
 8009860:	e04d      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009862:	4b2b      	ldr	r3, [pc, #172]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800986a:	2b00      	cmp	r3, #0
 800986c:	d0f0      	beq.n	8009850 <HAL_RCC_OscConfig+0x3d4>
 800986e:	e045      	b.n	80098fc <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009870:	4b28      	ldr	r3, [pc, #160]	; (8009914 <HAL_RCC_OscConfig+0x498>)
 8009872:	2200      	movs	r2, #0
 8009874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009876:	f7fc fd0b 	bl	8006290 <HAL_GetTick>
 800987a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800987c:	e008      	b.n	8009890 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800987e:	f7fc fd07 	bl	8006290 <HAL_GetTick>
 8009882:	4602      	mov	r2, r0
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	1ad3      	subs	r3, r2, r3
 8009888:	2b64      	cmp	r3, #100	; 0x64
 800988a:	d901      	bls.n	8009890 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 800988c:	2303      	movs	r3, #3
 800988e:	e036      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009890:	4b1f      	ldr	r3, [pc, #124]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009898:	2b00      	cmp	r3, #0
 800989a:	d1f0      	bne.n	800987e <HAL_RCC_OscConfig+0x402>
 800989c:	e02e      	b.n	80098fc <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	699b      	ldr	r3, [r3, #24]
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d101      	bne.n	80098aa <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e029      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80098aa:	4b19      	ldr	r3, [pc, #100]	; (8009910 <HAL_RCC_OscConfig+0x494>)
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	69db      	ldr	r3, [r3, #28]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d11c      	bne.n	80098f8 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d115      	bne.n	80098f8 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	099b      	lsrs	r3, r3, #6
 80098d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80098d8:	429a      	cmp	r2, r3
 80098da:	d10d      	bne.n	80098f8 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d106      	bne.n	80098f8 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d001      	beq.n	80098fc <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 80098f8:	2301      	movs	r3, #1
 80098fa:	e000      	b.n	80098fe <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 80098fc:	2300      	movs	r3, #0
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3728      	adds	r7, #40	; 0x28
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	40007000 	.word	0x40007000
 800990c:	40023870 	.word	0x40023870
 8009910:	40023800 	.word	0x40023800
 8009914:	42470060 	.word	0x42470060
 8009918:	f0bc8000 	.word	0xf0bc8000

0800991c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b086      	sub	sp, #24
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d101      	bne.n	8009930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	e0d2      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009930:	4b6b      	ldr	r3, [pc, #428]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f003 030f 	and.w	r3, r3, #15
 8009938:	683a      	ldr	r2, [r7, #0]
 800993a:	429a      	cmp	r2, r3
 800993c:	d90c      	bls.n	8009958 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800993e:	4b68      	ldr	r3, [pc, #416]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009940:	683a      	ldr	r2, [r7, #0]
 8009942:	b2d2      	uxtb	r2, r2
 8009944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009946:	4b66      	ldr	r3, [pc, #408]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 030f 	and.w	r3, r3, #15
 800994e:	683a      	ldr	r2, [r7, #0]
 8009950:	429a      	cmp	r2, r3
 8009952:	d001      	beq.n	8009958 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	e0be      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f003 0302 	and.w	r3, r3, #2
 8009960:	2b00      	cmp	r3, #0
 8009962:	d020      	beq.n	80099a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f003 0304 	and.w	r3, r3, #4
 800996c:	2b00      	cmp	r3, #0
 800996e:	d005      	beq.n	800997c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009970:	4b5c      	ldr	r3, [pc, #368]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	4a5b      	ldr	r2, [pc, #364]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009976:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800997a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f003 0308 	and.w	r3, r3, #8
 8009984:	2b00      	cmp	r3, #0
 8009986:	d005      	beq.n	8009994 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8009988:	4b56      	ldr	r3, [pc, #344]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	4a55      	ldr	r2, [pc, #340]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 800998e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009992:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009994:	4b53      	ldr	r3, [pc, #332]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	4950      	ldr	r1, [pc, #320]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80099a2:	4313      	orrs	r3, r2
 80099a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d040      	beq.n	8009a34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d107      	bne.n	80099ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80099ba:	4b4a      	ldr	r3, [pc, #296]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d115      	bne.n	80099f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e085      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d107      	bne.n	80099e2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099d2:	4b44      	ldr	r3, [pc, #272]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d109      	bne.n	80099f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e079      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099e2:	4b40      	ldr	r3, [pc, #256]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f003 0302 	and.w	r3, r3, #2
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d101      	bne.n	80099f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80099ee:	2301      	movs	r3, #1
 80099f0:	e071      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099f2:	4b3c      	ldr	r3, [pc, #240]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	f023 0203 	bic.w	r2, r3, #3
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	4939      	ldr	r1, [pc, #228]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a00:	4313      	orrs	r3, r2
 8009a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009a04:	f7fc fc44 	bl	8006290 <HAL_GetTick>
 8009a08:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a0a:	e00a      	b.n	8009a22 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a0c:	f7fc fc40 	bl	8006290 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d901      	bls.n	8009a22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009a1e:	2303      	movs	r3, #3
 8009a20:	e059      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a22:	4b30      	ldr	r3, [pc, #192]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a24:	689b      	ldr	r3, [r3, #8]
 8009a26:	f003 020c 	and.w	r2, r3, #12
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d1eb      	bne.n	8009a0c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009a34:	4b2a      	ldr	r3, [pc, #168]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 030f 	and.w	r3, r3, #15
 8009a3c:	683a      	ldr	r2, [r7, #0]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d20c      	bcs.n	8009a5c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a42:	4b27      	ldr	r3, [pc, #156]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	b2d2      	uxtb	r2, r2
 8009a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a4a:	4b25      	ldr	r3, [pc, #148]	; (8009ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f003 030f 	and.w	r3, r3, #15
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d001      	beq.n	8009a5c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	e03c      	b.n	8009ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f003 0304 	and.w	r3, r3, #4
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d008      	beq.n	8009a7a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a68:	4b1e      	ldr	r3, [pc, #120]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	491b      	ldr	r1, [pc, #108]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0308 	and.w	r3, r3, #8
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d009      	beq.n	8009a9a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a86:	4b17      	ldr	r3, [pc, #92]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	00db      	lsls	r3, r3, #3
 8009a94:	4913      	ldr	r1, [pc, #76]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8009a9a:	f000 f82b 	bl	8009af4 <HAL_RCC_GetSysClockFreq>
 8009a9e:	4601      	mov	r1, r0
 8009aa0:	4b10      	ldr	r3, [pc, #64]	; (8009ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009aa8:	22f0      	movs	r2, #240	; 0xf0
 8009aaa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009aac:	693a      	ldr	r2, [r7, #16]
 8009aae:	fa92 f2a2 	rbit	r2, r2
 8009ab2:	60fa      	str	r2, [r7, #12]
  return result;
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	fab2 f282 	clz	r2, r2
 8009aba:	b2d2      	uxtb	r2, r2
 8009abc:	40d3      	lsrs	r3, r2
 8009abe:	4a0a      	ldr	r2, [pc, #40]	; (8009ae8 <HAL_RCC_ClockConfig+0x1cc>)
 8009ac0:	5cd3      	ldrb	r3, [r2, r3]
 8009ac2:	fa21 f303 	lsr.w	r3, r1, r3
 8009ac6:	4a09      	ldr	r2, [pc, #36]	; (8009aec <HAL_RCC_ClockConfig+0x1d0>)
 8009ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009aca:	4b09      	ldr	r3, [pc, #36]	; (8009af0 <HAL_RCC_ClockConfig+0x1d4>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7fc f8da 	bl	8005c88 <HAL_InitTick>

  return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3718      	adds	r7, #24
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	40023c00 	.word	0x40023c00
 8009ae4:	40023800 	.word	0x40023800
 8009ae8:	0801a90c 	.word	0x0801a90c
 8009aec:	20000208 	.word	0x20000208
 8009af0:	2000020c 	.word	0x2000020c

08009af4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009af4:	b5b0      	push	{r4, r5, r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009afa:	2100      	movs	r1, #0
 8009afc:	6079      	str	r1, [r7, #4]
 8009afe:	2100      	movs	r1, #0
 8009b00:	60f9      	str	r1, [r7, #12]
 8009b02:	2100      	movs	r1, #0
 8009b04:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009b06:	2100      	movs	r1, #0
 8009b08:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009b0a:	4952      	ldr	r1, [pc, #328]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009b0c:	6889      	ldr	r1, [r1, #8]
 8009b0e:	f001 010c 	and.w	r1, r1, #12
 8009b12:	2908      	cmp	r1, #8
 8009b14:	d00d      	beq.n	8009b32 <HAL_RCC_GetSysClockFreq+0x3e>
 8009b16:	2908      	cmp	r1, #8
 8009b18:	f200 8094 	bhi.w	8009c44 <HAL_RCC_GetSysClockFreq+0x150>
 8009b1c:	2900      	cmp	r1, #0
 8009b1e:	d002      	beq.n	8009b26 <HAL_RCC_GetSysClockFreq+0x32>
 8009b20:	2904      	cmp	r1, #4
 8009b22:	d003      	beq.n	8009b2c <HAL_RCC_GetSysClockFreq+0x38>
 8009b24:	e08e      	b.n	8009c44 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009b26:	4b4c      	ldr	r3, [pc, #304]	; (8009c58 <HAL_RCC_GetSysClockFreq+0x164>)
 8009b28:	60bb      	str	r3, [r7, #8]
       break;
 8009b2a:	e08e      	b.n	8009c4a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009b2c:	4b4b      	ldr	r3, [pc, #300]	; (8009c5c <HAL_RCC_GetSysClockFreq+0x168>)
 8009b2e:	60bb      	str	r3, [r7, #8]
      break;
 8009b30:	e08b      	b.n	8009c4a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009b32:	4948      	ldr	r1, [pc, #288]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009b34:	6849      	ldr	r1, [r1, #4]
 8009b36:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8009b3a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009b3c:	4945      	ldr	r1, [pc, #276]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009b3e:	6849      	ldr	r1, [r1, #4]
 8009b40:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8009b44:	2900      	cmp	r1, #0
 8009b46:	d024      	beq.n	8009b92 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b48:	4942      	ldr	r1, [pc, #264]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009b4a:	6849      	ldr	r1, [r1, #4]
 8009b4c:	0989      	lsrs	r1, r1, #6
 8009b4e:	4608      	mov	r0, r1
 8009b50:	f04f 0100 	mov.w	r1, #0
 8009b54:	f240 14ff 	movw	r4, #511	; 0x1ff
 8009b58:	f04f 0500 	mov.w	r5, #0
 8009b5c:	ea00 0204 	and.w	r2, r0, r4
 8009b60:	ea01 0305 	and.w	r3, r1, r5
 8009b64:	493d      	ldr	r1, [pc, #244]	; (8009c5c <HAL_RCC_GetSysClockFreq+0x168>)
 8009b66:	fb01 f003 	mul.w	r0, r1, r3
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	fb01 f102 	mul.w	r1, r1, r2
 8009b70:	1844      	adds	r4, r0, r1
 8009b72:	493a      	ldr	r1, [pc, #232]	; (8009c5c <HAL_RCC_GetSysClockFreq+0x168>)
 8009b74:	fba2 0101 	umull	r0, r1, r2, r1
 8009b78:	1863      	adds	r3, r4, r1
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f04f 0300 	mov.w	r3, #0
 8009b84:	f7f7 f83a 	bl	8000bfc <__aeabi_uldivmod>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	60fb      	str	r3, [r7, #12]
 8009b90:	e04a      	b.n	8009c28 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b92:	4b30      	ldr	r3, [pc, #192]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	099b      	lsrs	r3, r3, #6
 8009b98:	461a      	mov	r2, r3
 8009b9a:	f04f 0300 	mov.w	r3, #0
 8009b9e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009ba2:	f04f 0100 	mov.w	r1, #0
 8009ba6:	ea02 0400 	and.w	r4, r2, r0
 8009baa:	ea03 0501 	and.w	r5, r3, r1
 8009bae:	4620      	mov	r0, r4
 8009bb0:	4629      	mov	r1, r5
 8009bb2:	f04f 0200 	mov.w	r2, #0
 8009bb6:	f04f 0300 	mov.w	r3, #0
 8009bba:	014b      	lsls	r3, r1, #5
 8009bbc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009bc0:	0142      	lsls	r2, r0, #5
 8009bc2:	4610      	mov	r0, r2
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	1b00      	subs	r0, r0, r4
 8009bc8:	eb61 0105 	sbc.w	r1, r1, r5
 8009bcc:	f04f 0200 	mov.w	r2, #0
 8009bd0:	f04f 0300 	mov.w	r3, #0
 8009bd4:	018b      	lsls	r3, r1, #6
 8009bd6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009bda:	0182      	lsls	r2, r0, #6
 8009bdc:	1a12      	subs	r2, r2, r0
 8009bde:	eb63 0301 	sbc.w	r3, r3, r1
 8009be2:	f04f 0000 	mov.w	r0, #0
 8009be6:	f04f 0100 	mov.w	r1, #0
 8009bea:	00d9      	lsls	r1, r3, #3
 8009bec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009bf0:	00d0      	lsls	r0, r2, #3
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	1912      	adds	r2, r2, r4
 8009bf8:	eb45 0303 	adc.w	r3, r5, r3
 8009bfc:	f04f 0000 	mov.w	r0, #0
 8009c00:	f04f 0100 	mov.w	r1, #0
 8009c04:	0299      	lsls	r1, r3, #10
 8009c06:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009c0a:	0290      	lsls	r0, r2, #10
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4610      	mov	r0, r2
 8009c12:	4619      	mov	r1, r3
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	461a      	mov	r2, r3
 8009c18:	f04f 0300 	mov.w	r3, #0
 8009c1c:	f7f6 ffee 	bl	8000bfc <__aeabi_uldivmod>
 8009c20:	4602      	mov	r2, r0
 8009c22:	460b      	mov	r3, r1
 8009c24:	4613      	mov	r3, r2
 8009c26:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009c28:	4b0a      	ldr	r3, [pc, #40]	; (8009c54 <HAL_RCC_GetSysClockFreq+0x160>)
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	0c1b      	lsrs	r3, r3, #16
 8009c2e:	f003 0303 	and.w	r3, r3, #3
 8009c32:	3301      	adds	r3, #1
 8009c34:	005b      	lsls	r3, r3, #1
 8009c36:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c40:	60bb      	str	r3, [r7, #8]
      break;
 8009c42:	e002      	b.n	8009c4a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009c44:	4b04      	ldr	r3, [pc, #16]	; (8009c58 <HAL_RCC_GetSysClockFreq+0x164>)
 8009c46:	60bb      	str	r3, [r7, #8]
      break;
 8009c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3710      	adds	r7, #16
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bdb0      	pop	{r4, r5, r7, pc}
 8009c54:	40023800 	.word	0x40023800
 8009c58:	00f42400 	.word	0x00f42400
 8009c5c:	017d7840 	.word	0x017d7840

08009c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c60:	b480      	push	{r7}
 8009c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c64:	4b02      	ldr	r3, [pc, #8]	; (8009c70 <HAL_RCC_GetHCLKFreq+0x10>)
 8009c66:	681b      	ldr	r3, [r3, #0]
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bc80      	pop	{r7}
 8009c6e:	4770      	bx	lr
 8009c70:	20000208 	.word	0x20000208

08009c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8009c7a:	f7ff fff1 	bl	8009c60 <HAL_RCC_GetHCLKFreq>
 8009c7e:	4601      	mov	r1, r0
 8009c80:	4b0b      	ldr	r3, [pc, #44]	; (8009cb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8009c88:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8009c8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c8e:	687a      	ldr	r2, [r7, #4]
 8009c90:	fa92 f2a2 	rbit	r2, r2
 8009c94:	603a      	str	r2, [r7, #0]
  return result;
 8009c96:	683a      	ldr	r2, [r7, #0]
 8009c98:	fab2 f282 	clz	r2, r2
 8009c9c:	b2d2      	uxtb	r2, r2
 8009c9e:	40d3      	lsrs	r3, r2
 8009ca0:	4a04      	ldr	r2, [pc, #16]	; (8009cb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8009ca2:	5cd3      	ldrb	r3, [r2, r3]
 8009ca4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	40023800 	.word	0x40023800
 8009cb4:	0801a91c 	.word	0x0801a91c

08009cb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	220f      	movs	r2, #15
 8009cc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009cc8:	4b11      	ldr	r3, [pc, #68]	; (8009d10 <HAL_RCC_GetClockConfig+0x58>)
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	f003 0203 	and.w	r2, r3, #3
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009cd4:	4b0e      	ldr	r3, [pc, #56]	; (8009d10 <HAL_RCC_GetClockConfig+0x58>)
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009ce0:	4b0b      	ldr	r3, [pc, #44]	; (8009d10 <HAL_RCC_GetClockConfig+0x58>)
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009cec:	4b08      	ldr	r3, [pc, #32]	; (8009d10 <HAL_RCC_GetClockConfig+0x58>)
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	08db      	lsrs	r3, r3, #3
 8009cf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009cfa:	4b06      	ldr	r3, [pc, #24]	; (8009d14 <HAL_RCC_GetClockConfig+0x5c>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f003 020f 	and.w	r2, r3, #15
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	601a      	str	r2, [r3, #0]
}
 8009d06:	bf00      	nop
 8009d08:	370c      	adds	r7, #12
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bc80      	pop	{r7}
 8009d0e:	4770      	bx	lr
 8009d10:	40023800 	.word	0x40023800
 8009d14:	40023c00 	.word	0x40023c00

08009d18 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *              
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b08a      	sub	sp, #40	; 0x28
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009d20:	2300      	movs	r3, #0
 8009d22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8009d24:	2300      	movs	r3, #0
 8009d26:	623b      	str	r3, [r7, #32]
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- I2S configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 0301 	and.w	r3, r3, #1
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d103      	bne.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x24>
     (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 8009d38:	2b08      	cmp	r3, #8
 8009d3a:	d14c      	bne.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009d3c:	4b6d      	ldr	r3, [pc, #436]	; (8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009d3e:	2200      	movs	r2, #0
 8009d40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009d42:	f7fc faa5 	bl	8006290 <HAL_GetTick>
 8009d46:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d48:	e008      	b.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009d4a:	f7fc faa1 	bl	8006290 <HAL_GetTick>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d52:	1ad3      	subs	r3, r2, r3
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d901      	bls.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x44>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e0c7      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d5c:	4b66      	ldr	r3, [pc, #408]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1f0      	bne.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x32>
      } 
    }
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8009d70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d72:	697a      	ldr	r2, [r7, #20]
 8009d74:	fa92 f2a2 	rbit	r2, r2
 8009d78:	613a      	str	r2, [r7, #16]
  return result;
 8009d7a:	693a      	ldr	r2, [r7, #16]
 8009d7c:	fab2 f282 	clz	r2, r2
 8009d80:	b2d2      	uxtb	r2, r2
 8009d82:	fa03 f202 	lsl.w	r2, r3, r2
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8009d8e:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d90:	69f9      	ldr	r1, [r7, #28]
 8009d92:	fa91 f1a1 	rbit	r1, r1
 8009d96:	61b9      	str	r1, [r7, #24]
  return result;
 8009d98:	69b9      	ldr	r1, [r7, #24]
 8009d9a:	fab1 f181 	clz	r1, r1
 8009d9e:	b2c9      	uxtb	r1, r1
 8009da0:	408b      	lsls	r3, r1
 8009da2:	4955      	ldr	r1, [pc, #340]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009da4:	4313      	orrs	r3, r2
 8009da6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009daa:	4b52      	ldr	r3, [pc, #328]	; (8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009dac:	2201      	movs	r2, #1
 8009dae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009db0:	f7fc fa6e 	bl	8006290 <HAL_GetTick>
 8009db4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009db6:	e008      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009db8:	f7fc fa6a 	bl	8006290 <HAL_GetTick>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc0:	1ad3      	subs	r3, r2, r3
 8009dc2:	2b02      	cmp	r3, #2
 8009dc4:	d901      	bls.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	e090      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009dca:	4b4b      	ldr	r3, [pc, #300]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d0f0      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
  }
  /*--------------------------------------------------------------------------*/
  
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f003 0304 	and.w	r3, r3, #4
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 8083 	beq.w	8009eea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009de4:	2300      	movs	r3, #0
 8009de6:	60fb      	str	r3, [r7, #12]
 8009de8:	4b43      	ldr	r3, [pc, #268]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dec:	4a42      	ldr	r2, [pc, #264]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009df2:	6413      	str	r3, [r2, #64]	; 0x40
 8009df4:	4b40      	ldr	r3, [pc, #256]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009dfc:	60fb      	str	r3, [r7, #12]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009e00:	4b3e      	ldr	r3, [pc, #248]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a3d      	ldr	r2, [pc, #244]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e0a:	6013      	str	r3, [r2, #0]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8009e0c:	f7fc fa40 	bl	8006290 <HAL_GetTick>
 8009e10:	6278      	str	r0, [r7, #36]	; 0x24
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009e12:	e008      	b.n	8009e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009e14:	f7fc fa3c 	bl	8006290 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	d901      	bls.n	8009e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e062      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009e26:	4b35      	ldr	r3, [pc, #212]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d0f0      	beq.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009e32:	4b31      	ldr	r3, [pc, #196]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e3a:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009e3c:	6a3b      	ldr	r3, [r7, #32]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d02f      	beq.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e4a:	6a3a      	ldr	r2, [r7, #32]
 8009e4c:	429a      	cmp	r2, r3
 8009e4e:	d028      	beq.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009e50:	4b29      	ldr	r3, [pc, #164]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e58:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009e5a:	4b29      	ldr	r3, [pc, #164]	; (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009e60:	4b27      	ldr	r3, [pc, #156]	; (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009e66:	4a24      	ldr	r2, [pc, #144]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009e68:	6a3b      	ldr	r3, [r7, #32]
 8009e6a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009e6c:	4b22      	ldr	r3, [pc, #136]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e70:	f003 0301 	and.w	r3, r3, #1
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d114      	bne.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009e78:	f7fc fa0a 	bl	8006290 <HAL_GetTick>
 8009e7c:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e7e:	e00a      	b.n	8009e96 <HAL_RCCEx_PeriphCLKConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e80:	f7fc fa06 	bl	8006290 <HAL_GetTick>
 8009e84:	4602      	mov	r2, r0
 8009e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e88:	1ad3      	subs	r3, r2, r3
 8009e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d901      	bls.n	8009e96 <HAL_RCCEx_PeriphCLKConfig+0x17e>
          {
            return HAL_TIMEOUT;
 8009e92:	2303      	movs	r3, #3
 8009e94:	e02a      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e96:	4b18      	ldr	r3, [pc, #96]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e9a:	f003 0302 	and.w	r3, r3, #2
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0ee      	beq.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0x168>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	68db      	ldr	r3, [r3, #12]
 8009ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009eaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009eae:	d10d      	bne.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8009eb0:	4b11      	ldr	r3, [pc, #68]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009ec0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ec4:	490c      	ldr	r1, [pc, #48]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	608b      	str	r3, [r1, #8]
 8009eca:	e005      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009ecc:	4b0a      	ldr	r3, [pc, #40]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	4a09      	ldr	r2, [pc, #36]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009ed2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009ed6:	6093      	str	r3, [r2, #8]
 8009ed8:	4b07      	ldr	r3, [pc, #28]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009eda:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ee4:	4904      	ldr	r1, [pc, #16]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  return HAL_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3728      	adds	r7, #40	; 0x28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	42470068 	.word	0x42470068
 8009ef8:	40023800 	.word	0x40023800
 8009efc:	40007000 	.word	0x40007000
 8009f00:	42470e40 	.word	0x42470e40

08009f04 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d101      	bne.n	8009f16 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009f12:	2301      	movs	r3, #1
 8009f14:	e07c      	b.n	800a010 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	7f5b      	ldrb	r3, [r3, #29]
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d105      	bne.n	8009f2c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f7fb fdd4 	bl	8005ad4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2202      	movs	r2, #2
 8009f30:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	22ca      	movs	r2, #202	; 0xca
 8009f38:	625a      	str	r2, [r3, #36]	; 0x24
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2253      	movs	r2, #83	; 0x53
 8009f40:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fb8d 	bl	800a662 <RTC_EnterInitMode>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d008      	beq.n	8009f60 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	22ff      	movs	r2, #255	; 0xff
 8009f54:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2204      	movs	r2, #4
 8009f5a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e057      	b.n	800a010 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	6812      	ldr	r2, [r2, #0]
 8009f6a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009f6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f72:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	6899      	ldr	r1, [r3, #8]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	685a      	ldr	r2, [r3, #4]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	431a      	orrs	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	695b      	ldr	r3, [r3, #20]
 8009f88:	431a      	orrs	r2, r3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	430a      	orrs	r2, r1
 8009f90:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	68d2      	ldr	r2, [r2, #12]
 8009f9a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	6919      	ldr	r1, [r3, #16]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	041a      	lsls	r2, r3, #16
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	430a      	orrs	r2, r1
 8009fae:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68da      	ldr	r2, [r3, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fbe:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 fb26 	bl	800a612 <HAL_RTC_WaitForSynchro>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d008      	beq.n	8009fde <HAL_RTC_Init+0xda>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	22ff      	movs	r2, #255	; 0xff
 8009fd2:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2204      	movs	r2, #4
 8009fd8:	775a      	strb	r2, [r3, #29]

      return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e018      	b.n	800a010 <HAL_RTC_Init+0x10c>
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009fec:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	699a      	ldr	r2, [r3, #24]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	22ff      	movs	r2, #255	; 0xff
 800a006:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a00e:	2300      	movs	r3, #0
  }
}
 800a010:	4618      	mov	r0, r3
 800a012:	3708      	adds	r7, #8
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a018:	b590      	push	{r4, r7, lr}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a024:	2300      	movs	r3, #0
 800a026:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	7f1b      	ldrb	r3, [r3, #28]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d101      	bne.n	800a034 <HAL_RTC_SetTime+0x1c>
 800a030:	2302      	movs	r3, #2
 800a032:	e0a3      	b.n	800a17c <HAL_RTC_SetTime+0x164>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2201      	movs	r2, #1
 800a038:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2202      	movs	r2, #2
 800a03e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d126      	bne.n	800a094 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a050:	2b00      	cmp	r3, #0
 800a052:	d102      	bne.n	800a05a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	2200      	movs	r2, #0
 800a058:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	4618      	mov	r0, r3
 800a060:	f000 fb2b 	bl	800a6ba <RTC_ByteToBcd2>
 800a064:	4603      	mov	r3, r0
 800a066:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	785b      	ldrb	r3, [r3, #1]
 800a06c:	4618      	mov	r0, r3
 800a06e:	f000 fb24 	bl	800a6ba <RTC_ByteToBcd2>
 800a072:	4603      	mov	r3, r0
 800a074:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a076:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	789b      	ldrb	r3, [r3, #2]
 800a07c:	4618      	mov	r0, r3
 800a07e:	f000 fb1c 	bl	800a6ba <RTC_ByteToBcd2>
 800a082:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a084:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	78db      	ldrb	r3, [r3, #3]
 800a08c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a08e:	4313      	orrs	r3, r2
 800a090:	617b      	str	r3, [r7, #20]
 800a092:	e018      	b.n	800a0c6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d102      	bne.n	800a0a8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	785b      	ldrb	r3, [r3, #1]
 800a0b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a0b4:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a0b6:	68ba      	ldr	r2, [r7, #8]
 800a0b8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a0ba:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	78db      	ldrb	r3, [r3, #3]
 800a0c0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	22ca      	movs	r2, #202	; 0xca
 800a0cc:	625a      	str	r2, [r3, #36]	; 0x24
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	2253      	movs	r2, #83	; 0x53
 800a0d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f000 fac3 	bl	800a662 <RTC_EnterInitMode>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00b      	beq.n	800a0fa <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	22ff      	movs	r2, #255	; 0xff
 800a0e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2204      	movs	r2, #4
 800a0ee:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e040      	b.n	800a17c <HAL_RTC_SetTime+0x164>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a104:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a108:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	689a      	ldr	r2, [r3, #8]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a118:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	6899      	ldr	r1, [r3, #8]
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	685a      	ldr	r2, [r3, #4]
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	431a      	orrs	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	430a      	orrs	r2, r1
 800a130:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68da      	ldr	r2, [r3, #12]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a140:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f000 fa65 	bl	800a612 <HAL_RTC_WaitForSynchro>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d00b      	beq.n	800a166 <HAL_RTC_SetTime+0x14e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	22ff      	movs	r2, #255	; 0xff
 800a154:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2204      	movs	r2, #4
 800a15a:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2200      	movs	r2, #0
 800a160:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e00a      	b.n	800a17c <HAL_RTC_SetTime+0x164>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	22ff      	movs	r2, #255	; 0xff
 800a16c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2201      	movs	r2, #1
 800a172:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2200      	movs	r2, #0
 800a178:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a17a:	2300      	movs	r3, #0
  }
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	371c      	adds	r7, #28
 800a180:	46bd      	mov	sp, r7
 800a182:	bd90      	pop	{r4, r7, pc}

0800a184 <HAL_RTC_GetTime>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b086      	sub	sp, #24
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a190:	2300      	movs	r3, #0
 800a192:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a19e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a1a2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	0c1b      	lsrs	r3, r3, #16
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	0a1b      	lsrs	r3, r3, #8
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1be:	b2da      	uxtb	r2, r3
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1cc:	b2da      	uxtb	r2, r3
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	0c1b      	lsrs	r3, r3, #16
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1dc:	b2da      	uxtb	r2, r3
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d11a      	bne.n	800a21e <HAL_RTC_GetTime+0x9a>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f000 fa81 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	785b      	ldrb	r3, [r3, #1]
 800a1fe:	4618      	mov	r0, r3
 800a200:	f000 fa78 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a204:	4603      	mov	r3, r0
 800a206:	461a      	mov	r2, r3
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	789b      	ldrb	r3, [r3, #2]
 800a210:	4618      	mov	r0, r3
 800a212:	f000 fa6f 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a216:	4603      	mov	r3, r0
 800a218:	461a      	mov	r2, r3
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3718      	adds	r7, #24
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a228:	b590      	push	{r4, r7, lr}
 800a22a:	b087      	sub	sp, #28
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a234:	2300      	movs	r3, #0
 800a236:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	7f1b      	ldrb	r3, [r3, #28]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d101      	bne.n	800a244 <HAL_RTC_SetDate+0x1c>
 800a240:	2302      	movs	r3, #2
 800a242:	e08d      	b.n	800a360 <HAL_RTC_SetDate+0x138>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2201      	movs	r2, #1
 800a248:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2202      	movs	r2, #2
 800a24e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10) == 0x10))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10e      	bne.n	800a274 <HAL_RTC_SetDate+0x4c>
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	785b      	ldrb	r3, [r3, #1]
 800a25a:	f003 0310 	and.w	r3, r3, #16
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d008      	beq.n	800a274 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~0x10) + (uint8_t)0x0A);
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	785b      	ldrb	r3, [r3, #1]
 800a266:	f023 0310 	bic.w	r3, r3, #16
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	330a      	adds	r3, #10
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d11c      	bne.n	800a2b4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	78db      	ldrb	r3, [r3, #3]
 800a27e:	4618      	mov	r0, r3
 800a280:	f000 fa1b 	bl	800a6ba <RTC_ByteToBcd2>
 800a284:	4603      	mov	r3, r0
 800a286:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	785b      	ldrb	r3, [r3, #1]
 800a28c:	4618      	mov	r0, r3
 800a28e:	f000 fa14 	bl	800a6ba <RTC_ByteToBcd2>
 800a292:	4603      	mov	r3, r0
 800a294:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a296:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	789b      	ldrb	r3, [r3, #2]
 800a29c:	4618      	mov	r0, r3
 800a29e:	f000 fa0c 	bl	800a6ba <RTC_ByteToBcd2>
 800a2a2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a2a4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	617b      	str	r3, [r7, #20]
 800a2b2:	e00e      	b.n	800a2d2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	78db      	ldrb	r3, [r3, #3]
 800a2b8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	785b      	ldrb	r3, [r3, #1]
 800a2be:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a2c0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a2c2:	68ba      	ldr	r2, [r7, #8]
 800a2c4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a2c6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	22ca      	movs	r2, #202	; 0xca
 800a2d8:	625a      	str	r2, [r3, #36]	; 0x24
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2253      	movs	r2, #83	; 0x53
 800a2e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f000 f9bd 	bl	800a662 <RTC_EnterInitMode>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d00b      	beq.n	800a306 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	22ff      	movs	r2, #255	; 0xff
 800a2f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2204      	movs	r2, #4
 800a2fa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	e02c      	b.n	800a360 <HAL_RTC_SetDate+0x138>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a310:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a314:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	68da      	ldr	r2, [r3, #12]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a324:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 f973 	bl	800a612 <HAL_RTC_WaitForSynchro>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00b      	beq.n	800a34a <HAL_RTC_SetDate+0x122>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	22ff      	movs	r2, #255	; 0xff
 800a338:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2204      	movs	r2, #4
 800a33e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	e00a      	b.n	800a360 <HAL_RTC_SetDate+0x138>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	22ff      	movs	r2, #255	; 0xff
 800a350:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2201      	movs	r2, #1
 800a356:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2200      	movs	r2, #0
 800a35c:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a35e:	2300      	movs	r3, #0
  }
}
 800a360:	4618      	mov	r0, r3
 800a362:	371c      	adds	r7, #28
 800a364:	46bd      	mov	sp, r7
 800a366:	bd90      	pop	{r4, r7, pc}

0800a368 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b086      	sub	sp, #24
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	60f8      	str	r0, [r7, #12]
 800a370:	60b9      	str	r1, [r7, #8]
 800a372:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a374:	2300      	movs	r3, #0
 800a376:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a382:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a386:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	0c1b      	lsrs	r3, r3, #16
 800a38c:	b2da      	uxtb	r2, r3
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	0a1b      	lsrs	r3, r3, #8
 800a396:	b2db      	uxtb	r3, r3
 800a398:	f003 031f 	and.w	r3, r3, #31
 800a39c:	b2da      	uxtb	r2, r3
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a3aa:	b2da      	uxtb	r2, r3
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	0b5b      	lsrs	r3, r3, #13
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	f003 0307 	and.w	r3, r3, #7
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d11a      	bne.n	800a3fc <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	78db      	ldrb	r3, [r3, #3]
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 f992 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	785b      	ldrb	r3, [r3, #1]
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f000 f989 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	789b      	ldrb	r3, [r3, #2]
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f000 f980 	bl	800a6f4 <RTC_Bcd2ToByte>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3718      	adds	r7, #24
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}

0800a406 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a406:	b590      	push	{r4, r7, lr}
 800a408:	b087      	sub	sp, #28
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	60f8      	str	r0, [r7, #12]
 800a40e:	60b9      	str	r1, [r7, #8]
 800a410:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800a412:	2300      	movs	r3, #0
 800a414:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg = 0U;
 800a416:	2300      	movs	r3, #0
 800a418:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
  assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	7f1b      	ldrb	r3, [r3, #28]
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d101      	bne.n	800a426 <HAL_RTC_SetAlarm+0x20>
 800a422:	2302      	movs	r3, #2
 800a424:	e0f1      	b.n	800a60a <HAL_RTC_SetAlarm+0x204>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2201      	movs	r2, #1
 800a42a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2202      	movs	r2, #2
 800a430:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d136      	bne.n	800a4a6 <HAL_RTC_SetAlarm+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a442:	2b00      	cmp	r3, #0
 800a444:	d102      	bne.n	800a44c <HAL_RTC_SetAlarm+0x46>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	2200      	movs	r2, #0
 800a44a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	4618      	mov	r0, r3
 800a452:	f000 f932 	bl	800a6ba <RTC_ByteToBcd2>
 800a456:	4603      	mov	r3, r0
 800a458:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	785b      	ldrb	r3, [r3, #1]
 800a45e:	4618      	mov	r0, r3
 800a460:	f000 f92b 	bl	800a6ba <RTC_ByteToBcd2>
 800a464:	4603      	mov	r3, r0
 800a466:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a468:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	789b      	ldrb	r3, [r3, #2]
 800a46e:	4618      	mov	r0, r3
 800a470:	f000 f923 	bl	800a6ba <RTC_ByteToBcd2>
 800a474:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a476:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	78db      	ldrb	r3, [r3, #3]
 800a47e:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a480:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	7d1b      	ldrb	r3, [r3, #20]
 800a488:	4618      	mov	r0, r3
 800a48a:	f000 f916 	bl	800a6ba <RTC_ByteToBcd2>
 800a48e:	4603      	mov	r3, r0
 800a490:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a492:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a49a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	617b      	str	r3, [r7, #20]
 800a4a4:	e022      	b.n	800a4ec <HAL_RTC_SetAlarm+0xe6>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d102      	bne.n	800a4ba <HAL_RTC_SetAlarm+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	785b      	ldrb	r3, [r3, #1]
 800a4c4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a4c6:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a4cc:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	78db      	ldrb	r3, [r3, #3]
 800a4d2:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a4d4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	7d1b      	ldrb	r3, [r3, #20]
 800a4da:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a4dc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a4e2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	22ca      	movs	r2, #202	; 0xca
 800a4f2:	625a      	str	r2, [r3, #36]	; 0x24
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2253      	movs	r2, #83	; 0x53
 800a4fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	699b      	ldr	r3, [r3, #24]
 800a500:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a504:	d13b      	bne.n	800a57e <HAL_RTC_SetAlarm+0x178>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	689a      	ldr	r2, [r3, #8]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a514:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	689a      	ldr	r2, [r3, #8]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a524:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a526:	f7fb feb3 	bl	8006290 <HAL_GetTick>
 800a52a:	6138      	str	r0, [r7, #16]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a52c:	e013      	b.n	800a556 <HAL_RTC_SetAlarm+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a52e:	f7fb feaf 	bl	8006290 <HAL_GetTick>
 800a532:	4602      	mov	r2, r0
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a53c:	d90b      	bls.n	800a556 <HAL_RTC_SetAlarm+0x150>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	22ff      	movs	r2, #255	; 0xff
 800a544:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2203      	movs	r2, #3
 800a54a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2200      	movs	r2, #0
 800a550:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a552:	2303      	movs	r3, #3
 800a554:	e059      	b.n	800a60a <HAL_RTC_SetAlarm+0x204>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	f003 0301 	and.w	r3, r3, #1
 800a560:	2b00      	cmp	r3, #0
 800a562:	d0e4      	beq.n	800a52e <HAL_RTC_SetAlarm+0x128>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	689a      	ldr	r2, [r3, #8]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a57a:	609a      	str	r2, [r3, #8]
 800a57c:	e03a      	b.n	800a5f4 <HAL_RTC_SetAlarm+0x1ee>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	689a      	ldr	r2, [r3, #8]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a58c:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	689a      	ldr	r2, [r3, #8]
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a59c:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a59e:	f7fb fe77 	bl	8006290 <HAL_GetTick>
 800a5a2:	6138      	str	r0, [r7, #16]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a5a4:	e013      	b.n	800a5ce <HAL_RTC_SetAlarm+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a5a6:	f7fb fe73 	bl	8006290 <HAL_GetTick>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	1ad3      	subs	r3, r2, r3
 800a5b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5b4:	d90b      	bls.n	800a5ce <HAL_RTC_SetAlarm+0x1c8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	22ff      	movs	r2, #255	; 0xff
 800a5bc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2203      	movs	r2, #3
 800a5c2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a5ca:	2303      	movs	r3, #3
 800a5cc:	e01d      	b.n	800a60a <HAL_RTC_SetAlarm+0x204>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	f003 0302 	and.w	r3, r3, #2
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d0e4      	beq.n	800a5a6 <HAL_RTC_SetAlarm+0x1a0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	697a      	ldr	r2, [r7, #20]
 800a5e2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	689a      	ldr	r2, [r3, #8]
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a5f2:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	22ff      	movs	r2, #255	; 0xff
 800a5fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2201      	movs	r2, #1
 800a600:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a608:	2300      	movs	r3, #0
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	371c      	adds	r7, #28
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd90      	pop	{r4, r7, pc}

0800a612 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b084      	sub	sp, #16
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a61a:	2300      	movs	r3, #0
 800a61c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68da      	ldr	r2, [r3, #12]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a62c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a62e:	f7fb fe2f 	bl	8006290 <HAL_GetTick>
 800a632:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a634:	e009      	b.n	800a64a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a636:	f7fb fe2b 	bl	8006290 <HAL_GetTick>
 800a63a:	4602      	mov	r2, r0
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	1ad3      	subs	r3, r2, r3
 800a640:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a644:	d901      	bls.n	800a64a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a646:	2303      	movs	r3, #3
 800a648:	e007      	b.n	800a65a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	f003 0320 	and.w	r3, r3, #32
 800a654:	2b00      	cmp	r3, #0
 800a656:	d0ee      	beq.n	800a636 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3710      	adds	r7, #16
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a662:	b580      	push	{r7, lr}
 800a664:	b084      	sub	sp, #16
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a66a:	2300      	movs	r3, #0
 800a66c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d119      	bne.n	800a6b0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f04f 32ff 	mov.w	r2, #4294967295
 800a684:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a686:	f7fb fe03 	bl	8006290 <HAL_GetTick>
 800a68a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a68c:	e009      	b.n	800a6a2 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a68e:	f7fb fdff 	bl	8006290 <HAL_GetTick>
 800a692:	4602      	mov	r2, r0
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	1ad3      	subs	r3, r2, r3
 800a698:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a69c:	d901      	bls.n	800a6a2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e007      	b.n	800a6b2 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d0ee      	beq.n	800a68e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a6b0:	2300      	movs	r3, #0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a6ba:	b480      	push	{r7}
 800a6bc:	b085      	sub	sp, #20
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	60fb      	str	r3, [r7, #12]

  while (Value >= 10)
 800a6c8:	e005      	b.n	800a6d6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800a6d0:	79fb      	ldrb	r3, [r7, #7]
 800a6d2:	3b0a      	subs	r3, #10
 800a6d4:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 800a6d6:	79fb      	ldrb	r3, [r7, #7]
 800a6d8:	2b09      	cmp	r3, #9
 800a6da:	d8f6      	bhi.n	800a6ca <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	011b      	lsls	r3, r3, #4
 800a6e2:	b2da      	uxtb	r2, r3
 800a6e4:	79fb      	ldrb	r3, [r7, #7]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	b2db      	uxtb	r3, r3
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bc80      	pop	{r7}
 800a6f2:	4770      	bx	lr

0800a6f4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a6fe:	2300      	movs	r3, #0
 800a700:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800a702:	79fb      	ldrb	r3, [r7, #7]
 800a704:	091b      	lsrs	r3, r3, #4
 800a706:	b2db      	uxtb	r3, r3
 800a708:	461a      	mov	r2, r3
 800a70a:	4613      	mov	r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4413      	add	r3, r2
 800a710:	005b      	lsls	r3, r3, #1
 800a712:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a714:	79fb      	ldrb	r3, [r7, #7]
 800a716:	f003 030f 	and.w	r3, r3, #15
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	4413      	add	r3, r2
 800a722:	b2db      	uxtb	r3, r3
}
 800a724:	4618      	mov	r0, r3
 800a726:	3714      	adds	r7, #20
 800a728:	46bd      	mov	sp, r7
 800a72a:	bc80      	pop	{r7}
 800a72c:	4770      	bx	lr

0800a72e <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800a72e:	b580      	push	{r7, lr}
 800a730:	b086      	sub	sp, #24
 800a732:	af00      	add	r7, sp, #0
 800a734:	60f8      	str	r0, [r7, #12]
 800a736:	60b9      	str	r1, [r7, #8]
 800a738:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800a73a:	2300      	movs	r3, #0
 800a73c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	7f1b      	ldrb	r3, [r3, #28]
 800a742:	2b01      	cmp	r3, #1
 800a744:	d101      	bne.n	800a74a <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800a746:	2302      	movs	r3, #2
 800a748:	e081      	b.n	800a84e <HAL_RTCEx_SetWakeUpTimer+0x120>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2201      	movs	r2, #1
 800a74e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2202      	movs	r2, #2
 800a754:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	22ca      	movs	r2, #202	; 0xca
 800a75c:	625a      	str	r2, [r3, #36]	; 0x24
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	2253      	movs	r2, #83	; 0x53
 800a764:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	689b      	ldr	r3, [r3, #8]
 800a76c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a770:	2b00      	cmp	r3, #0
 800a772:	d01e      	beq.n	800a7b2 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 800a774:	f7fb fd8c 	bl	8006290 <HAL_GetTick>
 800a778:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 800a77a:	e013      	b.n	800a7a4 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a77c:	f7fb fd88 	bl	8006290 <HAL_GetTick>
 800a780:	4602      	mov	r2, r0
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	1ad3      	subs	r3, r2, r3
 800a786:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a78a:	d90b      	bls.n	800a7a4 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	22ff      	movs	r2, #255	; 0xff
 800a792:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2203      	movs	r2, #3
 800a798:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2200      	movs	r2, #0
 800a79e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e054      	b.n	800a84e <HAL_RTCEx_SetWakeUpTimer+0x120>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f003 0304 	and.w	r3, r3, #4
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1e4      	bne.n	800a77c <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	689a      	ldr	r2, [r3, #8]
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7c0:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a7c2:	f7fb fd65 	bl	8006290 <HAL_GetTick>
 800a7c6:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800a7c8:	e013      	b.n	800a7f2 <HAL_RTCEx_SetWakeUpTimer+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a7ca:	f7fb fd61 	bl	8006290 <HAL_GetTick>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	1ad3      	subs	r3, r2, r3
 800a7d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7d8:	d90b      	bls.n	800a7f2 <HAL_RTCEx_SetWakeUpTimer+0xc4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	22ff      	movs	r2, #255	; 0xff
 800a7e0:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2203      	movs	r2, #3
 800a7e6:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e02d      	b.n	800a84e <HAL_RTCEx_SetWakeUpTimer+0x120>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	f003 0304 	and.w	r3, r3, #4
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d0e4      	beq.n	800a7ca <HAL_RTCEx_SetWakeUpTimer+0x9c>
    }
  }

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	689a      	ldr	r2, [r3, #8]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0207 	bic.w	r2, r2, #7
 800a80e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	6899      	ldr	r1, [r3, #8]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	430a      	orrs	r2, r1
 800a81e:	609a      	str	r2, [r3, #8]

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	68ba      	ldr	r2, [r7, #8]
 800a826:	615a      	str	r2, [r3, #20]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689a      	ldr	r2, [r3, #8]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a836:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	22ff      	movs	r2, #255	; 0xff
 800a83e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2201      	movs	r2, #1
 800a844:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b082      	sub	sp, #8
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d101      	bne.n	800a868 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a864:	2301      	movs	r3, #1
 800a866:	e041      	b.n	800a8ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	2b00      	cmp	r3, #0
 800a872:	d106      	bne.n	800a882 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7fb f93f 	bl	8005b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2202      	movs	r2, #2
 800a886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	3304      	adds	r3, #4
 800a892:	4619      	mov	r1, r3
 800a894:	4610      	mov	r0, r2
 800a896:	f000 fc69 	bl	800b16c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2201      	movs	r2, #1
 800a89e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a902:	b2db      	uxtb	r3, r3
 800a904:	2b01      	cmp	r3, #1
 800a906:	d001      	beq.n	800a90c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a908:	2301      	movs	r3, #1
 800a90a:	e04e      	b.n	800a9aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2202      	movs	r2, #2
 800a910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	68da      	ldr	r2, [r3, #12]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f042 0201 	orr.w	r2, r2, #1
 800a922:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a22      	ldr	r2, [pc, #136]	; (800a9b4 <HAL_TIM_Base_Start_IT+0xc0>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d022      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a936:	d01d      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a1e      	ldr	r2, [pc, #120]	; (800a9b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d018      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a1d      	ldr	r2, [pc, #116]	; (800a9bc <HAL_TIM_Base_Start_IT+0xc8>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d013      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a1b      	ldr	r2, [pc, #108]	; (800a9c0 <HAL_TIM_Base_Start_IT+0xcc>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d00e      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4a1a      	ldr	r2, [pc, #104]	; (800a9c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d009      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a18      	ldr	r2, [pc, #96]	; (800a9c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d004      	beq.n	800a974 <HAL_TIM_Base_Start_IT+0x80>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a17      	ldr	r2, [pc, #92]	; (800a9cc <HAL_TIM_Base_Start_IT+0xd8>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d111      	bne.n	800a998 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	f003 0307 	and.w	r3, r3, #7
 800a97e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2b06      	cmp	r3, #6
 800a984:	d010      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	681a      	ldr	r2, [r3, #0]
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f042 0201 	orr.w	r2, r2, #1
 800a994:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a996:	e007      	b.n	800a9a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f042 0201 	orr.w	r2, r2, #1
 800a9a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3714      	adds	r7, #20
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bc80      	pop	{r7}
 800a9b2:	4770      	bx	lr
 800a9b4:	40010000 	.word	0x40010000
 800a9b8:	40000400 	.word	0x40000400
 800a9bc:	40000800 	.word	0x40000800
 800a9c0:	40000c00 	.word	0x40000c00
 800a9c4:	40010400 	.word	0x40010400
 800a9c8:	40014000 	.word	0x40014000
 800a9cc:	40001800 	.word	0x40001800

0800a9d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d101      	bne.n	800a9e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	e041      	b.n	800aa66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9e8:	b2db      	uxtb	r3, r3
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d106      	bne.n	800a9fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f839 	bl	800aa6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2202      	movs	r2, #2
 800aa00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681a      	ldr	r2, [r3, #0]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	3304      	adds	r3, #4
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	4610      	mov	r0, r2
 800aa10:	f000 fbac 	bl	800b16c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2201      	movs	r2, #1
 800aa28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2201      	movs	r2, #1
 800aa30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aa64:	2300      	movs	r3, #0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3708      	adds	r7, #8
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800aa6e:	b480      	push	{r7}
 800aa70:	b083      	sub	sp, #12
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800aa76:	bf00      	nop
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bc80      	pop	{r7}
 800aa7e:	4770      	bx	lr

0800aa80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d109      	bne.n	800aaa4 <HAL_TIM_PWM_Start+0x24>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	bf14      	ite	ne
 800aa9c:	2301      	movne	r3, #1
 800aa9e:	2300      	moveq	r3, #0
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	e022      	b.n	800aaea <HAL_TIM_PWM_Start+0x6a>
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	2b04      	cmp	r3, #4
 800aaa8:	d109      	bne.n	800aabe <HAL_TIM_PWM_Start+0x3e>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800aab0:	b2db      	uxtb	r3, r3
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	bf14      	ite	ne
 800aab6:	2301      	movne	r3, #1
 800aab8:	2300      	moveq	r3, #0
 800aaba:	b2db      	uxtb	r3, r3
 800aabc:	e015      	b.n	800aaea <HAL_TIM_PWM_Start+0x6a>
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	2b08      	cmp	r3, #8
 800aac2:	d109      	bne.n	800aad8 <HAL_TIM_PWM_Start+0x58>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	2b01      	cmp	r3, #1
 800aace:	bf14      	ite	ne
 800aad0:	2301      	movne	r3, #1
 800aad2:	2300      	moveq	r3, #0
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	e008      	b.n	800aaea <HAL_TIM_PWM_Start+0x6a>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	bf14      	ite	ne
 800aae4:	2301      	movne	r3, #1
 800aae6:	2300      	moveq	r3, #0
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d001      	beq.n	800aaf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e07c      	b.n	800abec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d104      	bne.n	800ab02 <HAL_TIM_PWM_Start+0x82>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2202      	movs	r2, #2
 800aafc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab00:	e013      	b.n	800ab2a <HAL_TIM_PWM_Start+0xaa>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	2b04      	cmp	r3, #4
 800ab06:	d104      	bne.n	800ab12 <HAL_TIM_PWM_Start+0x92>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2202      	movs	r2, #2
 800ab0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab10:	e00b      	b.n	800ab2a <HAL_TIM_PWM_Start+0xaa>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	2b08      	cmp	r3, #8
 800ab16:	d104      	bne.n	800ab22 <HAL_TIM_PWM_Start+0xa2>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2202      	movs	r2, #2
 800ab1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab20:	e003      	b.n	800ab2a <HAL_TIM_PWM_Start+0xaa>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2202      	movs	r2, #2
 800ab26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	6839      	ldr	r1, [r7, #0]
 800ab32:	4618      	mov	r0, r3
 800ab34:	f000 fdfa 	bl	800b72c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a2d      	ldr	r2, [pc, #180]	; (800abf4 <HAL_TIM_PWM_Start+0x174>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d004      	beq.n	800ab4c <HAL_TIM_PWM_Start+0xcc>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a2c      	ldr	r2, [pc, #176]	; (800abf8 <HAL_TIM_PWM_Start+0x178>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d101      	bne.n	800ab50 <HAL_TIM_PWM_Start+0xd0>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e000      	b.n	800ab52 <HAL_TIM_PWM_Start+0xd2>
 800ab50:	2300      	movs	r3, #0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ab64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a22      	ldr	r2, [pc, #136]	; (800abf4 <HAL_TIM_PWM_Start+0x174>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d022      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab78:	d01d      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4a1f      	ldr	r2, [pc, #124]	; (800abfc <HAL_TIM_PWM_Start+0x17c>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d018      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a1d      	ldr	r2, [pc, #116]	; (800ac00 <HAL_TIM_PWM_Start+0x180>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d013      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4a1c      	ldr	r2, [pc, #112]	; (800ac04 <HAL_TIM_PWM_Start+0x184>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d00e      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a16      	ldr	r2, [pc, #88]	; (800abf8 <HAL_TIM_PWM_Start+0x178>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d009      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a18      	ldr	r2, [pc, #96]	; (800ac08 <HAL_TIM_PWM_Start+0x188>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d004      	beq.n	800abb6 <HAL_TIM_PWM_Start+0x136>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a16      	ldr	r2, [pc, #88]	; (800ac0c <HAL_TIM_PWM_Start+0x18c>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d111      	bne.n	800abda <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	f003 0307 	and.w	r3, r3, #7
 800abc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2b06      	cmp	r3, #6
 800abc6:	d010      	beq.n	800abea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f042 0201 	orr.w	r2, r2, #1
 800abd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abd8:	e007      	b.n	800abea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f042 0201 	orr.w	r2, r2, #1
 800abe8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3710      	adds	r7, #16
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}
 800abf4:	40010000 	.word	0x40010000
 800abf8:	40010400 	.word	0x40010400
 800abfc:	40000400 	.word	0x40000400
 800ac00:	40000800 	.word	0x40000800
 800ac04:	40000c00 	.word	0x40000c00
 800ac08:	40014000 	.word	0x40014000
 800ac0c:	40001800 	.word	0x40001800

0800ac10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	691b      	ldr	r3, [r3, #16]
 800ac1e:	f003 0302 	and.w	r3, r3, #2
 800ac22:	2b02      	cmp	r3, #2
 800ac24:	d122      	bne.n	800ac6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	f003 0302 	and.w	r3, r3, #2
 800ac30:	2b02      	cmp	r3, #2
 800ac32:	d11b      	bne.n	800ac6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f06f 0202 	mvn.w	r2, #2
 800ac3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2201      	movs	r2, #1
 800ac42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	699b      	ldr	r3, [r3, #24]
 800ac4a:	f003 0303 	and.w	r3, r3, #3
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d003      	beq.n	800ac5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 fa6f 	bl	800b136 <HAL_TIM_IC_CaptureCallback>
 800ac58:	e005      	b.n	800ac66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 fa62 	bl	800b124 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fa71 	bl	800b148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	f003 0304 	and.w	r3, r3, #4
 800ac76:	2b04      	cmp	r3, #4
 800ac78:	d122      	bne.n	800acc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	f003 0304 	and.w	r3, r3, #4
 800ac84:	2b04      	cmp	r3, #4
 800ac86:	d11b      	bne.n	800acc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f06f 0204 	mvn.w	r2, #4
 800ac90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2202      	movs	r2, #2
 800ac96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	699b      	ldr	r3, [r3, #24]
 800ac9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d003      	beq.n	800acae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fa45 	bl	800b136 <HAL_TIM_IC_CaptureCallback>
 800acac:	e005      	b.n	800acba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 fa38 	bl	800b124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 fa47 	bl	800b148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2200      	movs	r2, #0
 800acbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	f003 0308 	and.w	r3, r3, #8
 800acca:	2b08      	cmp	r3, #8
 800accc:	d122      	bne.n	800ad14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	f003 0308 	and.w	r3, r3, #8
 800acd8:	2b08      	cmp	r3, #8
 800acda:	d11b      	bne.n	800ad14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f06f 0208 	mvn.w	r2, #8
 800ace4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2204      	movs	r2, #4
 800acea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	69db      	ldr	r3, [r3, #28]
 800acf2:	f003 0303 	and.w	r3, r3, #3
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d003      	beq.n	800ad02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 fa1b 	bl	800b136 <HAL_TIM_IC_CaptureCallback>
 800ad00:	e005      	b.n	800ad0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fa0e 	bl	800b124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fa1d 	bl	800b148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2200      	movs	r2, #0
 800ad12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	691b      	ldr	r3, [r3, #16]
 800ad1a:	f003 0310 	and.w	r3, r3, #16
 800ad1e:	2b10      	cmp	r3, #16
 800ad20:	d122      	bne.n	800ad68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	68db      	ldr	r3, [r3, #12]
 800ad28:	f003 0310 	and.w	r3, r3, #16
 800ad2c:	2b10      	cmp	r3, #16
 800ad2e:	d11b      	bne.n	800ad68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f06f 0210 	mvn.w	r2, #16
 800ad38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2208      	movs	r2, #8
 800ad3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	69db      	ldr	r3, [r3, #28]
 800ad46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d003      	beq.n	800ad56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 f9f1 	bl	800b136 <HAL_TIM_IC_CaptureCallback>
 800ad54:	e005      	b.n	800ad62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f9e4 	bl	800b124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f000 f9f3 	bl	800b148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2200      	movs	r2, #0
 800ad66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	f003 0301 	and.w	r3, r3, #1
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d10e      	bne.n	800ad94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	f003 0301 	and.w	r3, r3, #1
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d107      	bne.n	800ad94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f06f 0201 	mvn.w	r2, #1
 800ad8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f7f9 fbe8 	bl	8004564 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad9e:	2b80      	cmp	r3, #128	; 0x80
 800ada0:	d10e      	bne.n	800adc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adac:	2b80      	cmp	r3, #128	; 0x80
 800adae:	d107      	bne.n	800adc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800adb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 fdae 	bl	800b91c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adca:	2b40      	cmp	r3, #64	; 0x40
 800adcc:	d10e      	bne.n	800adec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68db      	ldr	r3, [r3, #12]
 800add4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800add8:	2b40      	cmp	r3, #64	; 0x40
 800adda:	d107      	bne.n	800adec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ade4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 f9b7 	bl	800b15a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	f003 0320 	and.w	r3, r3, #32
 800adf6:	2b20      	cmp	r3, #32
 800adf8:	d10e      	bne.n	800ae18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	f003 0320 	and.w	r3, r3, #32
 800ae04:	2b20      	cmp	r3, #32
 800ae06:	d107      	bne.n	800ae18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f06f 0220 	mvn.w	r2, #32
 800ae10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 fd79 	bl	800b90a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae18:	bf00      	nop
 800ae1a:	3708      	adds	r7, #8
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	60b9      	str	r1, [r7, #8]
 800ae2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d101      	bne.n	800ae3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ae36:	2302      	movs	r3, #2
 800ae38:	e0ac      	b.n	800af94 <HAL_TIM_PWM_ConfigChannel+0x174>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2b0c      	cmp	r3, #12
 800ae46:	f200 809f 	bhi.w	800af88 <HAL_TIM_PWM_ConfigChannel+0x168>
 800ae4a:	a201      	add	r2, pc, #4	; (adr r2, 800ae50 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800ae4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae50:	0800ae85 	.word	0x0800ae85
 800ae54:	0800af89 	.word	0x0800af89
 800ae58:	0800af89 	.word	0x0800af89
 800ae5c:	0800af89 	.word	0x0800af89
 800ae60:	0800aec5 	.word	0x0800aec5
 800ae64:	0800af89 	.word	0x0800af89
 800ae68:	0800af89 	.word	0x0800af89
 800ae6c:	0800af89 	.word	0x0800af89
 800ae70:	0800af07 	.word	0x0800af07
 800ae74:	0800af89 	.word	0x0800af89
 800ae78:	0800af89 	.word	0x0800af89
 800ae7c:	0800af89 	.word	0x0800af89
 800ae80:	0800af47 	.word	0x0800af47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	68b9      	ldr	r1, [r7, #8]
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f000 fa0c 	bl	800b2a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	699a      	ldr	r2, [r3, #24]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f042 0208 	orr.w	r2, r2, #8
 800ae9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	699a      	ldr	r2, [r3, #24]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f022 0204 	bic.w	r2, r2, #4
 800aeae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	6999      	ldr	r1, [r3, #24]
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	691a      	ldr	r2, [r3, #16]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	430a      	orrs	r2, r1
 800aec0:	619a      	str	r2, [r3, #24]
      break;
 800aec2:	e062      	b.n	800af8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	68b9      	ldr	r1, [r7, #8]
 800aeca:	4618      	mov	r0, r3
 800aecc:	f000 fa5c 	bl	800b388 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	699a      	ldr	r2, [r3, #24]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aede:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	699a      	ldr	r2, [r3, #24]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aeee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	6999      	ldr	r1, [r3, #24]
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	021a      	lsls	r2, r3, #8
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	430a      	orrs	r2, r1
 800af02:	619a      	str	r2, [r3, #24]
      break;
 800af04:	e041      	b.n	800af8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	68b9      	ldr	r1, [r7, #8]
 800af0c:	4618      	mov	r0, r3
 800af0e:	f000 faaf 	bl	800b470 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	69da      	ldr	r2, [r3, #28]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f042 0208 	orr.w	r2, r2, #8
 800af20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	69da      	ldr	r2, [r3, #28]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	f022 0204 	bic.w	r2, r2, #4
 800af30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	69d9      	ldr	r1, [r3, #28]
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	691a      	ldr	r2, [r3, #16]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	430a      	orrs	r2, r1
 800af42:	61da      	str	r2, [r3, #28]
      break;
 800af44:	e021      	b.n	800af8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	68b9      	ldr	r1, [r7, #8]
 800af4c:	4618      	mov	r0, r3
 800af4e:	f000 fb03 	bl	800b558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	69da      	ldr	r2, [r3, #28]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	69da      	ldr	r2, [r3, #28]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800af70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	69d9      	ldr	r1, [r3, #28]
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	691b      	ldr	r3, [r3, #16]
 800af7c:	021a      	lsls	r2, r3, #8
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	430a      	orrs	r2, r1
 800af84:	61da      	str	r2, [r3, #28]
      break;
 800af86:	e000      	b.n	800af8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800af88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af92:	2300      	movs	r3, #0
}
 800af94:	4618      	mov	r0, r3
 800af96:	3710      	adds	r7, #16
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}

0800af9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afac:	2b01      	cmp	r3, #1
 800afae:	d101      	bne.n	800afb4 <HAL_TIM_ConfigClockSource+0x18>
 800afb0:	2302      	movs	r3, #2
 800afb2:	e0b3      	b.n	800b11c <HAL_TIM_ConfigClockSource+0x180>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2202      	movs	r2, #2
 800afc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800afd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800afda:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afec:	d03e      	beq.n	800b06c <HAL_TIM_ConfigClockSource+0xd0>
 800afee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aff2:	f200 8087 	bhi.w	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800aff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800affa:	f000 8085 	beq.w	800b108 <HAL_TIM_ConfigClockSource+0x16c>
 800affe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b002:	d87f      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b004:	2b70      	cmp	r3, #112	; 0x70
 800b006:	d01a      	beq.n	800b03e <HAL_TIM_ConfigClockSource+0xa2>
 800b008:	2b70      	cmp	r3, #112	; 0x70
 800b00a:	d87b      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b00c:	2b60      	cmp	r3, #96	; 0x60
 800b00e:	d050      	beq.n	800b0b2 <HAL_TIM_ConfigClockSource+0x116>
 800b010:	2b60      	cmp	r3, #96	; 0x60
 800b012:	d877      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b014:	2b50      	cmp	r3, #80	; 0x50
 800b016:	d03c      	beq.n	800b092 <HAL_TIM_ConfigClockSource+0xf6>
 800b018:	2b50      	cmp	r3, #80	; 0x50
 800b01a:	d873      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b01c:	2b40      	cmp	r3, #64	; 0x40
 800b01e:	d058      	beq.n	800b0d2 <HAL_TIM_ConfigClockSource+0x136>
 800b020:	2b40      	cmp	r3, #64	; 0x40
 800b022:	d86f      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b024:	2b30      	cmp	r3, #48	; 0x30
 800b026:	d064      	beq.n	800b0f2 <HAL_TIM_ConfigClockSource+0x156>
 800b028:	2b30      	cmp	r3, #48	; 0x30
 800b02a:	d86b      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b02c:	2b20      	cmp	r3, #32
 800b02e:	d060      	beq.n	800b0f2 <HAL_TIM_ConfigClockSource+0x156>
 800b030:	2b20      	cmp	r3, #32
 800b032:	d867      	bhi.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
 800b034:	2b00      	cmp	r3, #0
 800b036:	d05c      	beq.n	800b0f2 <HAL_TIM_ConfigClockSource+0x156>
 800b038:	2b10      	cmp	r3, #16
 800b03a:	d05a      	beq.n	800b0f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b03c:	e062      	b.n	800b104 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6818      	ldr	r0, [r3, #0]
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	6899      	ldr	r1, [r3, #8]
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	685a      	ldr	r2, [r3, #4]
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	68db      	ldr	r3, [r3, #12]
 800b04e:	f000 fb4e 	bl	800b6ee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b060:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	68fa      	ldr	r2, [r7, #12]
 800b068:	609a      	str	r2, [r3, #8]
      break;
 800b06a:	e04e      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6818      	ldr	r0, [r3, #0]
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	6899      	ldr	r1, [r3, #8]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	685a      	ldr	r2, [r3, #4]
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	f000 fb37 	bl	800b6ee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	689a      	ldr	r2, [r3, #8]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b08e:	609a      	str	r2, [r3, #8]
      break;
 800b090:	e03b      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6818      	ldr	r0, [r3, #0]
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	6859      	ldr	r1, [r3, #4]
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	68db      	ldr	r3, [r3, #12]
 800b09e:	461a      	mov	r2, r3
 800b0a0:	f000 faae 	bl	800b600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2150      	movs	r1, #80	; 0x50
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f000 fb05 	bl	800b6ba <TIM_ITRx_SetConfig>
      break;
 800b0b0:	e02b      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6818      	ldr	r0, [r3, #0]
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	6859      	ldr	r1, [r3, #4]
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	68db      	ldr	r3, [r3, #12]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	f000 facc 	bl	800b65c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	2160      	movs	r1, #96	; 0x60
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f000 faf5 	bl	800b6ba <TIM_ITRx_SetConfig>
      break;
 800b0d0:	e01b      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6818      	ldr	r0, [r3, #0]
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	6859      	ldr	r1, [r3, #4]
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	461a      	mov	r2, r3
 800b0e0:	f000 fa8e 	bl	800b600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2140      	movs	r1, #64	; 0x40
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f000 fae5 	bl	800b6ba <TIM_ITRx_SetConfig>
      break;
 800b0f0:	e00b      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	f000 fadc 	bl	800b6ba <TIM_ITRx_SetConfig>
        break;
 800b102:	e002      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800b104:	bf00      	nop
 800b106:	e000      	b.n	800b10a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800b108:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2200      	movs	r2, #0
 800b116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b11a:	2300      	movs	r3, #0
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3710      	adds	r7, #16
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b12c:	bf00      	nop
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	bc80      	pop	{r7}
 800b134:	4770      	bx	lr

0800b136 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b136:	b480      	push	{r7}
 800b138:	b083      	sub	sp, #12
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b13e:	bf00      	nop
 800b140:	370c      	adds	r7, #12
 800b142:	46bd      	mov	sp, r7
 800b144:	bc80      	pop	{r7}
 800b146:	4770      	bx	lr

0800b148 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b150:	bf00      	nop
 800b152:	370c      	adds	r7, #12
 800b154:	46bd      	mov	sp, r7
 800b156:	bc80      	pop	{r7}
 800b158:	4770      	bx	lr

0800b15a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b15a:	b480      	push	{r7}
 800b15c:	b083      	sub	sp, #12
 800b15e:	af00      	add	r7, sp, #0
 800b160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b162:	bf00      	nop
 800b164:	370c      	adds	r7, #12
 800b166:	46bd      	mov	sp, r7
 800b168:	bc80      	pop	{r7}
 800b16a:	4770      	bx	lr

0800b16c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	4a3f      	ldr	r2, [pc, #252]	; (800b27c <TIM_Base_SetConfig+0x110>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d013      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b18a:	d00f      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	4a3c      	ldr	r2, [pc, #240]	; (800b280 <TIM_Base_SetConfig+0x114>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d00b      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a3b      	ldr	r2, [pc, #236]	; (800b284 <TIM_Base_SetConfig+0x118>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d007      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a3a      	ldr	r2, [pc, #232]	; (800b288 <TIM_Base_SetConfig+0x11c>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d003      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4a39      	ldr	r2, [pc, #228]	; (800b28c <TIM_Base_SetConfig+0x120>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d108      	bne.n	800b1be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4a2e      	ldr	r2, [pc, #184]	; (800b27c <TIM_Base_SetConfig+0x110>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d02b      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1cc:	d027      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	4a2b      	ldr	r2, [pc, #172]	; (800b280 <TIM_Base_SetConfig+0x114>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d023      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a2a      	ldr	r2, [pc, #168]	; (800b284 <TIM_Base_SetConfig+0x118>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d01f      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a29      	ldr	r2, [pc, #164]	; (800b288 <TIM_Base_SetConfig+0x11c>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d01b      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a28      	ldr	r2, [pc, #160]	; (800b28c <TIM_Base_SetConfig+0x120>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d017      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a27      	ldr	r2, [pc, #156]	; (800b290 <TIM_Base_SetConfig+0x124>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d013      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4a26      	ldr	r2, [pc, #152]	; (800b294 <TIM_Base_SetConfig+0x128>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d00f      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a25      	ldr	r2, [pc, #148]	; (800b298 <TIM_Base_SetConfig+0x12c>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d00b      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4a24      	ldr	r2, [pc, #144]	; (800b29c <TIM_Base_SetConfig+0x130>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d007      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4a23      	ldr	r2, [pc, #140]	; (800b2a0 <TIM_Base_SetConfig+0x134>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d003      	beq.n	800b21e <TIM_Base_SetConfig+0xb2>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4a22      	ldr	r2, [pc, #136]	; (800b2a4 <TIM_Base_SetConfig+0x138>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d108      	bne.n	800b230 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	68fa      	ldr	r2, [r7, #12]
 800b22c:	4313      	orrs	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	695b      	ldr	r3, [r3, #20]
 800b23a:	4313      	orrs	r3, r2
 800b23c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	68fa      	ldr	r2, [r7, #12]
 800b242:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	689a      	ldr	r2, [r3, #8]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a09      	ldr	r2, [pc, #36]	; (800b27c <TIM_Base_SetConfig+0x110>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d003      	beq.n	800b264 <TIM_Base_SetConfig+0xf8>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a0b      	ldr	r2, [pc, #44]	; (800b28c <TIM_Base_SetConfig+0x120>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d103      	bne.n	800b26c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	691a      	ldr	r2, [r3, #16]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2201      	movs	r2, #1
 800b270:	615a      	str	r2, [r3, #20]
}
 800b272:	bf00      	nop
 800b274:	3714      	adds	r7, #20
 800b276:	46bd      	mov	sp, r7
 800b278:	bc80      	pop	{r7}
 800b27a:	4770      	bx	lr
 800b27c:	40010000 	.word	0x40010000
 800b280:	40000400 	.word	0x40000400
 800b284:	40000800 	.word	0x40000800
 800b288:	40000c00 	.word	0x40000c00
 800b28c:	40010400 	.word	0x40010400
 800b290:	40014000 	.word	0x40014000
 800b294:	40014400 	.word	0x40014400
 800b298:	40014800 	.word	0x40014800
 800b29c:	40001800 	.word	0x40001800
 800b2a0:	40001c00 	.word	0x40001c00
 800b2a4:	40002000 	.word	0x40002000

0800b2a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b087      	sub	sp, #28
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6a1b      	ldr	r3, [r3, #32]
 800b2b6:	f023 0201 	bic.w	r2, r3, #1
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6a1b      	ldr	r3, [r3, #32]
 800b2c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	699b      	ldr	r3, [r3, #24]
 800b2ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	f023 0303 	bic.w	r3, r3, #3
 800b2de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f023 0302 	bic.w	r3, r3, #2
 800b2f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	697a      	ldr	r2, [r7, #20]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	4a20      	ldr	r2, [pc, #128]	; (800b380 <TIM_OC1_SetConfig+0xd8>)
 800b300:	4293      	cmp	r3, r2
 800b302:	d003      	beq.n	800b30c <TIM_OC1_SetConfig+0x64>
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	4a1f      	ldr	r2, [pc, #124]	; (800b384 <TIM_OC1_SetConfig+0xdc>)
 800b308:	4293      	cmp	r3, r2
 800b30a:	d10c      	bne.n	800b326 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	f023 0308 	bic.w	r3, r3, #8
 800b312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	697a      	ldr	r2, [r7, #20]
 800b31a:	4313      	orrs	r3, r2
 800b31c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	f023 0304 	bic.w	r3, r3, #4
 800b324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	4a15      	ldr	r2, [pc, #84]	; (800b380 <TIM_OC1_SetConfig+0xd8>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d003      	beq.n	800b336 <TIM_OC1_SetConfig+0x8e>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4a14      	ldr	r2, [pc, #80]	; (800b384 <TIM_OC1_SetConfig+0xdc>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d111      	bne.n	800b35a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b33c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	695b      	ldr	r3, [r3, #20]
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	693a      	ldr	r2, [r7, #16]
 800b356:	4313      	orrs	r3, r2
 800b358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	693a      	ldr	r2, [r7, #16]
 800b35e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	685a      	ldr	r2, [r3, #4]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	697a      	ldr	r2, [r7, #20]
 800b372:	621a      	str	r2, [r3, #32]
}
 800b374:	bf00      	nop
 800b376:	371c      	adds	r7, #28
 800b378:	46bd      	mov	sp, r7
 800b37a:	bc80      	pop	{r7}
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	40010000 	.word	0x40010000
 800b384:	40010400 	.word	0x40010400

0800b388 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b388:	b480      	push	{r7}
 800b38a:	b087      	sub	sp, #28
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a1b      	ldr	r3, [r3, #32]
 800b396:	f023 0210 	bic.w	r2, r3, #16
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6a1b      	ldr	r3, [r3, #32]
 800b3a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	699b      	ldr	r3, [r3, #24]
 800b3ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b3be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	021b      	lsls	r3, r3, #8
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	f023 0320 	bic.w	r3, r3, #32
 800b3d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	689b      	ldr	r3, [r3, #8]
 800b3d8:	011b      	lsls	r3, r3, #4
 800b3da:	697a      	ldr	r2, [r7, #20]
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	4a21      	ldr	r2, [pc, #132]	; (800b468 <TIM_OC2_SetConfig+0xe0>)
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	d003      	beq.n	800b3f0 <TIM_OC2_SetConfig+0x68>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	4a20      	ldr	r2, [pc, #128]	; (800b46c <TIM_OC2_SetConfig+0xe4>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d10d      	bne.n	800b40c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b3f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	011b      	lsls	r3, r3, #4
 800b3fe:	697a      	ldr	r2, [r7, #20]
 800b400:	4313      	orrs	r3, r2
 800b402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b40a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	4a16      	ldr	r2, [pc, #88]	; (800b468 <TIM_OC2_SetConfig+0xe0>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d003      	beq.n	800b41c <TIM_OC2_SetConfig+0x94>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	4a15      	ldr	r2, [pc, #84]	; (800b46c <TIM_OC2_SetConfig+0xe4>)
 800b418:	4293      	cmp	r3, r2
 800b41a:	d113      	bne.n	800b444 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b422:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b42a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	695b      	ldr	r3, [r3, #20]
 800b430:	009b      	lsls	r3, r3, #2
 800b432:	693a      	ldr	r2, [r7, #16]
 800b434:	4313      	orrs	r3, r2
 800b436:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	699b      	ldr	r3, [r3, #24]
 800b43c:	009b      	lsls	r3, r3, #2
 800b43e:	693a      	ldr	r2, [r7, #16]
 800b440:	4313      	orrs	r3, r2
 800b442:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	68fa      	ldr	r2, [r7, #12]
 800b44e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	685a      	ldr	r2, [r3, #4]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	621a      	str	r2, [r3, #32]
}
 800b45e:	bf00      	nop
 800b460:	371c      	adds	r7, #28
 800b462:	46bd      	mov	sp, r7
 800b464:	bc80      	pop	{r7}
 800b466:	4770      	bx	lr
 800b468:	40010000 	.word	0x40010000
 800b46c:	40010400 	.word	0x40010400

0800b470 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b470:	b480      	push	{r7}
 800b472:	b087      	sub	sp, #28
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6a1b      	ldr	r3, [r3, #32]
 800b47e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a1b      	ldr	r3, [r3, #32]
 800b48a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	69db      	ldr	r3, [r3, #28]
 800b496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b49e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f023 0303 	bic.w	r3, r3, #3
 800b4a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	68fa      	ldr	r2, [r7, #12]
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b4b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	021b      	lsls	r3, r3, #8
 800b4c0:	697a      	ldr	r2, [r7, #20]
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4a21      	ldr	r2, [pc, #132]	; (800b550 <TIM_OC3_SetConfig+0xe0>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d003      	beq.n	800b4d6 <TIM_OC3_SetConfig+0x66>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	4a20      	ldr	r2, [pc, #128]	; (800b554 <TIM_OC3_SetConfig+0xe4>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d10d      	bne.n	800b4f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b4dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	021b      	lsls	r3, r3, #8
 800b4e4:	697a      	ldr	r2, [r7, #20]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b4f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	4a16      	ldr	r2, [pc, #88]	; (800b550 <TIM_OC3_SetConfig+0xe0>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d003      	beq.n	800b502 <TIM_OC3_SetConfig+0x92>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4a15      	ldr	r2, [pc, #84]	; (800b554 <TIM_OC3_SetConfig+0xe4>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d113      	bne.n	800b52a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	695b      	ldr	r3, [r3, #20]
 800b516:	011b      	lsls	r3, r3, #4
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	4313      	orrs	r3, r2
 800b51c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	699b      	ldr	r3, [r3, #24]
 800b522:	011b      	lsls	r3, r3, #4
 800b524:	693a      	ldr	r2, [r7, #16]
 800b526:	4313      	orrs	r3, r2
 800b528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	693a      	ldr	r2, [r7, #16]
 800b52e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	685a      	ldr	r2, [r3, #4]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	697a      	ldr	r2, [r7, #20]
 800b542:	621a      	str	r2, [r3, #32]
}
 800b544:	bf00      	nop
 800b546:	371c      	adds	r7, #28
 800b548:	46bd      	mov	sp, r7
 800b54a:	bc80      	pop	{r7}
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	40010000 	.word	0x40010000
 800b554:	40010400 	.word	0x40010400

0800b558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6a1b      	ldr	r3, [r3, #32]
 800b566:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6a1b      	ldr	r3, [r3, #32]
 800b572:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	69db      	ldr	r3, [r3, #28]
 800b57e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b58e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	021b      	lsls	r3, r3, #8
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	4313      	orrs	r3, r2
 800b59a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b59c:	693b      	ldr	r3, [r7, #16]
 800b59e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b5a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	031b      	lsls	r3, r3, #12
 800b5aa:	693a      	ldr	r2, [r7, #16]
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	4a11      	ldr	r2, [pc, #68]	; (800b5f8 <TIM_OC4_SetConfig+0xa0>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d003      	beq.n	800b5c0 <TIM_OC4_SetConfig+0x68>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	4a10      	ldr	r2, [pc, #64]	; (800b5fc <TIM_OC4_SetConfig+0xa4>)
 800b5bc:	4293      	cmp	r3, r2
 800b5be:	d109      	bne.n	800b5d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b5c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	695b      	ldr	r3, [r3, #20]
 800b5cc:	019b      	lsls	r3, r3, #6
 800b5ce:	697a      	ldr	r2, [r7, #20]
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	697a      	ldr	r2, [r7, #20]
 800b5d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	68fa      	ldr	r2, [r7, #12]
 800b5de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	685a      	ldr	r2, [r3, #4]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	693a      	ldr	r2, [r7, #16]
 800b5ec:	621a      	str	r2, [r3, #32]
}
 800b5ee:	bf00      	nop
 800b5f0:	371c      	adds	r7, #28
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bc80      	pop	{r7}
 800b5f6:	4770      	bx	lr
 800b5f8:	40010000 	.word	0x40010000
 800b5fc:	40010400 	.word	0x40010400

0800b600 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b600:	b480      	push	{r7}
 800b602:	b087      	sub	sp, #28
 800b604:	af00      	add	r7, sp, #0
 800b606:	60f8      	str	r0, [r7, #12]
 800b608:	60b9      	str	r1, [r7, #8]
 800b60a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	6a1b      	ldr	r3, [r3, #32]
 800b610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	6a1b      	ldr	r3, [r3, #32]
 800b616:	f023 0201 	bic.w	r2, r3, #1
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	699b      	ldr	r3, [r3, #24]
 800b622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b62a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	011b      	lsls	r3, r3, #4
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	4313      	orrs	r3, r2
 800b634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	f023 030a 	bic.w	r3, r3, #10
 800b63c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b63e:	697a      	ldr	r2, [r7, #20]
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	4313      	orrs	r3, r2
 800b644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	693a      	ldr	r2, [r7, #16]
 800b64a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	697a      	ldr	r2, [r7, #20]
 800b650:	621a      	str	r2, [r3, #32]
}
 800b652:	bf00      	nop
 800b654:	371c      	adds	r7, #28
 800b656:	46bd      	mov	sp, r7
 800b658:	bc80      	pop	{r7}
 800b65a:	4770      	bx	lr

0800b65c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b087      	sub	sp, #28
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	60b9      	str	r1, [r7, #8]
 800b666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	6a1b      	ldr	r3, [r3, #32]
 800b66c:	f023 0210 	bic.w	r2, r3, #16
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	699b      	ldr	r3, [r3, #24]
 800b678:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	6a1b      	ldr	r3, [r3, #32]
 800b67e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b686:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	031b      	lsls	r3, r3, #12
 800b68c:	697a      	ldr	r2, [r7, #20]
 800b68e:	4313      	orrs	r3, r2
 800b690:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b698:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	011b      	lsls	r3, r3, #4
 800b69e:	693a      	ldr	r2, [r7, #16]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	697a      	ldr	r2, [r7, #20]
 800b6a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	693a      	ldr	r2, [r7, #16]
 800b6ae:	621a      	str	r2, [r3, #32]
}
 800b6b0:	bf00      	nop
 800b6b2:	371c      	adds	r7, #28
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bc80      	pop	{r7}
 800b6b8:	4770      	bx	lr

0800b6ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b6ba:	b480      	push	{r7}
 800b6bc:	b085      	sub	sp, #20
 800b6be:	af00      	add	r7, sp, #0
 800b6c0:	6078      	str	r0, [r7, #4]
 800b6c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	689b      	ldr	r3, [r3, #8]
 800b6c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6d2:	683a      	ldr	r2, [r7, #0]
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	f043 0307 	orr.w	r3, r3, #7
 800b6dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	68fa      	ldr	r2, [r7, #12]
 800b6e2:	609a      	str	r2, [r3, #8]
}
 800b6e4:	bf00      	nop
 800b6e6:	3714      	adds	r7, #20
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bc80      	pop	{r7}
 800b6ec:	4770      	bx	lr

0800b6ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6ee:	b480      	push	{r7}
 800b6f0:	b087      	sub	sp, #28
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	60f8      	str	r0, [r7, #12]
 800b6f6:	60b9      	str	r1, [r7, #8]
 800b6f8:	607a      	str	r2, [r7, #4]
 800b6fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	689b      	ldr	r3, [r3, #8]
 800b700:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b708:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	021a      	lsls	r2, r3, #8
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	431a      	orrs	r2, r3
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	4313      	orrs	r3, r2
 800b716:	697a      	ldr	r2, [r7, #20]
 800b718:	4313      	orrs	r3, r2
 800b71a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	697a      	ldr	r2, [r7, #20]
 800b720:	609a      	str	r2, [r3, #8]
}
 800b722:	bf00      	nop
 800b724:	371c      	adds	r7, #28
 800b726:	46bd      	mov	sp, r7
 800b728:	bc80      	pop	{r7}
 800b72a:	4770      	bx	lr

0800b72c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b087      	sub	sp, #28
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	f003 031f 	and.w	r3, r3, #31
 800b73e:	2201      	movs	r2, #1
 800b740:	fa02 f303 	lsl.w	r3, r2, r3
 800b744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6a1a      	ldr	r2, [r3, #32]
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	43db      	mvns	r3, r3
 800b74e:	401a      	ands	r2, r3
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6a1a      	ldr	r2, [r3, #32]
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	f003 031f 	and.w	r3, r3, #31
 800b75e:	6879      	ldr	r1, [r7, #4]
 800b760:	fa01 f303 	lsl.w	r3, r1, r3
 800b764:	431a      	orrs	r2, r3
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	621a      	str	r2, [r3, #32]
}
 800b76a:	bf00      	nop
 800b76c:	371c      	adds	r7, #28
 800b76e:	46bd      	mov	sp, r7
 800b770:	bc80      	pop	{r7}
 800b772:	4770      	bx	lr

0800b774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b774:	b480      	push	{r7}
 800b776:	b085      	sub	sp, #20
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b784:	2b01      	cmp	r3, #1
 800b786:	d101      	bne.n	800b78c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b788:	2302      	movs	r3, #2
 800b78a:	e05a      	b.n	800b842 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2202      	movs	r2, #2
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	68fa      	ldr	r2, [r7, #12]
 800b7c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a20      	ldr	r2, [pc, #128]	; (800b84c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d022      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7d8:	d01d      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4a1c      	ldr	r2, [pc, #112]	; (800b850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d018      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a1a      	ldr	r2, [pc, #104]	; (800b854 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d013      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	4a19      	ldr	r2, [pc, #100]	; (800b858 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d00e      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a17      	ldr	r2, [pc, #92]	; (800b85c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d009      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	4a16      	ldr	r2, [pc, #88]	; (800b860 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d004      	beq.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a14      	ldr	r2, [pc, #80]	; (800b864 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d10c      	bne.n	800b830 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b81c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	68ba      	ldr	r2, [r7, #8]
 800b824:	4313      	orrs	r3, r2
 800b826:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	68ba      	ldr	r2, [r7, #8]
 800b82e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2201      	movs	r2, #1
 800b834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2200      	movs	r2, #0
 800b83c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b840:	2300      	movs	r3, #0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3714      	adds	r7, #20
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr
 800b84c:	40010000 	.word	0x40010000
 800b850:	40000400 	.word	0x40000400
 800b854:	40000800 	.word	0x40000800
 800b858:	40000c00 	.word	0x40000c00
 800b85c:	40010400 	.word	0x40010400
 800b860:	40014000 	.word	0x40014000
 800b864:	40001800 	.word	0x40001800

0800b868 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
 800b870:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b872:	2300      	movs	r3, #0
 800b874:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b87c:	2b01      	cmp	r3, #1
 800b87e:	d101      	bne.n	800b884 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b880:	2302      	movs	r3, #2
 800b882:	e03d      	b.n	800b900 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2201      	movs	r2, #1
 800b888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	68db      	ldr	r3, [r3, #12]
 800b896:	4313      	orrs	r3, r2
 800b898:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	685b      	ldr	r3, [r3, #4]
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	691b      	ldr	r3, [r3, #16]
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	695b      	ldr	r3, [r3, #20]
 800b8dc:	4313      	orrs	r3, r2
 800b8de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	69db      	ldr	r3, [r3, #28]
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	68fa      	ldr	r2, [r7, #12]
 800b8f4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b8fe:	2300      	movs	r3, #0
}
 800b900:	4618      	mov	r0, r3
 800b902:	3714      	adds	r7, #20
 800b904:	46bd      	mov	sp, r7
 800b906:	bc80      	pop	{r7}
 800b908:	4770      	bx	lr

0800b90a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b90a:	b480      	push	{r7}
 800b90c:	b083      	sub	sp, #12
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b912:	bf00      	nop
 800b914:	370c      	adds	r7, #12
 800b916:	46bd      	mov	sp, r7
 800b918:	bc80      	pop	{r7}
 800b91a:	4770      	bx	lr

0800b91c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b083      	sub	sp, #12
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b924:	bf00      	nop
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	bc80      	pop	{r7}
 800b92c:	4770      	bx	lr

0800b92e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b92e:	b084      	sub	sp, #16
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	f107 001c 	add.w	r0, r7, #28
 800b93c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b942:	2b01      	cmp	r3, #1
 800b944:	d122      	bne.n	800b98c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b94a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b95a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b96e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b970:	2b01      	cmp	r3, #1
 800b972:	d105      	bne.n	800b980 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f000 f98f 	bl	800bca4 <USB_CoreReset>
 800b986:	4603      	mov	r3, r0
 800b988:	73fb      	strb	r3, [r7, #15]
 800b98a:	e010      	b.n	800b9ae <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	68db      	ldr	r3, [r3, #12]
 800b990:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f983 	bl	800bca4 <USB_CoreReset>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800b9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b0:	2b01      	cmp	r3, #1
 800b9b2:	d10b      	bne.n	800b9cc <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	f043 0206 	orr.w	r2, r3, #6
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	689b      	ldr	r3, [r3, #8]
 800b9c4:	f043 0220 	orr.w	r2, r3, #32
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b9cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3710      	adds	r7, #16
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b9d8:	b004      	add	sp, #16
 800b9da:	4770      	bx	lr

0800b9dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	689b      	ldr	r3, [r3, #8]
 800b9e8:	f043 0201 	orr.w	r2, r3, #1
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b9f0:	2300      	movs	r3, #0
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	370c      	adds	r7, #12
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bc80      	pop	{r7}
 800b9fa:	4770      	bx	lr

0800b9fc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	689b      	ldr	r3, [r3, #8]
 800ba08:	f023 0201 	bic.w	r2, r3, #1
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	370c      	adds	r7, #12
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bc80      	pop	{r7}
 800ba1a:	4770      	bx	lr

0800ba1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b084      	sub	sp, #16
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	460b      	mov	r3, r1
 800ba26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ba38:	78fb      	ldrb	r3, [r7, #3]
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d115      	bne.n	800ba6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ba4a:	2001      	movs	r0, #1
 800ba4c:	f7fa fc2a 	bl	80062a4 <HAL_Delay>
      ms++;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	3301      	adds	r3, #1
 800ba54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f000 f916 	bl	800bc88 <USB_GetMode>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	2b01      	cmp	r3, #1
 800ba60:	d01e      	beq.n	800baa0 <USB_SetCurrentMode+0x84>
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2b31      	cmp	r3, #49	; 0x31
 800ba66:	d9f0      	bls.n	800ba4a <USB_SetCurrentMode+0x2e>
 800ba68:	e01a      	b.n	800baa0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ba6a:	78fb      	ldrb	r3, [r7, #3]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d115      	bne.n	800ba9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	68db      	ldr	r3, [r3, #12]
 800ba74:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ba7c:	2001      	movs	r0, #1
 800ba7e:	f7fa fc11 	bl	80062a4 <HAL_Delay>
      ms++;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	3301      	adds	r3, #1
 800ba86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 f8fd 	bl	800bc88 <USB_GetMode>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d005      	beq.n	800baa0 <USB_SetCurrentMode+0x84>
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2b31      	cmp	r3, #49	; 0x31
 800ba98:	d9f0      	bls.n	800ba7c <USB_SetCurrentMode+0x60>
 800ba9a:	e001      	b.n	800baa0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e005      	b.n	800baac <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	2b32      	cmp	r3, #50	; 0x32
 800baa4:	d101      	bne.n	800baaa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e000      	b.n	800baac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800babe:	2300      	movs	r3, #0
 800bac0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	019b      	lsls	r3, r3, #6
 800bac6:	f043 0220 	orr.w	r2, r3, #32
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	3301      	adds	r3, #1
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	4a08      	ldr	r2, [pc, #32]	; (800baf8 <USB_FlushTxFifo+0x44>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	d901      	bls.n	800bae0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800badc:	2303      	movs	r3, #3
 800bade:	e006      	b.n	800baee <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	691b      	ldr	r3, [r3, #16]
 800bae4:	f003 0320 	and.w	r3, r3, #32
 800bae8:	2b20      	cmp	r3, #32
 800baea:	d0f0      	beq.n	800bace <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800baec:	2300      	movs	r3, #0
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3714      	adds	r7, #20
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bc80      	pop	{r7}
 800baf6:	4770      	bx	lr
 800baf8:	00030d40 	.word	0x00030d40

0800bafc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bafc:	b480      	push	{r7}
 800bafe:	b085      	sub	sp, #20
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800bb04:	2300      	movs	r3, #0
 800bb06:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2210      	movs	r2, #16
 800bb0c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3301      	adds	r3, #1
 800bb12:	60fb      	str	r3, [r7, #12]
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	4a08      	ldr	r2, [pc, #32]	; (800bb38 <USB_FlushRxFifo+0x3c>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d901      	bls.n	800bb20 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800bb1c:	2303      	movs	r3, #3
 800bb1e:	e006      	b.n	800bb2e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	691b      	ldr	r3, [r3, #16]
 800bb24:	f003 0310 	and.w	r3, r3, #16
 800bb28:	2b10      	cmp	r3, #16
 800bb2a:	d0f0      	beq.n	800bb0e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bb2c:	2300      	movs	r3, #0
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3714      	adds	r7, #20
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bc80      	pop	{r7}
 800bb36:	4770      	bx	lr
 800bb38:	00030d40 	.word	0x00030d40

0800bb3c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b089      	sub	sp, #36	; 0x24
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	60b9      	str	r1, [r7, #8]
 800bb46:	4611      	mov	r1, r2
 800bb48:	461a      	mov	r2, r3
 800bb4a:	460b      	mov	r3, r1
 800bb4c:	71fb      	strb	r3, [r7, #7]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d123      	bne.n	800bbaa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb62:	88bb      	ldrh	r3, [r7, #4]
 800bb64:	3303      	adds	r3, #3
 800bb66:	089b      	lsrs	r3, r3, #2
 800bb68:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	61bb      	str	r3, [r7, #24]
 800bb6e:	e018      	b.n	800bba2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb70:	79fb      	ldrb	r3, [r7, #7]
 800bb72:	031a      	lsls	r2, r3, #12
 800bb74:	697b      	ldr	r3, [r7, #20]
 800bb76:	4413      	add	r3, r2
 800bb78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	3301      	adds	r3, #1
 800bb88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb90:	69fb      	ldr	r3, [r7, #28]
 800bb92:	3301      	adds	r3, #1
 800bb94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb96:	69fb      	ldr	r3, [r7, #28]
 800bb98:	3301      	adds	r3, #1
 800bb9a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb9c:	69bb      	ldr	r3, [r7, #24]
 800bb9e:	3301      	adds	r3, #1
 800bba0:	61bb      	str	r3, [r7, #24]
 800bba2:	69ba      	ldr	r2, [r7, #24]
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d3e2      	bcc.n	800bb70 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bbaa:	2300      	movs	r3, #0
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3724      	adds	r7, #36	; 0x24
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bc80      	pop	{r7}
 800bbb4:	4770      	bx	lr

0800bbb6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bbb6:	b480      	push	{r7}
 800bbb8:	b08b      	sub	sp, #44	; 0x2c
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	60f8      	str	r0, [r7, #12]
 800bbbe:	60b9      	str	r1, [r7, #8]
 800bbc0:	4613      	mov	r3, r2
 800bbc2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bbcc:	88fb      	ldrh	r3, [r7, #6]
 800bbce:	089b      	lsrs	r3, r3, #2
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bbd4:	88fb      	ldrh	r3, [r7, #6]
 800bbd6:	f003 0303 	and.w	r3, r3, #3
 800bbda:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bbdc:	2300      	movs	r3, #0
 800bbde:	623b      	str	r3, [r7, #32]
 800bbe0:	e014      	b.n	800bc0c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbec:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bc00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc02:	3301      	adds	r3, #1
 800bc04:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800bc06:	6a3b      	ldr	r3, [r7, #32]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	623b      	str	r3, [r7, #32]
 800bc0c:	6a3a      	ldr	r2, [r7, #32]
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d3e6      	bcc.n	800bbe2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bc14:	8bfb      	ldrh	r3, [r7, #30]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d01e      	beq.n	800bc58 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bc1e:	69bb      	ldr	r3, [r7, #24]
 800bc20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc24:	461a      	mov	r2, r3
 800bc26:	f107 0310 	add.w	r3, r7, #16
 800bc2a:	6812      	ldr	r2, [r2, #0]
 800bc2c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bc2e:	693a      	ldr	r2, [r7, #16]
 800bc30:	6a3b      	ldr	r3, [r7, #32]
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	00db      	lsls	r3, r3, #3
 800bc36:	fa22 f303 	lsr.w	r3, r2, r3
 800bc3a:	b2da      	uxtb	r2, r3
 800bc3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc3e:	701a      	strb	r2, [r3, #0]
      i++;
 800bc40:	6a3b      	ldr	r3, [r7, #32]
 800bc42:	3301      	adds	r3, #1
 800bc44:	623b      	str	r3, [r7, #32]
      pDest++;
 800bc46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc48:	3301      	adds	r3, #1
 800bc4a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800bc4c:	8bfb      	ldrh	r3, [r7, #30]
 800bc4e:	3b01      	subs	r3, #1
 800bc50:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc52:	8bfb      	ldrh	r3, [r7, #30]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1ea      	bne.n	800bc2e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	372c      	adds	r7, #44	; 0x2c
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bc80      	pop	{r7}
 800bc62:	4770      	bx	lr

0800bc64 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b085      	sub	sp, #20
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	695b      	ldr	r3, [r3, #20]
 800bc70:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	699b      	ldr	r3, [r3, #24]
 800bc76:	68fa      	ldr	r2, [r7, #12]
 800bc78:	4013      	ands	r3, r2
 800bc7a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3714      	adds	r7, #20
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bc80      	pop	{r7}
 800bc86:	4770      	bx	lr

0800bc88 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	695b      	ldr	r3, [r3, #20]
 800bc94:	f003 0301 	and.w	r3, r3, #1
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	370c      	adds	r7, #12
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bc80      	pop	{r7}
 800bca0:	4770      	bx	lr
	...

0800bca4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b085      	sub	sp, #20
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800bcac:	2300      	movs	r3, #0
 800bcae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	60fb      	str	r3, [r7, #12]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	4a12      	ldr	r2, [pc, #72]	; (800bd04 <USB_CoreReset+0x60>)
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	d901      	bls.n	800bcc2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bcbe:	2303      	movs	r3, #3
 800bcc0:	e01b      	b.n	800bcfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	691b      	ldr	r3, [r3, #16]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	daf2      	bge.n	800bcb0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bcca:	2300      	movs	r3, #0
 800bccc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	691b      	ldr	r3, [r3, #16]
 800bcd2:	f043 0201 	orr.w	r2, r3, #1
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	3301      	adds	r3, #1
 800bcde:	60fb      	str	r3, [r7, #12]
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	4a08      	ldr	r2, [pc, #32]	; (800bd04 <USB_CoreReset+0x60>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d901      	bls.n	800bcec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bce8:	2303      	movs	r3, #3
 800bcea:	e006      	b.n	800bcfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	691b      	ldr	r3, [r3, #16]
 800bcf0:	f003 0301 	and.w	r3, r3, #1
 800bcf4:	2b01      	cmp	r3, #1
 800bcf6:	d0f0      	beq.n	800bcda <USB_CoreReset+0x36>

  return HAL_OK;
 800bcf8:	2300      	movs	r3, #0
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3714      	adds	r7, #20
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bc80      	pop	{r7}
 800bd02:	4770      	bx	lr
 800bd04:	00030d40 	.word	0x00030d40

0800bd08 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bd08:	b084      	sub	sp, #16
 800bd0a:	b580      	push	{r7, lr}
 800bd0c:	b084      	sub	sp, #16
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	6078      	str	r0, [r7, #4]
 800bd12:	f107 001c 	add.w	r0, r7, #28
 800bd16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bd24:	461a      	mov	r2, r3
 800bd26:	2300      	movs	r3, #0
 800bd28:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd2e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBUSASEN);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd3a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBUSBSEN);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd46:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	639a      	str	r2, [r3, #56]	; 0x38

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d018      	beq.n	800bd8c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800bd5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d10a      	bne.n	800bd76 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	68ba      	ldr	r2, [r7, #8]
 800bd6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd6e:	f043 0304 	orr.w	r3, r3, #4
 800bd72:	6013      	str	r3, [r2, #0]
 800bd74:	e014      	b.n	800bda0 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	68ba      	ldr	r2, [r7, #8]
 800bd80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd84:	f023 0304 	bic.w	r3, r3, #4
 800bd88:	6013      	str	r3, [r2, #0]
 800bd8a:	e009      	b.n	800bda0 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	68ba      	ldr	r2, [r7, #8]
 800bd96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd9a:	f023 0304 	bic.w	r3, r3, #4
 800bd9e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800bda0:	2110      	movs	r1, #16
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f7ff fe86 	bl	800bab4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f7ff fea7 	bl	800bafc <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800bdae:	2300      	movs	r3, #0
 800bdb0:	60fb      	str	r3, [r7, #12]
 800bdb2:	e015      	b.n	800bde0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	015a      	lsls	r2, r3, #5
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	4413      	add	r3, r2
 800bdbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bdc0:	461a      	mov	r2, r3
 800bdc2:	f04f 33ff 	mov.w	r3, #4294967295
 800bdc6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	015a      	lsls	r2, r3, #5
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	4413      	add	r3, r2
 800bdd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	3301      	adds	r3, #1
 800bdde:	60fb      	str	r3, [r7, #12]
 800bde0:	6a3b      	ldr	r3, [r7, #32]
 800bde2:	68fa      	ldr	r2, [r7, #12]
 800bde4:	429a      	cmp	r2, r3
 800bde6:	d3e5      	bcc.n	800bdb4 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2200      	movs	r2, #0
 800bdec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f04f 32ff 	mov.w	r2, #4294967295
 800bdf4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d00b      	beq.n	800be1a <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be08:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	4a13      	ldr	r2, [pc, #76]	; (800be5c <USB_HostInit+0x154>)
 800be0e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	4a13      	ldr	r2, [pc, #76]	; (800be60 <USB_HostInit+0x158>)
 800be14:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800be18:	e009      	b.n	800be2e <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2280      	movs	r2, #128	; 0x80
 800be1e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	4a10      	ldr	r2, [pc, #64]	; (800be64 <USB_HostInit+0x15c>)
 800be24:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	4a0f      	ldr	r2, [pc, #60]	; (800be68 <USB_HostInit+0x160>)
 800be2a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800be2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be30:	2b00      	cmp	r3, #0
 800be32:	d105      	bne.n	800be40 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	699b      	ldr	r3, [r3, #24]
 800be38:	f043 0210 	orr.w	r2, r3, #16
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	699a      	ldr	r2, [r3, #24]
 800be44:	4b09      	ldr	r3, [pc, #36]	; (800be6c <USB_HostInit+0x164>)
 800be46:	4313      	orrs	r3, r2
 800be48:	687a      	ldr	r2, [r7, #4]
 800be4a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800be4c:	2300      	movs	r3, #0
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3710      	adds	r7, #16
 800be52:	46bd      	mov	sp, r7
 800be54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800be58:	b004      	add	sp, #16
 800be5a:	4770      	bx	lr
 800be5c:	01000200 	.word	0x01000200
 800be60:	00e00300 	.word	0x00e00300
 800be64:	00600080 	.word	0x00600080
 800be68:	004000e0 	.word	0x004000e0
 800be6c:	a3200008 	.word	0xa3200008

0800be70 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800be70:	b480      	push	{r7}
 800be72:	b085      	sub	sp, #20
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	460b      	mov	r3, r1
 800be7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800be8e:	f023 0303 	bic.w	r3, r3, #3
 800be92:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	78fb      	ldrb	r3, [r7, #3]
 800be9e:	f003 0303 	and.w	r3, r3, #3
 800bea2:	68f9      	ldr	r1, [r7, #12]
 800bea4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800bea8:	4313      	orrs	r3, r2
 800beaa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800beac:	78fb      	ldrb	r3, [r7, #3]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d107      	bne.n	800bec2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800beb8:	461a      	mov	r2, r3
 800beba:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800bebe:	6053      	str	r3, [r2, #4]
 800bec0:	e009      	b.n	800bed6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800bec2:	78fb      	ldrb	r3, [r7, #3]
 800bec4:	2b02      	cmp	r3, #2
 800bec6:	d106      	bne.n	800bed6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bece:	461a      	mov	r2, r3
 800bed0:	f241 7370 	movw	r3, #6000	; 0x1770
 800bed4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	bc80      	pop	{r7}
 800bee0:	4770      	bx	lr

0800bee2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b084      	sub	sp, #16
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800beee:	2300      	movs	r3, #0
 800bef0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800bf02:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	68fa      	ldr	r2, [r7, #12]
 800bf08:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800bf0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf10:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800bf12:	2064      	movs	r0, #100	; 0x64
 800bf14:	f7fa f9c6 	bl	80062a4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	68fa      	ldr	r2, [r7, #12]
 800bf1c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800bf20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bf24:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800bf26:	200a      	movs	r0, #10
 800bf28:	f7fa f9bc 	bl	80062a4 <HAL_Delay>

  return HAL_OK;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800bf36:	b480      	push	{r7}
 800bf38:	b085      	sub	sp, #20
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
 800bf3e:	460b      	mov	r3, r1
 800bf40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800bf46:	2300      	movs	r3, #0
 800bf48:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800bf5a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d109      	bne.n	800bf7a <USB_DriveVbus+0x44>
 800bf66:	78fb      	ldrb	r3, [r7, #3]
 800bf68:	2b01      	cmp	r3, #1
 800bf6a:	d106      	bne.n	800bf7a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	68fa      	ldr	r2, [r7, #12]
 800bf70:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800bf74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bf78:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bf80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf84:	d109      	bne.n	800bf9a <USB_DriveVbus+0x64>
 800bf86:	78fb      	ldrb	r3, [r7, #3]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d106      	bne.n	800bf9a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	68fa      	ldr	r2, [r7, #12]
 800bf90:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800bf94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf98:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3714      	adds	r7, #20
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bc80      	pop	{r7}
 800bfa4:	4770      	bx	lr

0800bfa6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bfa6:	b480      	push	{r7}
 800bfa8:	b085      	sub	sp, #20
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	0c5b      	lsrs	r3, r3, #17
 800bfc4:	f003 0303 	and.w	r3, r3, #3
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	3714      	adds	r7, #20
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bc80      	pop	{r7}
 800bfd0:	4770      	bx	lr

0800bfd2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800bfd2:	b480      	push	{r7}
 800bfd4:	b085      	sub	sp, #20
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bfe4:	689b      	ldr	r3, [r3, #8]
 800bfe6:	b29b      	uxth	r3, r3
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3714      	adds	r7, #20
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bc80      	pop	{r7}
 800bff0:	4770      	bx	lr
	...

0800bff4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b088      	sub	sp, #32
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	4608      	mov	r0, r1
 800bffe:	4611      	mov	r1, r2
 800c000:	461a      	mov	r2, r3
 800c002:	4603      	mov	r3, r0
 800c004:	70fb      	strb	r3, [r7, #3]
 800c006:	460b      	mov	r3, r1
 800c008:	70bb      	strb	r3, [r7, #2]
 800c00a:	4613      	mov	r3, r2
 800c00c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800c016:	78fb      	ldrb	r3, [r7, #3]
 800c018:	015a      	lsls	r2, r3, #5
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	4413      	add	r3, r2
 800c01e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c022:	461a      	mov	r2, r3
 800c024:	f04f 33ff 	mov.w	r3, #4294967295
 800c028:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c02a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c02e:	2b03      	cmp	r3, #3
 800c030:	d87e      	bhi.n	800c130 <USB_HC_Init+0x13c>
 800c032:	a201      	add	r2, pc, #4	; (adr r2, 800c038 <USB_HC_Init+0x44>)
 800c034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c038:	0800c049 	.word	0x0800c049
 800c03c:	0800c0f3 	.word	0x0800c0f3
 800c040:	0800c049 	.word	0x0800c049
 800c044:	0800c0b5 	.word	0x0800c0b5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c048:	78fb      	ldrb	r3, [r7, #3]
 800c04a:	015a      	lsls	r2, r3, #5
 800c04c:	693b      	ldr	r3, [r7, #16]
 800c04e:	4413      	add	r3, r2
 800c050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c054:	461a      	mov	r2, r3
 800c056:	f240 439d 	movw	r3, #1181	; 0x49d
 800c05a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c05c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c060:	2b00      	cmp	r3, #0
 800c062:	da10      	bge.n	800c086 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c064:	78fb      	ldrb	r3, [r7, #3]
 800c066:	015a      	lsls	r2, r3, #5
 800c068:	693b      	ldr	r3, [r7, #16]
 800c06a:	4413      	add	r3, r2
 800c06c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c070:	68db      	ldr	r3, [r3, #12]
 800c072:	78fa      	ldrb	r2, [r7, #3]
 800c074:	0151      	lsls	r1, r2, #5
 800c076:	693a      	ldr	r2, [r7, #16]
 800c078:	440a      	add	r2, r1
 800c07a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c07e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c082:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800c084:	e057      	b.n	800c136 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d051      	beq.n	800c136 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800c092:	78fb      	ldrb	r3, [r7, #3]
 800c094:	015a      	lsls	r2, r3, #5
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	4413      	add	r3, r2
 800c09a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c09e:	68db      	ldr	r3, [r3, #12]
 800c0a0:	78fa      	ldrb	r2, [r7, #3]
 800c0a2:	0151      	lsls	r1, r2, #5
 800c0a4:	693a      	ldr	r2, [r7, #16]
 800c0a6:	440a      	add	r2, r1
 800c0a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c0ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c0b0:	60d3      	str	r3, [r2, #12]
      break;
 800c0b2:	e040      	b.n	800c136 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c0b4:	78fb      	ldrb	r3, [r7, #3]
 800c0b6:	015a      	lsls	r2, r3, #5
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	4413      	add	r3, r2
 800c0bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	f240 639d 	movw	r3, #1693	; 0x69d
 800c0c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c0c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	da34      	bge.n	800c13a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c0d0:	78fb      	ldrb	r3, [r7, #3]
 800c0d2:	015a      	lsls	r2, r3, #5
 800c0d4:	693b      	ldr	r3, [r7, #16]
 800c0d6:	4413      	add	r3, r2
 800c0d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0dc:	68db      	ldr	r3, [r3, #12]
 800c0de:	78fa      	ldrb	r2, [r7, #3]
 800c0e0:	0151      	lsls	r1, r2, #5
 800c0e2:	693a      	ldr	r2, [r7, #16]
 800c0e4:	440a      	add	r2, r1
 800c0e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c0ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c0ee:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c0f0:	e023      	b.n	800c13a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c0f2:	78fb      	ldrb	r3, [r7, #3]
 800c0f4:	015a      	lsls	r2, r3, #5
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	4413      	add	r3, r2
 800c0fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0fe:	461a      	mov	r2, r3
 800c100:	f240 2325 	movw	r3, #549	; 0x225
 800c104:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c106:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	da17      	bge.n	800c13e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c10e:	78fb      	ldrb	r3, [r7, #3]
 800c110:	015a      	lsls	r2, r3, #5
 800c112:	693b      	ldr	r3, [r7, #16]
 800c114:	4413      	add	r3, r2
 800c116:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c11a:	68db      	ldr	r3, [r3, #12]
 800c11c:	78fa      	ldrb	r2, [r7, #3]
 800c11e:	0151      	lsls	r1, r2, #5
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	440a      	add	r2, r1
 800c124:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c128:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800c12c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c12e:	e006      	b.n	800c13e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800c130:	2301      	movs	r3, #1
 800c132:	77fb      	strb	r3, [r7, #31]
      break;
 800c134:	e004      	b.n	800c140 <USB_HC_Init+0x14c>
      break;
 800c136:	bf00      	nop
 800c138:	e002      	b.n	800c140 <USB_HC_Init+0x14c>
      break;
 800c13a:	bf00      	nop
 800c13c:	e000      	b.n	800c140 <USB_HC_Init+0x14c>
      break;
 800c13e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c146:	699a      	ldr	r2, [r3, #24]
 800c148:	78fb      	ldrb	r3, [r7, #3]
 800c14a:	f003 030f 	and.w	r3, r3, #15
 800c14e:	2101      	movs	r1, #1
 800c150:	fa01 f303 	lsl.w	r3, r1, r3
 800c154:	6939      	ldr	r1, [r7, #16]
 800c156:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c15a:	4313      	orrs	r3, r2
 800c15c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	699b      	ldr	r3, [r3, #24]
 800c162:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c16a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	da03      	bge.n	800c17a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c172:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c176:	61bb      	str	r3, [r7, #24]
 800c178:	e001      	b.n	800c17e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800c17a:	2300      	movs	r3, #0
 800c17c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f7ff ff11 	bl	800bfa6 <USB_GetHostSpeed>
 800c184:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800c186:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c18a:	2b02      	cmp	r3, #2
 800c18c:	d106      	bne.n	800c19c <USB_HC_Init+0x1a8>
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2b02      	cmp	r3, #2
 800c192:	d003      	beq.n	800c19c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800c194:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c198:	617b      	str	r3, [r7, #20]
 800c19a:	e001      	b.n	800c1a0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800c19c:	2300      	movs	r3, #0
 800c19e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c1a0:	787b      	ldrb	r3, [r7, #1]
 800c1a2:	059b      	lsls	r3, r3, #22
 800c1a4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c1a8:	78bb      	ldrb	r3, [r7, #2]
 800c1aa:	02db      	lsls	r3, r3, #11
 800c1ac:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c1b0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c1b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c1b6:	049b      	lsls	r3, r3, #18
 800c1b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c1bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c1be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800c1c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c1c4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c1c6:	69bb      	ldr	r3, [r7, #24]
 800c1c8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c1ca:	78fb      	ldrb	r3, [r7, #3]
 800c1cc:	0159      	lsls	r1, r3, #5
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	440b      	add	r3, r1
 800c1d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1d6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c1dc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800c1de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c1e2:	2b03      	cmp	r3, #3
 800c1e4:	d10f      	bne.n	800c206 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800c1e6:	78fb      	ldrb	r3, [r7, #3]
 800c1e8:	015a      	lsls	r2, r3, #5
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	78fa      	ldrb	r2, [r7, #3]
 800c1f6:	0151      	lsls	r1, r2, #5
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	440a      	add	r2, r1
 800c1fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c200:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c204:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800c206:	7ffb      	ldrb	r3, [r7, #31]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3720      	adds	r7, #32
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b08c      	sub	sp, #48	; 0x30
 800c214:	af02      	add	r7, sp, #8
 800c216:	60f8      	str	r0, [r7, #12]
 800c218:	60b9      	str	r1, [r7, #8]
 800c21a:	4613      	mov	r3, r2
 800c21c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	785b      	ldrb	r3, [r3, #1]
 800c226:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800c228:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c22c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c236:	2b00      	cmp	r3, #0
 800c238:	d02d      	beq.n	800c296 <USB_HC_StartXfer+0x86>
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	791b      	ldrb	r3, [r3, #4]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d129      	bne.n	800c296 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800c242:	79fb      	ldrb	r3, [r7, #7]
 800c244:	2b01      	cmp	r3, #1
 800c246:	d117      	bne.n	800c278 <USB_HC_StartXfer+0x68>
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	79db      	ldrb	r3, [r3, #7]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d003      	beq.n	800c258 <USB_HC_StartXfer+0x48>
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	79db      	ldrb	r3, [r3, #7]
 800c254:	2b02      	cmp	r3, #2
 800c256:	d10f      	bne.n	800c278 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800c258:	69fb      	ldr	r3, [r7, #28]
 800c25a:	015a      	lsls	r2, r3, #5
 800c25c:	6a3b      	ldr	r3, [r7, #32]
 800c25e:	4413      	add	r3, r2
 800c260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c264:	68db      	ldr	r3, [r3, #12]
 800c266:	69fa      	ldr	r2, [r7, #28]
 800c268:	0151      	lsls	r1, r2, #5
 800c26a:	6a3a      	ldr	r2, [r7, #32]
 800c26c:	440a      	add	r2, r1
 800c26e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c276:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800c278:	79fb      	ldrb	r3, [r7, #7]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10b      	bne.n	800c296 <USB_HC_StartXfer+0x86>
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	795b      	ldrb	r3, [r3, #5]
 800c282:	2b01      	cmp	r3, #1
 800c284:	d107      	bne.n	800c296 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	785b      	ldrb	r3, [r3, #1]
 800c28a:	4619      	mov	r1, r3
 800c28c:	68f8      	ldr	r0, [r7, #12]
 800c28e:	f000 fa2d 	bl	800c6ec <USB_DoPing>
      return HAL_OK;
 800c292:	2300      	movs	r3, #0
 800c294:	e0f8      	b.n	800c488 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	695b      	ldr	r3, [r3, #20]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d018      	beq.n	800c2d0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	695b      	ldr	r3, [r3, #20]
 800c2a2:	68ba      	ldr	r2, [r7, #8]
 800c2a4:	8912      	ldrh	r2, [r2, #8]
 800c2a6:	4413      	add	r3, r2
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	68ba      	ldr	r2, [r7, #8]
 800c2ac:	8912      	ldrh	r2, [r2, #8]
 800c2ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2b2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800c2b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800c2b6:	8b7b      	ldrh	r3, [r7, #26]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d90b      	bls.n	800c2d4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800c2bc:	8b7b      	ldrh	r3, [r7, #26]
 800c2be:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c2c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c2c2:	68ba      	ldr	r2, [r7, #8]
 800c2c4:	8912      	ldrh	r2, [r2, #8]
 800c2c6:	fb02 f203 	mul.w	r2, r2, r3
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	611a      	str	r2, [r3, #16]
 800c2ce:	e001      	b.n	800c2d4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	78db      	ldrb	r3, [r3, #3]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d007      	beq.n	800c2ec <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c2dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c2de:	68ba      	ldr	r2, [r7, #8]
 800c2e0:	8912      	ldrh	r2, [r2, #8]
 800c2e2:	fb02 f203 	mul.w	r2, r2, r3
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	611a      	str	r2, [r3, #16]
 800c2ea:	e003      	b.n	800c2f4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	695a      	ldr	r2, [r3, #20]
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	691b      	ldr	r3, [r3, #16]
 800c2f8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c2fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c2fe:	04d9      	lsls	r1, r3, #19
 800c300:	4b63      	ldr	r3, [pc, #396]	; (800c490 <USB_HC_StartXfer+0x280>)
 800c302:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c304:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	7a9b      	ldrb	r3, [r3, #10]
 800c30a:	075b      	lsls	r3, r3, #29
 800c30c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c310:	69f9      	ldr	r1, [r7, #28]
 800c312:	0148      	lsls	r0, r1, #5
 800c314:	6a39      	ldr	r1, [r7, #32]
 800c316:	4401      	add	r1, r0
 800c318:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c31c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c31e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800c320:	79fb      	ldrb	r3, [r7, #7]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d009      	beq.n	800c33a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	68d9      	ldr	r1, [r3, #12]
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	015a      	lsls	r2, r3, #5
 800c32e:	6a3b      	ldr	r3, [r7, #32]
 800c330:	4413      	add	r3, r2
 800c332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c336:	460a      	mov	r2, r1
 800c338:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800c33a:	6a3b      	ldr	r3, [r7, #32]
 800c33c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	f003 0301 	and.w	r3, r3, #1
 800c346:	2b00      	cmp	r3, #0
 800c348:	bf0c      	ite	eq
 800c34a:	2301      	moveq	r3, #1
 800c34c:	2300      	movne	r3, #0
 800c34e:	b2db      	uxtb	r3, r3
 800c350:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	015a      	lsls	r2, r3, #5
 800c356:	6a3b      	ldr	r3, [r7, #32]
 800c358:	4413      	add	r3, r2
 800c35a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	69fa      	ldr	r2, [r7, #28]
 800c362:	0151      	lsls	r1, r2, #5
 800c364:	6a3a      	ldr	r2, [r7, #32]
 800c366:	440a      	add	r2, r1
 800c368:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c36c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c370:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800c372:	69fb      	ldr	r3, [r7, #28]
 800c374:	015a      	lsls	r2, r3, #5
 800c376:	6a3b      	ldr	r3, [r7, #32]
 800c378:	4413      	add	r3, r2
 800c37a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c37e:	681a      	ldr	r2, [r3, #0]
 800c380:	7e7b      	ldrb	r3, [r7, #25]
 800c382:	075b      	lsls	r3, r3, #29
 800c384:	69f9      	ldr	r1, [r7, #28]
 800c386:	0148      	lsls	r0, r1, #5
 800c388:	6a39      	ldr	r1, [r7, #32]
 800c38a:	4401      	add	r1, r0
 800c38c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800c390:	4313      	orrs	r3, r2
 800c392:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	015a      	lsls	r2, r3, #5
 800c398:	6a3b      	ldr	r3, [r7, #32]
 800c39a:	4413      	add	r3, r2
 800c39c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c3aa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	78db      	ldrb	r3, [r3, #3]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d004      	beq.n	800c3be <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c3ba:	613b      	str	r3, [r7, #16]
 800c3bc:	e003      	b.n	800c3c6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c3c4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c3cc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	015a      	lsls	r2, r3, #5
 800c3d2:	6a3b      	ldr	r3, [r7, #32]
 800c3d4:	4413      	add	r3, r2
 800c3d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c3da:	461a      	mov	r2, r3
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800c3e0:	79fb      	ldrb	r3, [r7, #7]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d001      	beq.n	800c3ea <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	e04e      	b.n	800c488 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	78db      	ldrb	r3, [r3, #3]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d149      	bne.n	800c486 <USB_HC_StartXfer+0x276>
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	695b      	ldr	r3, [r3, #20]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d045      	beq.n	800c486 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	79db      	ldrb	r3, [r3, #7]
 800c3fe:	2b03      	cmp	r3, #3
 800c400:	d830      	bhi.n	800c464 <USB_HC_StartXfer+0x254>
 800c402:	a201      	add	r2, pc, #4	; (adr r2, 800c408 <USB_HC_StartXfer+0x1f8>)
 800c404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c408:	0800c419 	.word	0x0800c419
 800c40c:	0800c43d 	.word	0x0800c43d
 800c410:	0800c419 	.word	0x0800c419
 800c414:	0800c43d 	.word	0x0800c43d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	695b      	ldr	r3, [r3, #20]
 800c41c:	3303      	adds	r3, #3
 800c41e:	089b      	lsrs	r3, r3, #2
 800c420:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800c422:	8afa      	ldrh	r2, [r7, #22]
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c428:	b29b      	uxth	r3, r3
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d91c      	bls.n	800c468 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	699b      	ldr	r3, [r3, #24]
 800c432:	f043 0220 	orr.w	r2, r3, #32
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	619a      	str	r2, [r3, #24]
        }
        break;
 800c43a:	e015      	b.n	800c468 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	695b      	ldr	r3, [r3, #20]
 800c440:	3303      	adds	r3, #3
 800c442:	089b      	lsrs	r3, r3, #2
 800c444:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800c446:	8afa      	ldrh	r2, [r7, #22]
 800c448:	6a3b      	ldr	r3, [r7, #32]
 800c44a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c44e:	691b      	ldr	r3, [r3, #16]
 800c450:	b29b      	uxth	r3, r3
 800c452:	429a      	cmp	r2, r3
 800c454:	d90a      	bls.n	800c46c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	699b      	ldr	r3, [r3, #24]
 800c45a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	619a      	str	r2, [r3, #24]
        }
        break;
 800c462:	e003      	b.n	800c46c <USB_HC_StartXfer+0x25c>

      default:
        break;
 800c464:	bf00      	nop
 800c466:	e002      	b.n	800c46e <USB_HC_StartXfer+0x25e>
        break;
 800c468:	bf00      	nop
 800c46a:	e000      	b.n	800c46e <USB_HC_StartXfer+0x25e>
        break;
 800c46c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	68d9      	ldr	r1, [r3, #12]
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	785a      	ldrb	r2, [r3, #1]
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	695b      	ldr	r3, [r3, #20]
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	2000      	movs	r0, #0
 800c47e:	9000      	str	r0, [sp, #0]
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f7ff fb5b 	bl	800bb3c <USB_WritePacket>
  }

  return HAL_OK;
 800c486:	2300      	movs	r3, #0
}
 800c488:	4618      	mov	r0, r3
 800c48a:	3728      	adds	r7, #40	; 0x28
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}
 800c490:	1ff80000 	.word	0x1ff80000

0800c494 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c4a6:	695b      	ldr	r3, [r3, #20]
 800c4a8:	b29b      	uxth	r3, r3
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3714      	adds	r7, #20
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bc80      	pop	{r7}
 800c4b2:	4770      	bx	lr

0800c4b4 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b089      	sub	sp, #36	; 0x24
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
 800c4bc:	460b      	mov	r3, r1
 800c4be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800c4c4:	78fb      	ldrb	r3, [r7, #3]
 800c4c6:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	015a      	lsls	r2, r3, #5
 800c4d0:	69bb      	ldr	r3, [r7, #24]
 800c4d2:	4413      	add	r3, r2
 800c4d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	0c9b      	lsrs	r3, r3, #18
 800c4dc:	f003 0303 	and.w	r3, r3, #3
 800c4e0:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	015a      	lsls	r2, r3, #5
 800c4e6:	69bb      	ldr	r3, [r7, #24]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	0fdb      	lsrs	r3, r3, #31
 800c4f2:	f003 0301 	and.w	r3, r3, #1
 800c4f6:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	f003 0320 	and.w	r3, r3, #32
 800c500:	2b20      	cmp	r3, #32
 800c502:	d104      	bne.n	800c50e <USB_HC_Halt+0x5a>
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d101      	bne.n	800c50e <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800c50a:	2300      	movs	r3, #0
 800c50c:	e0e8      	b.n	800c6e0 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d002      	beq.n	800c51a <USB_HC_Halt+0x66>
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	2b02      	cmp	r3, #2
 800c518:	d173      	bne.n	800c602 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	015a      	lsls	r2, r3, #5
 800c51e:	69bb      	ldr	r3, [r7, #24]
 800c520:	4413      	add	r3, r2
 800c522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	697a      	ldr	r2, [r7, #20]
 800c52a:	0151      	lsls	r1, r2, #5
 800c52c:	69ba      	ldr	r2, [r7, #24]
 800c52e:	440a      	add	r2, r1
 800c530:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c534:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c538:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	689b      	ldr	r3, [r3, #8]
 800c53e:	f003 0320 	and.w	r3, r3, #32
 800c542:	2b00      	cmp	r3, #0
 800c544:	f040 80cb 	bne.w	800c6de <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c54c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c550:	2b00      	cmp	r3, #0
 800c552:	d143      	bne.n	800c5dc <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	015a      	lsls	r2, r3, #5
 800c558:	69bb      	ldr	r3, [r7, #24]
 800c55a:	4413      	add	r3, r2
 800c55c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	697a      	ldr	r2, [r7, #20]
 800c564:	0151      	lsls	r1, r2, #5
 800c566:	69ba      	ldr	r2, [r7, #24]
 800c568:	440a      	add	r2, r1
 800c56a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c56e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c572:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	015a      	lsls	r2, r3, #5
 800c578:	69bb      	ldr	r3, [r7, #24]
 800c57a:	4413      	add	r3, r2
 800c57c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	697a      	ldr	r2, [r7, #20]
 800c584:	0151      	lsls	r1, r2, #5
 800c586:	69ba      	ldr	r2, [r7, #24]
 800c588:	440a      	add	r2, r1
 800c58a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c58e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c592:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	015a      	lsls	r2, r3, #5
 800c598:	69bb      	ldr	r3, [r7, #24]
 800c59a:	4413      	add	r3, r2
 800c59c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	697a      	ldr	r2, [r7, #20]
 800c5a4:	0151      	lsls	r1, r2, #5
 800c5a6:	69ba      	ldr	r2, [r7, #24]
 800c5a8:	440a      	add	r2, r1
 800c5aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c5ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c5b2:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	61fb      	str	r3, [r7, #28]
 800c5ba:	69fb      	ldr	r3, [r7, #28]
 800c5bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c5c0:	d81d      	bhi.n	800c5fe <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c5c2:	697b      	ldr	r3, [r7, #20]
 800c5c4:	015a      	lsls	r2, r3, #5
 800c5c6:	69bb      	ldr	r3, [r7, #24]
 800c5c8:	4413      	add	r3, r2
 800c5ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c5d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c5d8:	d0ec      	beq.n	800c5b4 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c5da:	e080      	b.n	800c6de <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	015a      	lsls	r2, r3, #5
 800c5e0:	69bb      	ldr	r3, [r7, #24]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	697a      	ldr	r2, [r7, #20]
 800c5ec:	0151      	lsls	r1, r2, #5
 800c5ee:	69ba      	ldr	r2, [r7, #24]
 800c5f0:	440a      	add	r2, r1
 800c5f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c5f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c5fa:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c5fc:	e06f      	b.n	800c6de <USB_HC_Halt+0x22a>
            break;
 800c5fe:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c600:	e06d      	b.n	800c6de <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	015a      	lsls	r2, r3, #5
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	4413      	add	r3, r2
 800c60a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	697a      	ldr	r2, [r7, #20]
 800c612:	0151      	lsls	r1, r2, #5
 800c614:	69ba      	ldr	r2, [r7, #24]
 800c616:	440a      	add	r2, r1
 800c618:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c61c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c620:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800c622:	69bb      	ldr	r3, [r7, #24]
 800c624:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d143      	bne.n	800c6ba <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	015a      	lsls	r2, r3, #5
 800c636:	69bb      	ldr	r3, [r7, #24]
 800c638:	4413      	add	r3, r2
 800c63a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	697a      	ldr	r2, [r7, #20]
 800c642:	0151      	lsls	r1, r2, #5
 800c644:	69ba      	ldr	r2, [r7, #24]
 800c646:	440a      	add	r2, r1
 800c648:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c64c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c650:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c652:	697b      	ldr	r3, [r7, #20]
 800c654:	015a      	lsls	r2, r3, #5
 800c656:	69bb      	ldr	r3, [r7, #24]
 800c658:	4413      	add	r3, r2
 800c65a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	697a      	ldr	r2, [r7, #20]
 800c662:	0151      	lsls	r1, r2, #5
 800c664:	69ba      	ldr	r2, [r7, #24]
 800c666:	440a      	add	r2, r1
 800c668:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c66c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c670:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	015a      	lsls	r2, r3, #5
 800c676:	69bb      	ldr	r3, [r7, #24]
 800c678:	4413      	add	r3, r2
 800c67a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	0151      	lsls	r1, r2, #5
 800c684:	69ba      	ldr	r2, [r7, #24]
 800c686:	440a      	add	r2, r1
 800c688:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c68c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c690:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800c692:	69fb      	ldr	r3, [r7, #28]
 800c694:	3301      	adds	r3, #1
 800c696:	61fb      	str	r3, [r7, #28]
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c69e:	d81d      	bhi.n	800c6dc <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	015a      	lsls	r2, r3, #5
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c6b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c6b6:	d0ec      	beq.n	800c692 <USB_HC_Halt+0x1de>
 800c6b8:	e011      	b.n	800c6de <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	015a      	lsls	r2, r3, #5
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	4413      	add	r3, r2
 800c6c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	697a      	ldr	r2, [r7, #20]
 800c6ca:	0151      	lsls	r1, r2, #5
 800c6cc:	69ba      	ldr	r2, [r7, #24]
 800c6ce:	440a      	add	r2, r1
 800c6d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c6d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c6d8:	6013      	str	r3, [r2, #0]
 800c6da:	e000      	b.n	800c6de <USB_HC_Halt+0x22a>
          break;
 800c6dc:	bf00      	nop
    }
  }

  return HAL_OK;
 800c6de:	2300      	movs	r3, #0
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3724      	adds	r7, #36	; 0x24
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bc80      	pop	{r7}
 800c6e8:	4770      	bx	lr
	...

0800c6ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b087      	sub	sp, #28
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800c6fc:	78fb      	ldrb	r3, [r7, #3]
 800c6fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800c700:	2301      	movs	r3, #1
 800c702:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	04da      	lsls	r2, r3, #19
 800c708:	4b14      	ldr	r3, [pc, #80]	; (800c75c <USB_DoPing+0x70>)
 800c70a:	4013      	ands	r3, r2
 800c70c:	693a      	ldr	r2, [r7, #16]
 800c70e:	0151      	lsls	r1, r2, #5
 800c710:	697a      	ldr	r2, [r7, #20]
 800c712:	440a      	add	r2, r1
 800c714:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c718:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c71c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	015a      	lsls	r2, r3, #5
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	4413      	add	r3, r2
 800c726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c734:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c73c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800c73e:	693b      	ldr	r3, [r7, #16]
 800c740:	015a      	lsls	r2, r3, #5
 800c742:	697b      	ldr	r3, [r7, #20]
 800c744:	4413      	add	r3, r2
 800c746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c74a:	461a      	mov	r2, r3
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800c750:	2300      	movs	r3, #0
}
 800c752:	4618      	mov	r0, r3
 800c754:	371c      	adds	r7, #28
 800c756:	46bd      	mov	sp, r7
 800c758:	bc80      	pop	{r7}
 800c75a:	4770      	bx	lr
 800c75c:	1ff80000 	.word	0x1ff80000

0800c760 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b086      	sub	sp, #24
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800c76c:	2300      	movs	r3, #0
 800c76e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f7ff f943 	bl	800b9fc <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800c776:	2110      	movs	r1, #16
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f7ff f99b 	bl	800bab4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f7ff f9bc 	bl	800bafc <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800c784:	2300      	movs	r3, #0
 800c786:	613b      	str	r3, [r7, #16]
 800c788:	e01f      	b.n	800c7ca <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	015a      	lsls	r2, r3, #5
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	4413      	add	r3, r2
 800c792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c7a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c7a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c7b0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	015a      	lsls	r2, r3, #5
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	4413      	add	r3, r2
 800c7ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7be:	461a      	mov	r2, r3
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	613b      	str	r3, [r7, #16]
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	2b0f      	cmp	r3, #15
 800c7ce:	d9dc      	bls.n	800c78a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	613b      	str	r3, [r7, #16]
 800c7d4:	e034      	b.n	800c840 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800c7d6:	693b      	ldr	r3, [r7, #16]
 800c7d8:	015a      	lsls	r2, r3, #5
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	4413      	add	r3, r2
 800c7de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800c7e6:	68bb      	ldr	r3, [r7, #8]
 800c7e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c7ec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c7f4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c7fc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	015a      	lsls	r2, r3, #5
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	4413      	add	r3, r2
 800c806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c80a:	461a      	mov	r2, r3
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	3301      	adds	r3, #1
 800c814:	617b      	str	r3, [r7, #20]
 800c816:	697b      	ldr	r3, [r7, #20]
 800c818:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c81c:	d80c      	bhi.n	800c838 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	015a      	lsls	r2, r3, #5
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	4413      	add	r3, r2
 800c826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c830:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c834:	d0ec      	beq.n	800c810 <USB_StopHost+0xb0>
 800c836:	e000      	b.n	800c83a <USB_StopHost+0xda>
        break;
 800c838:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	3301      	adds	r3, #1
 800c83e:	613b      	str	r3, [r7, #16]
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	2b0f      	cmp	r3, #15
 800c844:	d9c7      	bls.n	800c7d6 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c84c:	461a      	mov	r2, r3
 800c84e:	f04f 33ff 	mov.w	r3, #4294967295
 800c852:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f04f 32ff 	mov.w	r2, #4294967295
 800c85a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800c85c:	2300      	movs	r3, #0
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3718      	adds	r7, #24
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
	...

0800c868 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800c86c:	4904      	ldr	r1, [pc, #16]	; (800c880 <MX_FATFS_Init+0x18>)
 800c86e:	4805      	ldr	r0, [pc, #20]	; (800c884 <MX_FATFS_Init+0x1c>)
 800c870:	f006 f820 	bl	80128b4 <FATFS_LinkDriver>
 800c874:	4603      	mov	r3, r0
 800c876:	461a      	mov	r2, r3
 800c878:	4b03      	ldr	r3, [pc, #12]	; (800c888 <MX_FATFS_Init+0x20>)
 800c87a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c87c:	bf00      	nop
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	2000d900 	.word	0x2000d900
 800c884:	0801a9ac 	.word	0x0801a9ac
 800c888:	2000dd64 	.word	0x2000dd64

0800c88c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c88c:	b480      	push	{r7}
 800c88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c890:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c892:	4618      	mov	r0, r3
 800c894:	46bd      	mov	sp, r7
 800c896:	bc80      	pop	{r7}
 800c898:	4770      	bx	lr

0800c89a <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800c89a:	b590      	push	{r4, r7, lr}
 800c89c:	b089      	sub	sp, #36	; 0x24
 800c89e:	af04      	add	r7, sp, #16
 800c8a0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c8a8:	7919      	ldrb	r1, [r3, #4]
 800c8aa:	2350      	movs	r3, #80	; 0x50
 800c8ac:	2206      	movs	r2, #6
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f001 fd3b 	bl	800e32a <USBH_FindInterface>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800c8b8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ba:	2bff      	cmp	r3, #255	; 0xff
 800c8bc:	d002      	beq.n	800c8c4 <USBH_MSC_InterfaceInit+0x2a>
 800c8be:	7bfb      	ldrb	r3, [r7, #15]
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d901      	bls.n	800c8c8 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	e0ef      	b.n	800caa8 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 800c8c8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ca:	4619      	mov	r1, r3
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f001 fd11 	bl	800e2f4 <USBH_SelectInterface>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800c8d6:	7bbb      	ldrb	r3, [r7, #14]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d001      	beq.n	800c8e0 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800c8dc:	2302      	movs	r3, #2
 800c8de:	e0e3      	b.n	800caa8 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800c8e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c8ea:	f009 fbf3 	bl	80160d4 <malloc>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c8f8:	69db      	ldr	r3, [r3, #28]
 800c8fa:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d101      	bne.n	800c906 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 800c902:	2302      	movs	r3, #2
 800c904:	e0d0      	b.n	800caa8 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800c906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c90a:	2100      	movs	r1, #0
 800c90c:	68b8      	ldr	r0, [r7, #8]
 800c90e:	f009 fbff 	bl	8016110 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800c912:	7bfb      	ldrb	r3, [r7, #15]
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	211a      	movs	r1, #26
 800c918:	fb01 f303 	mul.w	r3, r1, r3
 800c91c:	4413      	add	r3, r2
 800c91e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	b25b      	sxtb	r3, r3
 800c926:	2b00      	cmp	r3, #0
 800c928:	da16      	bge.n	800c958 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800c92a:	7bfb      	ldrb	r3, [r7, #15]
 800c92c:	687a      	ldr	r2, [r7, #4]
 800c92e:	211a      	movs	r1, #26
 800c930:	fb01 f303 	mul.w	r3, r1, r3
 800c934:	4413      	add	r3, r2
 800c936:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800c93a:	781a      	ldrb	r2, [r3, #0]
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800c940:	7bfb      	ldrb	r3, [r7, #15]
 800c942:	687a      	ldr	r2, [r7, #4]
 800c944:	211a      	movs	r1, #26
 800c946:	fb01 f303 	mul.w	r3, r1, r3
 800c94a:	4413      	add	r3, r2
 800c94c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800c950:	881a      	ldrh	r2, [r3, #0]
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	815a      	strh	r2, [r3, #10]
 800c956:	e015      	b.n	800c984 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800c958:	7bfb      	ldrb	r3, [r7, #15]
 800c95a:	687a      	ldr	r2, [r7, #4]
 800c95c:	211a      	movs	r1, #26
 800c95e:	fb01 f303 	mul.w	r3, r1, r3
 800c962:	4413      	add	r3, r2
 800c964:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800c968:	781a      	ldrb	r2, [r3, #0]
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800c96e:	7bfb      	ldrb	r3, [r7, #15]
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	211a      	movs	r1, #26
 800c974:	fb01 f303 	mul.w	r3, r1, r3
 800c978:	4413      	add	r3, r2
 800c97a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800c97e:	881a      	ldrh	r2, [r3, #0]
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800c984:	7bfb      	ldrb	r3, [r7, #15]
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	211a      	movs	r1, #26
 800c98a:	fb01 f303 	mul.w	r3, r1, r3
 800c98e:	4413      	add	r3, r2
 800c990:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	b25b      	sxtb	r3, r3
 800c998:	2b00      	cmp	r3, #0
 800c99a:	da16      	bge.n	800c9ca <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800c99c:	7bfb      	ldrb	r3, [r7, #15]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	211a      	movs	r1, #26
 800c9a2:	fb01 f303 	mul.w	r3, r1, r3
 800c9a6:	4413      	add	r3, r2
 800c9a8:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800c9ac:	781a      	ldrb	r2, [r3, #0]
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800c9b2:	7bfb      	ldrb	r3, [r7, #15]
 800c9b4:	687a      	ldr	r2, [r7, #4]
 800c9b6:	211a      	movs	r1, #26
 800c9b8:	fb01 f303 	mul.w	r3, r1, r3
 800c9bc:	4413      	add	r3, r2
 800c9be:	f203 3356 	addw	r3, r3, #854	; 0x356
 800c9c2:	881a      	ldrh	r2, [r3, #0]
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	815a      	strh	r2, [r3, #10]
 800c9c8:	e015      	b.n	800c9f6 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800c9ca:	7bfb      	ldrb	r3, [r7, #15]
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	211a      	movs	r1, #26
 800c9d0:	fb01 f303 	mul.w	r3, r1, r3
 800c9d4:	4413      	add	r3, r2
 800c9d6:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800c9da:	781a      	ldrb	r2, [r3, #0]
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800c9e0:	7bfb      	ldrb	r3, [r7, #15]
 800c9e2:	687a      	ldr	r2, [r7, #4]
 800c9e4:	211a      	movs	r1, #26
 800c9e6:	fb01 f303 	mul.w	r3, r1, r3
 800c9ea:	4413      	add	r3, r2
 800c9ec:	f203 3356 	addw	r3, r3, #854	; 0x356
 800c9f0:	881a      	ldrh	r2, [r3, #0]
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800ca02:	68bb      	ldr	r3, [r7, #8]
 800ca04:	2200      	movs	r2, #0
 800ca06:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	799b      	ldrb	r3, [r3, #6]
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f002 ff77 	bl	800f902 <USBH_AllocPipe>
 800ca14:	4603      	mov	r3, r0
 800ca16:	461a      	mov	r2, r3
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	79db      	ldrb	r3, [r3, #7]
 800ca20:	4619      	mov	r1, r3
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f002 ff6d 	bl	800f902 <USBH_AllocPipe>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 fdeb 	bl	800d60c <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800ca36:	68bb      	ldr	r3, [r7, #8]
 800ca38:	7959      	ldrb	r1, [r3, #5]
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	7998      	ldrb	r0, [r3, #6]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ca4a:	68ba      	ldr	r2, [r7, #8]
 800ca4c:	8912      	ldrh	r2, [r2, #8]
 800ca4e:	9202      	str	r2, [sp, #8]
 800ca50:	2202      	movs	r2, #2
 800ca52:	9201      	str	r2, [sp, #4]
 800ca54:	9300      	str	r3, [sp, #0]
 800ca56:	4623      	mov	r3, r4
 800ca58:	4602      	mov	r2, r0
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f002 ff22 	bl	800f8a4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	7919      	ldrb	r1, [r3, #4]
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	79d8      	ldrb	r0, [r3, #7]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ca74:	68ba      	ldr	r2, [r7, #8]
 800ca76:	8952      	ldrh	r2, [r2, #10]
 800ca78:	9202      	str	r2, [sp, #8]
 800ca7a:	2202      	movs	r2, #2
 800ca7c:	9201      	str	r2, [sp, #4]
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	4623      	mov	r3, r4
 800ca82:	4602      	mov	r2, r0
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f002 ff0d 	bl	800f8a4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800ca8a:	68bb      	ldr	r3, [r7, #8]
 800ca8c:	791b      	ldrb	r3, [r3, #4]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	4619      	mov	r1, r3
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f009 f948 	bl	8015d28 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	795b      	ldrb	r3, [r3, #5]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	4619      	mov	r1, r3
 800caa0:	6878      	ldr	r0, [r7, #4]
 800caa2:	f009 f941 	bl	8015d28 <USBH_LL_SetToggle>

  return USBH_OK;
 800caa6:	2300      	movs	r3, #0
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3714      	adds	r7, #20
 800caac:	46bd      	mov	sp, r7
 800caae:	bd90      	pop	{r4, r7, pc}

0800cab0 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b084      	sub	sp, #16
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cabe:	69db      	ldr	r3, [r3, #28]
 800cac0:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	795b      	ldrb	r3, [r3, #5]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d00e      	beq.n	800cae8 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	795b      	ldrb	r3, [r3, #5]
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f002 ff06 	bl	800f8e2 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	795b      	ldrb	r3, [r3, #5]
 800cada:	4619      	mov	r1, r3
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f002 ff30 	bl	800f942 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2200      	movs	r2, #0
 800cae6:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	791b      	ldrb	r3, [r3, #4]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d00e      	beq.n	800cb0e <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	791b      	ldrb	r3, [r3, #4]
 800caf4:	4619      	mov	r1, r3
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f002 fef3 	bl	800f8e2 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	791b      	ldrb	r3, [r3, #4]
 800cb00:	4619      	mov	r1, r3
 800cb02:	6878      	ldr	r0, [r7, #4]
 800cb04:	f002 ff1d 	bl	800f942 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cb14:	69db      	ldr	r3, [r3, #28]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d00b      	beq.n	800cb32 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cb20:	69db      	ldr	r3, [r3, #28]
 800cb22:	4618      	mov	r0, r3
 800cb24:	f009 fade 	bl	80160e4 <free>
    phost->pActiveClass->pData = 0U;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cb2e:	2200      	movs	r2, #0
 800cb30:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800cb32:	2300      	movs	r3, #0
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	3710      	adds	r7, #16
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bd80      	pop	{r7, pc}

0800cb3c <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b084      	sub	sp, #16
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cb4a:	69db      	ldr	r3, [r3, #28]
 800cb4c:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	7b9b      	ldrb	r3, [r3, #14]
 800cb56:	2b03      	cmp	r3, #3
 800cb58:	d042      	beq.n	800cbe0 <USBH_MSC_ClassRequest+0xa4>
 800cb5a:	2b03      	cmp	r3, #3
 800cb5c:	dc4c      	bgt.n	800cbf8 <USBH_MSC_ClassRequest+0xbc>
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d001      	beq.n	800cb66 <USBH_MSC_ClassRequest+0x2a>
 800cb62:	2b02      	cmp	r3, #2
 800cb64:	d148      	bne.n	800cbf8 <USBH_MSC_ClassRequest+0xbc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)&MSC_Handle->max_lun);
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	4619      	mov	r1, r3
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f000 fd30 	bl	800d5d0 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800cb70:	4603      	mov	r3, r0
 800cb72:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800cb74:	7bfb      	ldrb	r3, [r7, #15]
 800cb76:	2b03      	cmp	r3, #3
 800cb78:	d104      	bne.n	800cb84 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	601a      	str	r2, [r3, #0]
        status = USBH_OK;
 800cb80:	2300      	movs	r3, #0
 800cb82:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800cb84:	7bfb      	ldrb	r3, [r7, #15]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d138      	bne.n	800cbfc <USBH_MSC_ClassRequest+0xc0>
      {
        MSC_Handle->max_lun = ((MSC_Handle->max_lun & 0xFFU) > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : ((MSC_Handle->max_lun & 0xFFU) + 1U);
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	2b02      	cmp	r3, #2
 800cb92:	d804      	bhi.n	800cb9e <USBH_MSC_ClassRequest+0x62>
 800cb94:	68bb      	ldr	r3, [r7, #8]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	b2db      	uxtb	r3, r3
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	e000      	b.n	800cba0 <USBH_MSC_ClassRequest+0x64>
 800cb9e:	2302      	movs	r3, #2
 800cba0:	68ba      	ldr	r2, [r7, #8]
 800cba2:	6013      	str	r3, [r2, #0]
        USBH_UsrLog("Number of supported LUN: %lu", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800cba4:	2300      	movs	r3, #0
 800cba6:	73bb      	strb	r3, [r7, #14]
 800cba8:	e014      	b.n	800cbd4 <USBH_MSC_ClassRequest+0x98>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800cbaa:	7bbb      	ldrb	r3, [r7, #14]
 800cbac:	68ba      	ldr	r2, [r7, #8]
 800cbae:	2134      	movs	r1, #52	; 0x34
 800cbb0:	fb01 f303 	mul.w	r3, r1, r3
 800cbb4:	4413      	add	r3, r2
 800cbb6:	3392      	adds	r3, #146	; 0x92
 800cbb8:	2202      	movs	r2, #2
 800cbba:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800cbbc:	7bbb      	ldrb	r3, [r7, #14]
 800cbbe:	68ba      	ldr	r2, [r7, #8]
 800cbc0:	2134      	movs	r1, #52	; 0x34
 800cbc2:	fb01 f303 	mul.w	r3, r1, r3
 800cbc6:	4413      	add	r3, r2
 800cbc8:	33c1      	adds	r3, #193	; 0xc1
 800cbca:	2200      	movs	r2, #0
 800cbcc:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800cbce:	7bbb      	ldrb	r3, [r7, #14]
 800cbd0:	3301      	adds	r3, #1
 800cbd2:	73bb      	strb	r3, [r7, #14]
 800cbd4:	7bba      	ldrb	r2, [r7, #14]
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	d3e5      	bcc.n	800cbaa <USBH_MSC_ClassRequest+0x6e>
        }
      }
      break;
 800cbde:	e00d      	b.n	800cbfc <USBH_MSC_ClassRequest+0xc0>

    case MSC_REQ_ERROR :
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800cbe0:	2100      	movs	r1, #0
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	f002 f94f 	bl	800ee86 <USBH_ClrFeature>
 800cbe8:	4603      	mov	r3, r0
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d108      	bne.n	800cc00 <USBH_MSC_ClassRequest+0xc4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	7bda      	ldrb	r2, [r3, #15]
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	739a      	strb	r2, [r3, #14]
      }
      break;
 800cbf6:	e003      	b.n	800cc00 <USBH_MSC_ClassRequest+0xc4>

    default:
      break;
 800cbf8:	bf00      	nop
 800cbfa:	e002      	b.n	800cc02 <USBH_MSC_ClassRequest+0xc6>
      break;
 800cbfc:	bf00      	nop
 800cbfe:	e000      	b.n	800cc02 <USBH_MSC_ClassRequest+0xc6>
      break;
 800cc00:	bf00      	nop
  }

  return status;
 800cc02:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3710      	adds	r7, #16
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b086      	sub	sp, #24
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cc1a:	69db      	ldr	r3, [r3, #28]
 800cc1c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800cc22:	2301      	movs	r3, #1
 800cc24:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800cc26:	2301      	movs	r3, #1
 800cc28:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	7b1b      	ldrb	r3, [r3, #12]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d003      	beq.n	800cc3a <USBH_MSC_Process+0x2e>
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	f000 828d 	beq.w	800d152 <USBH_MSC_Process+0x546>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800cc38:	e28e      	b.n	800d158 <USBH_MSC_Process+0x54c>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc40:	461a      	mov	r2, r3
 800cc42:	693b      	ldr	r3, [r7, #16]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	f080 8267 	bcs.w	800d11a <USBH_MSC_Process+0x50e>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc52:	4619      	mov	r1, r3
 800cc54:	693a      	ldr	r2, [r7, #16]
 800cc56:	2334      	movs	r3, #52	; 0x34
 800cc58:	fb03 f301 	mul.w	r3, r3, r1
 800cc5c:	4413      	add	r3, r2
 800cc5e:	3391      	adds	r3, #145	; 0x91
 800cc60:	2201      	movs	r2, #1
 800cc62:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc6a:	4619      	mov	r1, r3
 800cc6c:	693a      	ldr	r2, [r7, #16]
 800cc6e:	2334      	movs	r3, #52	; 0x34
 800cc70:	fb03 f301 	mul.w	r3, r3, r1
 800cc74:	4413      	add	r3, r2
 800cc76:	3390      	adds	r3, #144	; 0x90
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	2b08      	cmp	r3, #8
 800cc7c:	f200 8235 	bhi.w	800d0ea <USBH_MSC_Process+0x4de>
 800cc80:	a201      	add	r2, pc, #4	; (adr r2, 800cc88 <USBH_MSC_Process+0x7c>)
 800cc82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc86:	bf00      	nop
 800cc88:	0800ccad 	.word	0x0800ccad
 800cc8c:	0800d0eb 	.word	0x0800d0eb
 800cc90:	0800cd75 	.word	0x0800cd75
 800cc94:	0800cef9 	.word	0x0800cef9
 800cc98:	0800ccd3 	.word	0x0800ccd3
 800cc9c:	0800cfc5 	.word	0x0800cfc5
 800cca0:	0800d0eb 	.word	0x0800d0eb
 800cca4:	0800d0eb 	.word	0x0800d0eb
 800cca8:	0800d0d9 	.word	0x0800d0d9
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	693a      	ldr	r2, [r7, #16]
 800ccb6:	2334      	movs	r3, #52	; 0x34
 800ccb8:	fb03 f301 	mul.w	r3, r3, r1
 800ccbc:	4413      	add	r3, r2
 800ccbe:	3390      	adds	r3, #144	; 0x90
 800ccc0:	2204      	movs	r2, #4
 800ccc2:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8d3 23c0 	ldr.w	r2, [r3, #960]	; 0x3c0
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800ccd0:	e214      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ccd8:	b2d9      	uxtb	r1, r3
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cce0:	461a      	mov	r2, r3
 800cce2:	2334      	movs	r3, #52	; 0x34
 800cce4:	fb03 f302 	mul.w	r3, r3, r2
 800cce8:	3398      	adds	r3, #152	; 0x98
 800ccea:	693a      	ldr	r2, [r7, #16]
 800ccec:	4413      	add	r3, r2
 800ccee:	3307      	adds	r3, #7
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f001 f834 	bl	800dd60 <USBH_MSC_SCSI_Inquiry>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800ccfc:	7bfb      	ldrb	r3, [r7, #15]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d10b      	bne.n	800cd1a <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd08:	4619      	mov	r1, r3
 800cd0a:	693a      	ldr	r2, [r7, #16]
 800cd0c:	2334      	movs	r3, #52	; 0x34
 800cd0e:	fb03 f301 	mul.w	r3, r3, r1
 800cd12:	4413      	add	r3, r2
 800cd14:	3390      	adds	r3, #144	; 0x90
 800cd16:	2202      	movs	r2, #2
 800cd18:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800cd1a:	7bfb      	ldrb	r3, [r7, #15]
 800cd1c:	2b02      	cmp	r3, #2
 800cd1e:	d10c      	bne.n	800cd3a <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd26:	4619      	mov	r1, r3
 800cd28:	693a      	ldr	r2, [r7, #16]
 800cd2a:	2334      	movs	r3, #52	; 0x34
 800cd2c:	fb03 f301 	mul.w	r3, r3, r1
 800cd30:	4413      	add	r3, r2
 800cd32:	3390      	adds	r3, #144	; 0x90
 800cd34:	2205      	movs	r2, #5
 800cd36:	701a      	strb	r2, [r3, #0]
            break;
 800cd38:	e1d9      	b.n	800d0ee <USBH_MSC_Process+0x4e2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800cd3a:	7bfb      	ldrb	r3, [r7, #15]
 800cd3c:	2b04      	cmp	r3, #4
 800cd3e:	f040 81d6 	bne.w	800d0ee <USBH_MSC_Process+0x4e2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cd42:	693b      	ldr	r3, [r7, #16]
 800cd44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd48:	4619      	mov	r1, r3
 800cd4a:	693a      	ldr	r2, [r7, #16]
 800cd4c:	2334      	movs	r3, #52	; 0x34
 800cd4e:	fb03 f301 	mul.w	r3, r3, r1
 800cd52:	4413      	add	r3, r2
 800cd54:	3390      	adds	r3, #144	; 0x90
 800cd56:	2201      	movs	r2, #1
 800cd58:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd60:	4619      	mov	r1, r3
 800cd62:	693a      	ldr	r2, [r7, #16]
 800cd64:	2334      	movs	r3, #52	; 0x34
 800cd66:	fb03 f301 	mul.w	r3, r3, r1
 800cd6a:	4413      	add	r3, r2
 800cd6c:	3391      	adds	r3, #145	; 0x91
 800cd6e:	2202      	movs	r2, #2
 800cd70:	701a      	strb	r2, [r3, #0]
            break;
 800cd72:	e1bc      	b.n	800d0ee <USBH_MSC_Process+0x4e2>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd7a:	b2db      	uxtb	r3, r3
 800cd7c:	4619      	mov	r1, r3
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f000 ff30 	bl	800dbe4 <USBH_MSC_SCSI_TestUnitReady>
 800cd84:	4603      	mov	r3, r0
 800cd86:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800cd88:	7bbb      	ldrb	r3, [r7, #14]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d149      	bne.n	800ce22 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cd94:	4619      	mov	r1, r3
 800cd96:	693a      	ldr	r2, [r7, #16]
 800cd98:	2334      	movs	r3, #52	; 0x34
 800cd9a:	fb03 f301 	mul.w	r3, r3, r1
 800cd9e:	4413      	add	r3, r2
 800cda0:	3392      	adds	r3, #146	; 0x92
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d00c      	beq.n	800cdc2 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cdae:	4619      	mov	r1, r3
 800cdb0:	693a      	ldr	r2, [r7, #16]
 800cdb2:	2334      	movs	r3, #52	; 0x34
 800cdb4:	fb03 f301 	mul.w	r3, r3, r1
 800cdb8:	4413      	add	r3, r2
 800cdba:	33c1      	adds	r3, #193	; 0xc1
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	701a      	strb	r2, [r3, #0]
 800cdc0:	e00b      	b.n	800cdda <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cdc8:	4619      	mov	r1, r3
 800cdca:	693a      	ldr	r2, [r7, #16]
 800cdcc:	2334      	movs	r3, #52	; 0x34
 800cdce:	fb03 f301 	mul.w	r3, r3, r1
 800cdd2:	4413      	add	r3, r2
 800cdd4:	33c1      	adds	r3, #193	; 0xc1
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cde0:	4619      	mov	r1, r3
 800cde2:	693a      	ldr	r2, [r7, #16]
 800cde4:	2334      	movs	r3, #52	; 0x34
 800cde6:	fb03 f301 	mul.w	r3, r3, r1
 800cdea:	4413      	add	r3, r2
 800cdec:	3390      	adds	r3, #144	; 0x90
 800cdee:	2203      	movs	r2, #3
 800cdf0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	693a      	ldr	r2, [r7, #16]
 800cdfc:	2334      	movs	r3, #52	; 0x34
 800cdfe:	fb03 f301 	mul.w	r3, r3, r1
 800ce02:	4413      	add	r3, r2
 800ce04:	3391      	adds	r3, #145	; 0x91
 800ce06:	2200      	movs	r2, #0
 800ce08:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce10:	4619      	mov	r1, r3
 800ce12:	693a      	ldr	r2, [r7, #16]
 800ce14:	2334      	movs	r3, #52	; 0x34
 800ce16:	fb03 f301 	mul.w	r3, r3, r1
 800ce1a:	4413      	add	r3, r2
 800ce1c:	3392      	adds	r3, #146	; 0x92
 800ce1e:	2200      	movs	r2, #0
 800ce20:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800ce22:	7bbb      	ldrb	r3, [r7, #14]
 800ce24:	2b02      	cmp	r3, #2
 800ce26:	d14a      	bne.n	800cebe <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800ce28:	693b      	ldr	r3, [r7, #16]
 800ce2a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce2e:	4619      	mov	r1, r3
 800ce30:	693a      	ldr	r2, [r7, #16]
 800ce32:	2334      	movs	r3, #52	; 0x34
 800ce34:	fb03 f301 	mul.w	r3, r3, r1
 800ce38:	4413      	add	r3, r2
 800ce3a:	3392      	adds	r3, #146	; 0x92
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d00c      	beq.n	800ce5c <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce48:	4619      	mov	r1, r3
 800ce4a:	693a      	ldr	r2, [r7, #16]
 800ce4c:	2334      	movs	r3, #52	; 0x34
 800ce4e:	fb03 f301 	mul.w	r3, r3, r1
 800ce52:	4413      	add	r3, r2
 800ce54:	33c1      	adds	r3, #193	; 0xc1
 800ce56:	2201      	movs	r2, #1
 800ce58:	701a      	strb	r2, [r3, #0]
 800ce5a:	e00b      	b.n	800ce74 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce62:	4619      	mov	r1, r3
 800ce64:	693a      	ldr	r2, [r7, #16]
 800ce66:	2334      	movs	r3, #52	; 0x34
 800ce68:	fb03 f301 	mul.w	r3, r3, r1
 800ce6c:	4413      	add	r3, r2
 800ce6e:	33c1      	adds	r3, #193	; 0xc1
 800ce70:	2200      	movs	r2, #0
 800ce72:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce7a:	4619      	mov	r1, r3
 800ce7c:	693a      	ldr	r2, [r7, #16]
 800ce7e:	2334      	movs	r3, #52	; 0x34
 800ce80:	fb03 f301 	mul.w	r3, r3, r1
 800ce84:	4413      	add	r3, r2
 800ce86:	3390      	adds	r3, #144	; 0x90
 800ce88:	2205      	movs	r2, #5
 800ce8a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ce92:	4619      	mov	r1, r3
 800ce94:	693a      	ldr	r2, [r7, #16]
 800ce96:	2334      	movs	r3, #52	; 0x34
 800ce98:	fb03 f301 	mul.w	r3, r3, r1
 800ce9c:	4413      	add	r3, r2
 800ce9e:	3391      	adds	r3, #145	; 0x91
 800cea0:	2201      	movs	r2, #1
 800cea2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ceaa:	4619      	mov	r1, r3
 800ceac:	693a      	ldr	r2, [r7, #16]
 800ceae:	2334      	movs	r3, #52	; 0x34
 800ceb0:	fb03 f301 	mul.w	r3, r3, r1
 800ceb4:	4413      	add	r3, r2
 800ceb6:	3392      	adds	r3, #146	; 0x92
 800ceb8:	2202      	movs	r2, #2
 800ceba:	701a      	strb	r2, [r3, #0]
            break;
 800cebc:	e119      	b.n	800d0f2 <USBH_MSC_Process+0x4e6>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800cebe:	7bbb      	ldrb	r3, [r7, #14]
 800cec0:	2b04      	cmp	r3, #4
 800cec2:	f040 8116 	bne.w	800d0f2 <USBH_MSC_Process+0x4e6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cecc:	4619      	mov	r1, r3
 800cece:	693a      	ldr	r2, [r7, #16]
 800ced0:	2334      	movs	r3, #52	; 0x34
 800ced2:	fb03 f301 	mul.w	r3, r3, r1
 800ced6:	4413      	add	r3, r2
 800ced8:	3390      	adds	r3, #144	; 0x90
 800ceda:	2201      	movs	r2, #1
 800cedc:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cee4:	4619      	mov	r1, r3
 800cee6:	693a      	ldr	r2, [r7, #16]
 800cee8:	2334      	movs	r3, #52	; 0x34
 800ceea:	fb03 f301 	mul.w	r3, r3, r1
 800ceee:	4413      	add	r3, r2
 800cef0:	3391      	adds	r3, #145	; 0x91
 800cef2:	2202      	movs	r2, #2
 800cef4:	701a      	strb	r2, [r3, #0]
            break;
 800cef6:	e0fc      	b.n	800d0f2 <USBH_MSC_Process+0x4e6>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cefe:	b2d9      	uxtb	r1, r3
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf06:	461a      	mov	r2, r3
 800cf08:	2334      	movs	r3, #52	; 0x34
 800cf0a:	fb03 f302 	mul.w	r3, r3, r2
 800cf0e:	3390      	adds	r3, #144	; 0x90
 800cf10:	693a      	ldr	r2, [r7, #16]
 800cf12:	4413      	add	r3, r2
 800cf14:	3304      	adds	r3, #4
 800cf16:	461a      	mov	r2, r3
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f000 fea6 	bl	800dc6a <USBH_MSC_SCSI_ReadCapacity>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800cf22:	7bfb      	ldrb	r3, [r7, #15]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d120      	bne.n	800cf6a <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf2e:	4619      	mov	r1, r3
 800cf30:	693a      	ldr	r2, [r7, #16]
 800cf32:	2334      	movs	r3, #52	; 0x34
 800cf34:	fb03 f301 	mul.w	r3, r3, r1
 800cf38:	4413      	add	r3, r2
 800cf3a:	3390      	adds	r3, #144	; 0x90
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf46:	4619      	mov	r1, r3
 800cf48:	693a      	ldr	r2, [r7, #16]
 800cf4a:	2334      	movs	r3, #52	; 0x34
 800cf4c:	fb03 f301 	mul.w	r3, r3, r1
 800cf50:	4413      	add	r3, r2
 800cf52:	3391      	adds	r3, #145	; 0x91
 800cf54:	2200      	movs	r2, #0
 800cf56:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800cf58:	693b      	ldr	r3, [r7, #16]
 800cf5a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf5e:	3301      	adds	r3, #1
 800cf60:	b29a      	uxth	r2, r3
 800cf62:	693b      	ldr	r3, [r7, #16]
 800cf64:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800cf68:	e0c5      	b.n	800d0f6 <USBH_MSC_Process+0x4ea>
            else if (scsi_status == USBH_FAIL)
 800cf6a:	7bfb      	ldrb	r3, [r7, #15]
 800cf6c:	2b02      	cmp	r3, #2
 800cf6e:	d10c      	bne.n	800cf8a <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf76:	4619      	mov	r1, r3
 800cf78:	693a      	ldr	r2, [r7, #16]
 800cf7a:	2334      	movs	r3, #52	; 0x34
 800cf7c:	fb03 f301 	mul.w	r3, r3, r1
 800cf80:	4413      	add	r3, r2
 800cf82:	3390      	adds	r3, #144	; 0x90
 800cf84:	2205      	movs	r2, #5
 800cf86:	701a      	strb	r2, [r3, #0]
            break;
 800cf88:	e0b5      	b.n	800d0f6 <USBH_MSC_Process+0x4ea>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800cf8a:	7bfb      	ldrb	r3, [r7, #15]
 800cf8c:	2b04      	cmp	r3, #4
 800cf8e:	f040 80b2 	bne.w	800d0f6 <USBH_MSC_Process+0x4ea>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cf92:	693b      	ldr	r3, [r7, #16]
 800cf94:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cf98:	4619      	mov	r1, r3
 800cf9a:	693a      	ldr	r2, [r7, #16]
 800cf9c:	2334      	movs	r3, #52	; 0x34
 800cf9e:	fb03 f301 	mul.w	r3, r3, r1
 800cfa2:	4413      	add	r3, r2
 800cfa4:	3390      	adds	r3, #144	; 0x90
 800cfa6:	2201      	movs	r2, #1
 800cfa8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	693a      	ldr	r2, [r7, #16]
 800cfb4:	2334      	movs	r3, #52	; 0x34
 800cfb6:	fb03 f301 	mul.w	r3, r3, r1
 800cfba:	4413      	add	r3, r2
 800cfbc:	3391      	adds	r3, #145	; 0x91
 800cfbe:	2202      	movs	r2, #2
 800cfc0:	701a      	strb	r2, [r3, #0]
            break;
 800cfc2:	e098      	b.n	800d0f6 <USBH_MSC_Process+0x4ea>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cfca:	b2d9      	uxtb	r1, r3
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	2334      	movs	r3, #52	; 0x34
 800cfd6:	fb03 f302 	mul.w	r3, r3, r2
 800cfda:	3398      	adds	r3, #152	; 0x98
 800cfdc:	693a      	ldr	r2, [r7, #16]
 800cfde:	4413      	add	r3, r2
 800cfe0:	3304      	adds	r3, #4
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f000 ff60 	bl	800deaa <USBH_MSC_SCSI_RequestSense>
 800cfea:	4603      	mov	r3, r0
 800cfec:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800cfee:	7bfb      	ldrb	r3, [r7, #15]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d145      	bne.n	800d080 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cffa:	4619      	mov	r1, r3
 800cffc:	693a      	ldr	r2, [r7, #16]
 800cffe:	2334      	movs	r3, #52	; 0x34
 800d000:	fb03 f301 	mul.w	r3, r3, r1
 800d004:	4413      	add	r3, r2
 800d006:	339c      	adds	r3, #156	; 0x9c
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	2b06      	cmp	r3, #6
 800d00c:	d00c      	beq.n	800d028 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d014:	4619      	mov	r1, r3
 800d016:	693a      	ldr	r2, [r7, #16]
 800d018:	2334      	movs	r3, #52	; 0x34
 800d01a:	fb03 f301 	mul.w	r3, r3, r1
 800d01e:	4413      	add	r3, r2
 800d020:	339c      	adds	r3, #156	; 0x9c
 800d022:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800d024:	2b02      	cmp	r3, #2
 800d026:	d117      	bne.n	800d058 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 23c0 	ldr.w	r2, [r3, #960]	; 0x3c0
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d034:	1ad3      	subs	r3, r2, r3
 800d036:	f242 720f 	movw	r2, #9999	; 0x270f
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d80c      	bhi.n	800d058 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d044:	4619      	mov	r1, r3
 800d046:	693a      	ldr	r2, [r7, #16]
 800d048:	2334      	movs	r3, #52	; 0x34
 800d04a:	fb03 f301 	mul.w	r3, r3, r1
 800d04e:	4413      	add	r3, r2
 800d050:	3390      	adds	r3, #144	; 0x90
 800d052:	2202      	movs	r2, #2
 800d054:	701a      	strb	r2, [r3, #0]
                  break;
 800d056:	e051      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d05e:	4619      	mov	r1, r3
 800d060:	693a      	ldr	r2, [r7, #16]
 800d062:	2334      	movs	r3, #52	; 0x34
 800d064:	fb03 f301 	mul.w	r3, r3, r1
 800d068:	4413      	add	r3, r2
 800d06a:	3390      	adds	r3, #144	; 0x90
 800d06c:	2201      	movs	r2, #1
 800d06e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d076:	3301      	adds	r3, #1
 800d078:	b29a      	uxth	r2, r3
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800d080:	7bfb      	ldrb	r3, [r7, #15]
 800d082:	2b02      	cmp	r3, #2
 800d084:	d10c      	bne.n	800d0a0 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d08c:	4619      	mov	r1, r3
 800d08e:	693a      	ldr	r2, [r7, #16]
 800d090:	2334      	movs	r3, #52	; 0x34
 800d092:	fb03 f301 	mul.w	r3, r3, r1
 800d096:	4413      	add	r3, r2
 800d098:	3390      	adds	r3, #144	; 0x90
 800d09a:	2208      	movs	r2, #8
 800d09c:	701a      	strb	r2, [r3, #0]
            break;
 800d09e:	e02c      	b.n	800d0fa <USBH_MSC_Process+0x4ee>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800d0a0:	7bfb      	ldrb	r3, [r7, #15]
 800d0a2:	2b04      	cmp	r3, #4
 800d0a4:	d129      	bne.n	800d0fa <USBH_MSC_Process+0x4ee>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800d0a6:	693b      	ldr	r3, [r7, #16]
 800d0a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	693a      	ldr	r2, [r7, #16]
 800d0b0:	2334      	movs	r3, #52	; 0x34
 800d0b2:	fb03 f301 	mul.w	r3, r3, r1
 800d0b6:	4413      	add	r3, r2
 800d0b8:	3390      	adds	r3, #144	; 0x90
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	693a      	ldr	r2, [r7, #16]
 800d0c8:	2334      	movs	r3, #52	; 0x34
 800d0ca:	fb03 f301 	mul.w	r3, r3, r1
 800d0ce:	4413      	add	r3, r2
 800d0d0:	3391      	adds	r3, #145	; 0x91
 800d0d2:	2202      	movs	r2, #2
 800d0d4:	701a      	strb	r2, [r3, #0]
            break;
 800d0d6:	e010      	b.n	800d0fa <USBH_MSC_Process+0x4ee>
            MSC_Handle->current_lun++;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800d0de:	3301      	adds	r3, #1
 800d0e0:	b29a      	uxth	r2, r3
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800d0e8:	e008      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            break;
 800d0ea:	bf00      	nop
 800d0ec:	e006      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            break;
 800d0ee:	bf00      	nop
 800d0f0:	e004      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            break;
 800d0f2:	bf00      	nop
 800d0f4:	e002      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            break;
 800d0f6:	bf00      	nop
 800d0f8:	e000      	b.n	800d0fc <USBH_MSC_Process+0x4f0>
            break;
 800d0fa:	bf00      	nop
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2204      	movs	r2, #4
 800d100:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d110:	2200      	movs	r2, #0
 800d112:	4619      	mov	r1, r3
 800d114:	f005 fed8 	bl	8012ec8 <osMessagePut>
      break;
 800d118:	e01e      	b.n	800d158 <USBH_MSC_Process+0x54c>
        MSC_Handle->current_lun = 0U;
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	2200      	movs	r2, #0
 800d11e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	2201      	movs	r2, #1
 800d126:	731a      	strb	r2, [r3, #12]
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2204      	movs	r2, #4
 800d12c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d13c:	2200      	movs	r2, #0
 800d13e:	4619      	mov	r1, r3
 800d140:	f005 fec2 	bl	8012ec8 <osMessagePut>
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800d14a:	2102      	movs	r1, #2
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	4798      	blx	r3
      break;
 800d150:	e002      	b.n	800d158 <USBH_MSC_Process+0x54c>
      error = USBH_OK;
 800d152:	2300      	movs	r3, #0
 800d154:	75fb      	strb	r3, [r7, #23]
      break;
 800d156:	bf00      	nop
  }
  return error;
 800d158:	7dfb      	ldrb	r3, [r7, #23]
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3718      	adds	r7, #24
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop

0800d164 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800d164:	b480      	push	{r7}
 800d166:	b083      	sub	sp, #12
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800d16c:	2300      	movs	r3, #0
}
 800d16e:	4618      	mov	r0, r3
 800d170:	370c      	adds	r7, #12
 800d172:	46bd      	mov	sp, r7
 800d174:	bc80      	pop	{r7}
 800d176:	4770      	bx	lr

0800d178 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b088      	sub	sp, #32
 800d17c:	af02      	add	r7, sp, #8
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	460b      	mov	r3, r1
 800d182:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d18a:	69db      	ldr	r3, [r3, #28]
 800d18c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800d18e:	2301      	movs	r3, #1
 800d190:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800d192:	2301      	movs	r3, #1
 800d194:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800d196:	78fb      	ldrb	r3, [r7, #3]
 800d198:	693a      	ldr	r2, [r7, #16]
 800d19a:	2134      	movs	r1, #52	; 0x34
 800d19c:	fb01 f303 	mul.w	r3, r1, r3
 800d1a0:	4413      	add	r3, r2
 800d1a2:	3390      	adds	r3, #144	; 0x90
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	2b07      	cmp	r3, #7
 800d1a8:	d04b      	beq.n	800d242 <USBH_MSC_RdWrProcess+0xca>
 800d1aa:	2b07      	cmp	r3, #7
 800d1ac:	f300 80d2 	bgt.w	800d354 <USBH_MSC_RdWrProcess+0x1dc>
 800d1b0:	2b05      	cmp	r3, #5
 800d1b2:	f000 8089 	beq.w	800d2c8 <USBH_MSC_RdWrProcess+0x150>
 800d1b6:	2b06      	cmp	r3, #6
 800d1b8:	f040 80cc 	bne.w	800d354 <USBH_MSC_RdWrProcess+0x1dc>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800d1bc:	78f9      	ldrb	r1, [r7, #3]
 800d1be:	2300      	movs	r3, #0
 800d1c0:	9300      	str	r3, [sp, #0]
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f000 ff53 	bl	800e072 <USBH_MSC_SCSI_Read>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800d1d0:	7bfb      	ldrb	r3, [r7, #15]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d10b      	bne.n	800d1ee <USBH_MSC_RdWrProcess+0x76>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800d1d6:	78fb      	ldrb	r3, [r7, #3]
 800d1d8:	693a      	ldr	r2, [r7, #16]
 800d1da:	2134      	movs	r1, #52	; 0x34
 800d1dc:	fb01 f303 	mul.w	r3, r1, r3
 800d1e0:	4413      	add	r3, r2
 800d1e2:	3390      	adds	r3, #144	; 0x90
 800d1e4:	2201      	movs	r2, #1
 800d1e6:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	75fb      	strb	r3, [r7, #23]
 800d1ec:	e01a      	b.n	800d224 <USBH_MSC_RdWrProcess+0xac>
      }
      else if (scsi_status == USBH_FAIL)
 800d1ee:	7bfb      	ldrb	r3, [r7, #15]
 800d1f0:	2b02      	cmp	r3, #2
 800d1f2:	d109      	bne.n	800d208 <USBH_MSC_RdWrProcess+0x90>
      {
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800d1f4:	78fb      	ldrb	r3, [r7, #3]
 800d1f6:	693a      	ldr	r2, [r7, #16]
 800d1f8:	2134      	movs	r1, #52	; 0x34
 800d1fa:	fb01 f303 	mul.w	r3, r1, r3
 800d1fe:	4413      	add	r3, r2
 800d200:	3390      	adds	r3, #144	; 0x90
 800d202:	2205      	movs	r2, #5
 800d204:	701a      	strb	r2, [r3, #0]
 800d206:	e00d      	b.n	800d224 <USBH_MSC_RdWrProcess+0xac>
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800d208:	7bfb      	ldrb	r3, [r7, #15]
 800d20a:	2b04      	cmp	r3, #4
 800d20c:	d10a      	bne.n	800d224 <USBH_MSC_RdWrProcess+0xac>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800d20e:	78fb      	ldrb	r3, [r7, #3]
 800d210:	693a      	ldr	r2, [r7, #16]
 800d212:	2134      	movs	r1, #52	; 0x34
 800d214:	fb01 f303 	mul.w	r3, r1, r3
 800d218:	4413      	add	r3, r2
 800d21a:	3390      	adds	r3, #144	; 0x90
 800d21c:	2208      	movs	r2, #8
 800d21e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800d220:	2302      	movs	r3, #2
 800d222:	75fb      	strb	r3, [r7, #23]
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2204      	movs	r2, #4
 800d228:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d238:	2200      	movs	r2, #0
 800d23a:	4619      	mov	r1, r3
 800d23c:	f005 fe44 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d240:	e089      	b.n	800d356 <USBH_MSC_RdWrProcess+0x1de>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800d242:	78f9      	ldrb	r1, [r7, #3]
 800d244:	2300      	movs	r3, #0
 800d246:	9300      	str	r3, [sp, #0]
 800d248:	2300      	movs	r3, #0
 800d24a:	2200      	movs	r2, #0
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 fea5 	bl	800df9c <USBH_MSC_SCSI_Write>
 800d252:	4603      	mov	r3, r0
 800d254:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800d256:	7bfb      	ldrb	r3, [r7, #15]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d10b      	bne.n	800d274 <USBH_MSC_RdWrProcess+0xfc>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800d25c:	78fb      	ldrb	r3, [r7, #3]
 800d25e:	693a      	ldr	r2, [r7, #16]
 800d260:	2134      	movs	r1, #52	; 0x34
 800d262:	fb01 f303 	mul.w	r3, r1, r3
 800d266:	4413      	add	r3, r2
 800d268:	3390      	adds	r3, #144	; 0x90
 800d26a:	2201      	movs	r2, #1
 800d26c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800d26e:	2300      	movs	r3, #0
 800d270:	75fb      	strb	r3, [r7, #23]
 800d272:	e01a      	b.n	800d2aa <USBH_MSC_RdWrProcess+0x132>
      }
      else if (scsi_status == USBH_FAIL)
 800d274:	7bfb      	ldrb	r3, [r7, #15]
 800d276:	2b02      	cmp	r3, #2
 800d278:	d109      	bne.n	800d28e <USBH_MSC_RdWrProcess+0x116>
      {
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800d27a:	78fb      	ldrb	r3, [r7, #3]
 800d27c:	693a      	ldr	r2, [r7, #16]
 800d27e:	2134      	movs	r1, #52	; 0x34
 800d280:	fb01 f303 	mul.w	r3, r1, r3
 800d284:	4413      	add	r3, r2
 800d286:	3390      	adds	r3, #144	; 0x90
 800d288:	2205      	movs	r2, #5
 800d28a:	701a      	strb	r2, [r3, #0]
 800d28c:	e00d      	b.n	800d2aa <USBH_MSC_RdWrProcess+0x132>
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800d28e:	7bfb      	ldrb	r3, [r7, #15]
 800d290:	2b04      	cmp	r3, #4
 800d292:	d10a      	bne.n	800d2aa <USBH_MSC_RdWrProcess+0x132>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800d294:	78fb      	ldrb	r3, [r7, #3]
 800d296:	693a      	ldr	r2, [r7, #16]
 800d298:	2134      	movs	r1, #52	; 0x34
 800d29a:	fb01 f303 	mul.w	r3, r1, r3
 800d29e:	4413      	add	r3, r2
 800d2a0:	3390      	adds	r3, #144	; 0x90
 800d2a2:	2208      	movs	r2, #8
 800d2a4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800d2a6:	2302      	movs	r3, #2
 800d2a8:	75fb      	strb	r3, [r7, #23]
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2204      	movs	r2, #4
 800d2ae:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d2be:	2200      	movs	r2, #0
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	f005 fe01 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d2c6:	e046      	b.n	800d356 <USBH_MSC_RdWrProcess+0x1de>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800d2c8:	78fb      	ldrb	r3, [r7, #3]
 800d2ca:	2234      	movs	r2, #52	; 0x34
 800d2cc:	fb02 f303 	mul.w	r3, r2, r3
 800d2d0:	3398      	adds	r3, #152	; 0x98
 800d2d2:	693a      	ldr	r2, [r7, #16]
 800d2d4:	4413      	add	r3, r2
 800d2d6:	1d1a      	adds	r2, r3, #4
 800d2d8:	78fb      	ldrb	r3, [r7, #3]
 800d2da:	4619      	mov	r1, r3
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f000 fde4 	bl	800deaa <USBH_MSC_SCSI_RequestSense>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800d2e6:	7bfb      	ldrb	r3, [r7, #15]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d113      	bne.n	800d314 <USBH_MSC_RdWrProcess+0x19c>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800d2ec:	78fb      	ldrb	r3, [r7, #3]
 800d2ee:	693a      	ldr	r2, [r7, #16]
 800d2f0:	2134      	movs	r1, #52	; 0x34
 800d2f2:	fb01 f303 	mul.w	r3, r1, r3
 800d2f6:	4413      	add	r3, r2
 800d2f8:	3390      	adds	r3, #144	; 0x90
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800d2fe:	78fb      	ldrb	r3, [r7, #3]
 800d300:	693a      	ldr	r2, [r7, #16]
 800d302:	2134      	movs	r1, #52	; 0x34
 800d304:	fb01 f303 	mul.w	r3, r1, r3
 800d308:	4413      	add	r3, r2
 800d30a:	3391      	adds	r3, #145	; 0x91
 800d30c:	2202      	movs	r2, #2
 800d30e:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800d310:	2302      	movs	r3, #2
 800d312:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800d314:	7bfb      	ldrb	r3, [r7, #15]
 800d316:	2b02      	cmp	r3, #2
 800d318:	d00d      	beq.n	800d336 <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800d31a:	7bfb      	ldrb	r3, [r7, #15]
 800d31c:	2b04      	cmp	r3, #4
 800d31e:	d10a      	bne.n	800d336 <USBH_MSC_RdWrProcess+0x1be>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800d320:	78fb      	ldrb	r3, [r7, #3]
 800d322:	693a      	ldr	r2, [r7, #16]
 800d324:	2134      	movs	r1, #52	; 0x34
 800d326:	fb01 f303 	mul.w	r3, r1, r3
 800d32a:	4413      	add	r3, r2
 800d32c:	3390      	adds	r3, #144	; 0x90
 800d32e:	2208      	movs	r2, #8
 800d330:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800d332:	2302      	movs	r3, #2
 800d334:	75fb      	strb	r3, [r7, #23]
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	2204      	movs	r2, #4
 800d33a:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d34a:	2200      	movs	r2, #0
 800d34c:	4619      	mov	r1, r3
 800d34e:	f005 fdbb 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d352:	e000      	b.n	800d356 <USBH_MSC_RdWrProcess+0x1de>

    default:
      break;
 800d354:	bf00      	nop

  }
  return error;
 800d356:	7dfb      	ldrb	r3, [r7, #23]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3718      	adds	r7, #24
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800d360:	b480      	push	{r7}
 800d362:	b085      	sub	sp, #20
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	460b      	mov	r3, r1
 800d36a:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d372:	69db      	ldr	r3, [r3, #28]
 800d374:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	781b      	ldrb	r3, [r3, #0]
 800d37a:	b2db      	uxtb	r3, r3
 800d37c:	2b0b      	cmp	r3, #11
 800d37e:	d10c      	bne.n	800d39a <USBH_MSC_UnitIsReady+0x3a>
 800d380:	78fb      	ldrb	r3, [r7, #3]
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	2134      	movs	r1, #52	; 0x34
 800d386:	fb01 f303 	mul.w	r3, r1, r3
 800d38a:	4413      	add	r3, r2
 800d38c:	3391      	adds	r3, #145	; 0x91
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d102      	bne.n	800d39a <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800d394:	2301      	movs	r3, #1
 800d396:	73fb      	strb	r3, [r7, #15]
 800d398:	e001      	b.n	800d39e <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800d39a:	2300      	movs	r3, #0
 800d39c:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800d39e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3714      	adds	r7, #20
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bc80      	pop	{r7}
 800d3a8:	4770      	bx	lr

0800d3aa <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800d3aa:	b580      	push	{r7, lr}
 800d3ac:	b086      	sub	sp, #24
 800d3ae:	af00      	add	r7, sp, #0
 800d3b0:	60f8      	str	r0, [r7, #12]
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	607a      	str	r2, [r7, #4]
 800d3b6:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d3be:	69db      	ldr	r3, [r3, #28]
 800d3c0:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	b2db      	uxtb	r3, r3
 800d3c8:	2b0b      	cmp	r3, #11
 800d3ca:	d10d      	bne.n	800d3e8 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800d3cc:	7afb      	ldrb	r3, [r7, #11]
 800d3ce:	2234      	movs	r2, #52	; 0x34
 800d3d0:	fb02 f303 	mul.w	r3, r2, r3
 800d3d4:	3390      	adds	r3, #144	; 0x90
 800d3d6:	697a      	ldr	r2, [r7, #20]
 800d3d8:	4413      	add	r3, r2
 800d3da:	2234      	movs	r2, #52	; 0x34
 800d3dc:	4619      	mov	r1, r3
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f008 fe88 	bl	80160f4 <memcpy>
    return USBH_OK;
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	e000      	b.n	800d3ea <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800d3e8:	2302      	movs	r3, #2
  }
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	3718      	adds	r7, #24
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	bd80      	pop	{r7, pc}

0800d3f2 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800d3f2:	b580      	push	{r7, lr}
 800d3f4:	b088      	sub	sp, #32
 800d3f6:	af02      	add	r7, sp, #8
 800d3f8:	60f8      	str	r0, [r7, #12]
 800d3fa:	607a      	str	r2, [r7, #4]
 800d3fc:	603b      	str	r3, [r7, #0]
 800d3fe:	460b      	mov	r3, r1
 800d400:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d408:	69db      	ldr	r3, [r3, #28]
 800d40a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d412:	b2db      	uxtb	r3, r3
 800d414:	2b00      	cmp	r3, #0
 800d416:	d00e      	beq.n	800d436 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800d41e:	2b0b      	cmp	r3, #11
 800d420:	d109      	bne.n	800d436 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800d422:	7afb      	ldrb	r3, [r7, #11]
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	2134      	movs	r1, #52	; 0x34
 800d428:	fb01 f303 	mul.w	r3, r1, r3
 800d42c:	4413      	add	r3, r2
 800d42e:	3390      	adds	r3, #144	; 0x90
 800d430:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800d432:	2b01      	cmp	r3, #1
 800d434:	d001      	beq.n	800d43a <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800d436:	2302      	movs	r3, #2
 800d438:	e040      	b.n	800d4bc <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	2206      	movs	r2, #6
 800d43e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800d440:	7afb      	ldrb	r3, [r7, #11]
 800d442:	697a      	ldr	r2, [r7, #20]
 800d444:	2134      	movs	r1, #52	; 0x34
 800d446:	fb01 f303 	mul.w	r3, r1, r3
 800d44a:	4413      	add	r3, r2
 800d44c:	3390      	adds	r3, #144	; 0x90
 800d44e:	2206      	movs	r2, #6
 800d450:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800d452:	7afb      	ldrb	r3, [r7, #11]
 800d454:	b29a      	uxth	r2, r3
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800d45c:	7af9      	ldrb	r1, [r7, #11]
 800d45e:	6a3b      	ldr	r3, [r7, #32]
 800d460:	9300      	str	r3, [sp, #0]
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	687a      	ldr	r2, [r7, #4]
 800d466:	68f8      	ldr	r0, [r7, #12]
 800d468:	f000 fe03 	bl	800e072 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800d472:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d474:	e016      	b.n	800d4a4 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	f8d3 23c0 	ldr.w	r2, [r3, #960]	; 0x3c0
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	1ad2      	subs	r2, r2, r3
 800d480:	6a3b      	ldr	r3, [r7, #32]
 800d482:	f242 7110 	movw	r1, #10000	; 0x2710
 800d486:	fb01 f303 	mul.w	r3, r1, r3
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d805      	bhi.n	800d49a <USBH_MSC_Read+0xa8>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d494:	b2db      	uxtb	r3, r3
 800d496:	2b00      	cmp	r3, #0
 800d498:	d104      	bne.n	800d4a4 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	2201      	movs	r2, #1
 800d49e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	e00b      	b.n	800d4bc <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d4a4:	7afb      	ldrb	r3, [r7, #11]
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f7ff fe65 	bl	800d178 <USBH_MSC_RdWrProcess>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b01      	cmp	r3, #1
 800d4b2:	d0e0      	beq.n	800d476 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800d4ba:	2300      	movs	r3, #0
}
 800d4bc:	4618      	mov	r0, r3
 800d4be:	3718      	adds	r7, #24
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	bd80      	pop	{r7, pc}

0800d4c4 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b088      	sub	sp, #32
 800d4c8:	af02      	add	r7, sp, #8
 800d4ca:	60f8      	str	r0, [r7, #12]
 800d4cc:	607a      	str	r2, [r7, #4]
 800d4ce:	603b      	str	r3, [r7, #0]
 800d4d0:	460b      	mov	r3, r1
 800d4d2:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d4da:	69db      	ldr	r3, [r3, #28]
 800d4dc:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d00e      	beq.n	800d508 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	781b      	ldrb	r3, [r3, #0]
 800d4ee:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800d4f0:	2b0b      	cmp	r3, #11
 800d4f2:	d109      	bne.n	800d508 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800d4f4:	7afb      	ldrb	r3, [r7, #11]
 800d4f6:	697a      	ldr	r2, [r7, #20]
 800d4f8:	2134      	movs	r1, #52	; 0x34
 800d4fa:	fb01 f303 	mul.w	r3, r1, r3
 800d4fe:	4413      	add	r3, r2
 800d500:	3390      	adds	r3, #144	; 0x90
 800d502:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800d504:	2b01      	cmp	r3, #1
 800d506:	d001      	beq.n	800d50c <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800d508:	2302      	movs	r3, #2
 800d50a:	e040      	b.n	800d58e <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	2207      	movs	r2, #7
 800d510:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800d512:	7afb      	ldrb	r3, [r7, #11]
 800d514:	697a      	ldr	r2, [r7, #20]
 800d516:	2134      	movs	r1, #52	; 0x34
 800d518:	fb01 f303 	mul.w	r3, r1, r3
 800d51c:	4413      	add	r3, r2
 800d51e:	3390      	adds	r3, #144	; 0x90
 800d520:	2207      	movs	r2, #7
 800d522:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800d524:	7afb      	ldrb	r3, [r7, #11]
 800d526:	b29a      	uxth	r2, r3
 800d528:	697b      	ldr	r3, [r7, #20]
 800d52a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800d52e:	7af9      	ldrb	r1, [r7, #11]
 800d530:	6a3b      	ldr	r3, [r7, #32]
 800d532:	9300      	str	r3, [sp, #0]
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	687a      	ldr	r2, [r7, #4]
 800d538:	68f8      	ldr	r0, [r7, #12]
 800d53a:	f000 fd2f 	bl	800df9c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800d544:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d546:	e016      	b.n	800d576 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f8d3 23c0 	ldr.w	r2, [r3, #960]	; 0x3c0
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	1ad2      	subs	r2, r2, r3
 800d552:	6a3b      	ldr	r3, [r7, #32]
 800d554:	f242 7110 	movw	r1, #10000	; 0x2710
 800d558:	fb01 f303 	mul.w	r3, r1, r3
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d805      	bhi.n	800d56c <USBH_MSC_Write+0xa8>
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d566:	b2db      	uxtb	r3, r3
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d104      	bne.n	800d576 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800d56c:	697b      	ldr	r3, [r7, #20]
 800d56e:	2201      	movs	r2, #1
 800d570:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800d572:	2302      	movs	r3, #2
 800d574:	e00b      	b.n	800d58e <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d576:	7afb      	ldrb	r3, [r7, #11]
 800d578:	4619      	mov	r1, r3
 800d57a:	68f8      	ldr	r0, [r7, #12]
 800d57c:	f7ff fdfc 	bl	800d178 <USBH_MSC_RdWrProcess>
 800d580:	4603      	mov	r3, r0
 800d582:	2b01      	cmp	r3, #1
 800d584:	d0e0      	beq.n	800d548 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	2201      	movs	r2, #1
 800d58a:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800d58c:	2300      	movs	r3, #0
}
 800d58e:	4618      	mov	r0, r3
 800d590:	3718      	adds	r7, #24
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}

0800d596 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b082      	sub	sp, #8
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2221      	movs	r2, #33	; 0x21
 800d5a2:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	22ff      	movs	r2, #255	; 0xff
 800d5a8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800d5bc:	2200      	movs	r2, #0
 800d5be:	2100      	movs	r1, #0
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f001 fe3b 	bl	800f23c <USBH_CtlReq>
 800d5c6:	4603      	mov	r3, r0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3708      	adds	r7, #8
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b082      	sub	sp, #8
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
 800d5d8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	22a1      	movs	r2, #161	; 0xa1
 800d5de:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	22fe      	movs	r2, #254	; 0xfe
 800d5e4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800d5f8:	2201      	movs	r2, #1
 800d5fa:	6839      	ldr	r1, [r7, #0]
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f001 fe1d 	bl	800f23c <USBH_CtlReq>
 800d602:	4603      	mov	r3, r0
}
 800d604:	4618      	mov	r0, r3
 800d606:	3708      	adds	r7, #8
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}

0800d60c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b085      	sub	sp, #20
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d61a:	69db      	ldr	r3, [r3, #28]
 800d61c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	4a09      	ldr	r2, [pc, #36]	; (800d648 <USBH_MSC_BOT_Init+0x3c>)
 800d622:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	4a09      	ldr	r2, [pc, #36]	; (800d64c <USBH_MSC_BOT_Init+0x40>)
 800d628:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2201      	movs	r2, #1
 800d62e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2201      	movs	r2, #1
 800d636:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800d63a:	2300      	movs	r3, #0
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3714      	adds	r7, #20
 800d640:	46bd      	mov	sp, r7
 800d642:	bc80      	pop	{r7}
 800d644:	4770      	bx	lr
 800d646:	bf00      	nop
 800d648:	43425355 	.word	0x43425355
 800d64c:	20304050 	.word	0x20304050

0800d650 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b088      	sub	sp, #32
 800d654:	af02      	add	r7, sp, #8
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	460b      	mov	r3, r1
 800d65a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800d65c:	2301      	movs	r3, #1
 800d65e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800d660:	2301      	movs	r3, #1
 800d662:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800d664:	2301      	movs	r3, #1
 800d666:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d668:	2300      	movs	r3, #0
 800d66a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d672:	69db      	ldr	r3, [r3, #28]
 800d674:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800d676:	2300      	movs	r3, #0
 800d678:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d680:	3b01      	subs	r3, #1
 800d682:	2b0a      	cmp	r3, #10
 800d684:	f200 822a 	bhi.w	800dadc <USBH_MSC_BOT_Process+0x48c>
 800d688:	a201      	add	r2, pc, #4	; (adr r2, 800d690 <USBH_MSC_BOT_Process+0x40>)
 800d68a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d68e:	bf00      	nop
 800d690:	0800d6bd 	.word	0x0800d6bd
 800d694:	0800d6e5 	.word	0x0800d6e5
 800d698:	0800d7a3 	.word	0x0800d7a3
 800d69c:	0800d7c1 	.word	0x0800d7c1
 800d6a0:	0800d87d 	.word	0x0800d87d
 800d6a4:	0800d89f 	.word	0x0800d89f
 800d6a8:	0800d98b 	.word	0x0800d98b
 800d6ac:	0800d9a7 	.word	0x0800d9a7
 800d6b0:	0800da31 	.word	0x0800da31
 800d6b4:	0800da61 	.word	0x0800da61
 800d6b8:	0800dac3 	.word	0x0800dac3
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800d6bc:	693b      	ldr	r3, [r7, #16]
 800d6be:	78fa      	ldrb	r2, [r7, #3]
 800d6c0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	2202      	movs	r2, #2
 800d6c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800d6d2:	693b      	ldr	r3, [r7, #16]
 800d6d4:	795b      	ldrb	r3, [r3, #5]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	9200      	str	r2, [sp, #0]
 800d6da:	221f      	movs	r2, #31
 800d6dc:	6878      	ldr	r0, [r7, #4]
 800d6de:	f002 f89e 	bl	800f81e <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800d6e2:	e20a      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	795b      	ldrb	r3, [r3, #5]
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f008 faf2 	bl	8015cd4 <USBH_LL_GetURBState>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800d6f4:	7d3b      	ldrb	r3, [r7, #20]
 800d6f6:	2b01      	cmp	r3, #1
 800d6f8:	d126      	bne.n	800d748 <USBH_MSC_BOT_Process+0xf8>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800d6fa:	693b      	ldr	r3, [r7, #16]
 800d6fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d00f      	beq.n	800d722 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800d702:	693b      	ldr	r3, [r7, #16]
 800d704:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800d708:	b25b      	sxtb	r3, r3
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	da04      	bge.n	800d718 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	2203      	movs	r2, #3
 800d712:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800d716:	e008      	b.n	800d72a <USBH_MSC_BOT_Process+0xda>
          }
          else
          {
            /* Data Direction is OUT */
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800d718:	693b      	ldr	r3, [r7, #16]
 800d71a:	2205      	movs	r2, #5
 800d71c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800d720:	e003      	b.n	800d72a <USBH_MSC_BOT_Process+0xda>
        }

        else
        {
          /* If there is NO Data Transfer Stage */
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800d722:	693b      	ldr	r3, [r7, #16]
 800d724:	2207      	movs	r2, #7
 800d726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2202      	movs	r2, #2
 800d72e:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d73e:	2200      	movs	r2, #0
 800d740:	4619      	mov	r1, r3
 800d742:	f005 fbc1 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d746:	e1cb      	b.n	800dae0 <USBH_MSC_BOT_Process+0x490>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d748:	7d3b      	ldrb	r3, [r7, #20]
 800d74a:	2b02      	cmp	r3, #2
 800d74c:	d112      	bne.n	800d774 <USBH_MSC_BOT_Process+0x124>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	2201      	movs	r2, #1
 800d752:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2202      	movs	r2, #2
 800d75a:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d76a:	2200      	movs	r2, #0
 800d76c:	4619      	mov	r1, r3
 800d76e:	f005 fbab 	bl	8012ec8 <osMessagePut>
      break;
 800d772:	e1b5      	b.n	800dae0 <USBH_MSC_BOT_Process+0x490>
        if (URB_Status == USBH_URB_STALL)
 800d774:	7d3b      	ldrb	r3, [r7, #20]
 800d776:	2b05      	cmp	r3, #5
 800d778:	f040 81b2 	bne.w	800dae0 <USBH_MSC_BOT_Process+0x490>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	220a      	movs	r2, #10
 800d780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2202      	movs	r2, #2
 800d788:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d798:	2200      	movs	r2, #0
 800d79a:	4619      	mov	r1, r3
 800d79c:	f005 fb94 	bl	8012ec8 <osMessagePut>
      break;
 800d7a0:	e19e      	b.n	800dae0 <USBH_MSC_BOT_Process+0x490>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800d7a2:	693b      	ldr	r3, [r7, #16]
 800d7a4:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	895a      	ldrh	r2, [r3, #10]
 800d7ac:	693b      	ldr	r3, [r7, #16]
 800d7ae:	791b      	ldrb	r3, [r3, #4]
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f002 f859 	bl	800f868 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800d7b6:	693b      	ldr	r3, [r7, #16]
 800d7b8:	2204      	movs	r2, #4
 800d7ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800d7be:	e19c      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	791b      	ldrb	r3, [r3, #4]
 800d7c4:	4619      	mov	r1, r3
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f008 fa84 	bl	8015cd4 <USBH_LL_GetURBState>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800d7d0:	7d3b      	ldrb	r3, [r7, #20]
 800d7d2:	2b01      	cmp	r3, #1
 800d7d4:	d13b      	bne.n	800d84e <USBH_MSC_BOT_Process+0x1fe>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d7da:	693a      	ldr	r2, [r7, #16]
 800d7dc:	8952      	ldrh	r2, [r2, #10]
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d910      	bls.n	800d804 <USBH_MSC_BOT_Process+0x1b4>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7e8:	693a      	ldr	r2, [r7, #16]
 800d7ea:	8952      	ldrh	r2, [r2, #10]
 800d7ec:	441a      	add	r2, r3
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d7f8:	693a      	ldr	r2, [r7, #16]
 800d7fa:	8952      	ldrh	r2, [r2, #10]
 800d7fc:	1a9a      	subs	r2, r3, r2
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	65da      	str	r2, [r3, #92]	; 0x5c
 800d802:	e002      	b.n	800d80a <USBH_MSC_BOT_Process+0x1ba>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	2200      	movs	r2, #0
 800d808:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d00a      	beq.n	800d828 <USBH_MSC_BOT_Process+0x1d8>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d818:	693b      	ldr	r3, [r7, #16]
 800d81a:	895a      	ldrh	r2, [r3, #10]
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	791b      	ldrb	r3, [r3, #4]
 800d820:	6878      	ldr	r0, [r7, #4]
 800d822:	f002 f821 	bl	800f868 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800d826:	e15d      	b.n	800dae4 <USBH_MSC_BOT_Process+0x494>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800d828:	693b      	ldr	r3, [r7, #16]
 800d82a:	2207      	movs	r2, #7
 800d82c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2202      	movs	r2, #2
 800d834:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d844:	2200      	movs	r2, #0
 800d846:	4619      	mov	r1, r3
 800d848:	f005 fb3e 	bl	8012ec8 <osMessagePut>
      break;
 800d84c:	e14a      	b.n	800dae4 <USBH_MSC_BOT_Process+0x494>
      else if (URB_Status == USBH_URB_STALL)
 800d84e:	7d3b      	ldrb	r3, [r7, #20]
 800d850:	2b05      	cmp	r3, #5
 800d852:	f040 8147 	bne.w	800dae4 <USBH_MSC_BOT_Process+0x494>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	2209      	movs	r2, #9
 800d85a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2202      	movs	r2, #2
 800d862:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d872:	2200      	movs	r2, #0
 800d874:	4619      	mov	r1, r3
 800d876:	f005 fb27 	bl	8012ec8 <osMessagePut>
      break;
 800d87a:	e133      	b.n	800dae4 <USBH_MSC_BOT_Process+0x494>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	891a      	ldrh	r2, [r3, #8]
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	795b      	ldrb	r3, [r3, #5]
 800d88a:	2001      	movs	r0, #1
 800d88c:	9000      	str	r0, [sp, #0]
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f001 ffc5 	bl	800f81e <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	2206      	movs	r2, #6
 800d898:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d89c:	e12d      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800d89e:	693b      	ldr	r3, [r7, #16]
 800d8a0:	795b      	ldrb	r3, [r3, #5]
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f008 fa15 	bl	8015cd4 <USBH_LL_GetURBState>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800d8ae:	7d3b      	ldrb	r3, [r7, #20]
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d13d      	bne.n	800d930 <USBH_MSC_BOT_Process+0x2e0>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8b8:	693a      	ldr	r2, [r7, #16]
 800d8ba:	8912      	ldrh	r2, [r2, #8]
 800d8bc:	4293      	cmp	r3, r2
 800d8be:	d910      	bls.n	800d8e2 <USBH_MSC_BOT_Process+0x292>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d8c6:	693a      	ldr	r2, [r7, #16]
 800d8c8:	8912      	ldrh	r2, [r2, #8]
 800d8ca:	441a      	add	r2, r3
 800d8cc:	693b      	ldr	r3, [r7, #16]
 800d8ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	8912      	ldrh	r2, [r2, #8]
 800d8da:	1a9a      	subs	r2, r3, r2
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	65da      	str	r2, [r3, #92]	; 0x5c
 800d8e0:	e002      	b.n	800d8e8 <USBH_MSC_BOT_Process+0x298>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800d8e2:	693b      	ldr	r3, [r7, #16]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d00c      	beq.n	800d90a <USBH_MSC_BOT_Process+0x2ba>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	891a      	ldrh	r2, [r3, #8]
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	795b      	ldrb	r3, [r3, #5]
 800d8fe:	2001      	movs	r0, #1
 800d900:	9000      	str	r0, [sp, #0]
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f001 ff8b 	bl	800f81e <USBH_BulkSendData>
 800d908:	e003      	b.n	800d912 <USBH_MSC_BOT_Process+0x2c2>
                            MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);
        }
        else
        {
          /* If value was 0, and successful transfer, then change the state */
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800d90a:	693b      	ldr	r3, [r7, #16]
 800d90c:	2207      	movs	r2, #7
 800d90e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2202      	movs	r2, #2
 800d916:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d926:	2200      	movs	r2, #0
 800d928:	4619      	mov	r1, r3
 800d92a:	f005 facd 	bl	8012ec8 <osMessagePut>
#endif
      }
      else
      {
      }
      break;
 800d92e:	e0db      	b.n	800dae8 <USBH_MSC_BOT_Process+0x498>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d930:	7d3b      	ldrb	r3, [r7, #20]
 800d932:	2b02      	cmp	r3, #2
 800d934:	d112      	bne.n	800d95c <USBH_MSC_BOT_Process+0x30c>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	2205      	movs	r2, #5
 800d93a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2202      	movs	r2, #2
 800d942:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d952:	2200      	movs	r2, #0
 800d954:	4619      	mov	r1, r3
 800d956:	f005 fab7 	bl	8012ec8 <osMessagePut>
      break;
 800d95a:	e0c5      	b.n	800dae8 <USBH_MSC_BOT_Process+0x498>
      else if (URB_Status == USBH_URB_STALL)
 800d95c:	7d3b      	ldrb	r3, [r7, #20]
 800d95e:	2b05      	cmp	r3, #5
 800d960:	f040 80c2 	bne.w	800dae8 <USBH_MSC_BOT_Process+0x498>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	220a      	movs	r2, #10
 800d968:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2202      	movs	r2, #2
 800d970:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d980:	2200      	movs	r2, #0
 800d982:	4619      	mov	r1, r3
 800d984:	f005 faa0 	bl	8012ec8 <osMessagePut>
      break;
 800d988:	e0ae      	b.n	800dae8 <USBH_MSC_BOT_Process+0x498>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800d98a:	693b      	ldr	r3, [r7, #16]
 800d98c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	791b      	ldrb	r3, [r3, #4]
 800d994:	220d      	movs	r2, #13
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f001 ff66 	bl	800f868 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	2208      	movs	r2, #8
 800d9a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d9a4:	e0a9      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	791b      	ldrb	r3, [r3, #4]
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f008 f991 	bl	8015cd4 <USBH_LL_GetURBState>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800d9b6:	7d3b      	ldrb	r3, [r7, #20]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d123      	bne.n	800da04 <USBH_MSC_BOT_Process+0x3b4>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d9bc:	693b      	ldr	r3, [r7, #16]
 800d9be:	2201      	movs	r2, #1
 800d9c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800d9c4:	693b      	ldr	r3, [r7, #16]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800d9cc:	6878      	ldr	r0, [r7, #4]
 800d9ce:	f000 f8c5 	bl	800db5c <USBH_MSC_DecodeCSW>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800d9d6:	7d7b      	ldrb	r3, [r7, #21]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d102      	bne.n	800d9e2 <USBH_MSC_BOT_Process+0x392>
        {
          status = USBH_OK;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	75fb      	strb	r3, [r7, #23]
 800d9e0:	e001      	b.n	800d9e6 <USBH_MSC_BOT_Process+0x396>
        }
        else
        {
          status = USBH_FAIL;
 800d9e2:	2302      	movs	r3, #2
 800d9e4:	75fb      	strb	r3, [r7, #23]
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2202      	movs	r2, #2
 800d9ea:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	f005 fa63 	bl	8012ec8 <osMessagePut>
#endif
      }
      else
      {
      }
      break;
 800da02:	e073      	b.n	800daec <USBH_MSC_BOT_Process+0x49c>
      else if (URB_Status == USBH_URB_STALL)
 800da04:	7d3b      	ldrb	r3, [r7, #20]
 800da06:	2b05      	cmp	r3, #5
 800da08:	d170      	bne.n	800daec <USBH_MSC_BOT_Process+0x49c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800da0a:	693b      	ldr	r3, [r7, #16]
 800da0c:	2209      	movs	r2, #9
 800da0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2202      	movs	r2, #2
 800da16:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800da26:	2200      	movs	r2, #0
 800da28:	4619      	mov	r1, r3
 800da2a:	f005 fa4d 	bl	8012ec8 <osMessagePut>
      break;
 800da2e:	e05d      	b.n	800daec <USBH_MSC_BOT_Process+0x49c>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800da30:	78fb      	ldrb	r3, [r7, #3]
 800da32:	2200      	movs	r2, #0
 800da34:	4619      	mov	r1, r3
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 f864 	bl	800db04 <USBH_MSC_BOT_Abort>
 800da3c:	4603      	mov	r3, r0
 800da3e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800da40:	7dbb      	ldrb	r3, [r7, #22]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d104      	bne.n	800da50 <USBH_MSC_BOT_Process+0x400>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	2207      	movs	r2, #7
 800da4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800da4e:	e04f      	b.n	800daf0 <USBH_MSC_BOT_Process+0x4a0>
      else if (error == USBH_UNRECOVERED_ERROR)
 800da50:	7dbb      	ldrb	r3, [r7, #22]
 800da52:	2b04      	cmp	r3, #4
 800da54:	d14c      	bne.n	800daf0 <USBH_MSC_BOT_Process+0x4a0>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	220b      	movs	r2, #11
 800da5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800da5e:	e047      	b.n	800daf0 <USBH_MSC_BOT_Process+0x4a0>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800da60:	78fb      	ldrb	r3, [r7, #3]
 800da62:	2201      	movs	r2, #1
 800da64:	4619      	mov	r1, r3
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f000 f84c 	bl	800db04 <USBH_MSC_BOT_Abort>
 800da6c:	4603      	mov	r3, r0
 800da6e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800da70:	7dbb      	ldrb	r3, [r7, #22]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d11d      	bne.n	800dab2 <USBH_MSC_BOT_Process+0x462>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800da76:	693b      	ldr	r3, [r7, #16]
 800da78:	795b      	ldrb	r3, [r3, #5]
 800da7a:	4619      	mov	r1, r3
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f008 f982 	bl	8015d86 <USBH_LL_GetToggle>
 800da82:	4603      	mov	r3, r0
 800da84:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800da86:	693b      	ldr	r3, [r7, #16]
 800da88:	7959      	ldrb	r1, [r3, #5]
 800da8a:	7bfb      	ldrb	r3, [r7, #15]
 800da8c:	f1c3 0301 	rsb	r3, r3, #1
 800da90:	b2db      	uxtb	r3, r3
 800da92:	461a      	mov	r2, r3
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f008 f947 	bl	8015d28 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	791b      	ldrb	r3, [r3, #4]
 800da9e:	2200      	movs	r2, #0
 800daa0:	4619      	mov	r1, r3
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f008 f940 	bl	8015d28 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800daa8:	693b      	ldr	r3, [r7, #16]
 800daaa:	2209      	movs	r2, #9
 800daac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800dab0:	e020      	b.n	800daf4 <USBH_MSC_BOT_Process+0x4a4>
        if (error == USBH_UNRECOVERED_ERROR)
 800dab2:	7dbb      	ldrb	r3, [r7, #22]
 800dab4:	2b04      	cmp	r3, #4
 800dab6:	d11d      	bne.n	800daf4 <USBH_MSC_BOT_Process+0x4a4>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800dab8:	693b      	ldr	r3, [r7, #16]
 800daba:	220b      	movs	r2, #11
 800dabc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800dac0:	e018      	b.n	800daf4 <USBH_MSC_BOT_Process+0x4a4>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7ff fd67 	bl	800d596 <USBH_MSC_BOT_REQ_Reset>
 800dac8:	4603      	mov	r3, r0
 800daca:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800dacc:	7dfb      	ldrb	r3, [r7, #23]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d112      	bne.n	800daf8 <USBH_MSC_BOT_Process+0x4a8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	2201      	movs	r2, #1
 800dad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800dada:	e00d      	b.n	800daf8 <USBH_MSC_BOT_Process+0x4a8>

    default:
      break;
 800dadc:	bf00      	nop
 800dade:	e00c      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800dae0:	bf00      	nop
 800dae2:	e00a      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800dae4:	bf00      	nop
 800dae6:	e008      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800dae8:	bf00      	nop
 800daea:	e006      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800daec:	bf00      	nop
 800daee:	e004      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800daf0:	bf00      	nop
 800daf2:	e002      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800daf4:	bf00      	nop
 800daf6:	e000      	b.n	800dafa <USBH_MSC_BOT_Process+0x4aa>
      break;
 800daf8:	bf00      	nop
  }
  return status;
 800dafa:	7dfb      	ldrb	r3, [r7, #23]
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	3718      	adds	r7, #24
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}

0800db04 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
 800db0c:	460b      	mov	r3, r1
 800db0e:	70fb      	strb	r3, [r7, #3]
 800db10:	4613      	mov	r3, r2
 800db12:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800db14:	2302      	movs	r3, #2
 800db16:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800db1e:	69db      	ldr	r3, [r3, #28]
 800db20:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800db22:	78bb      	ldrb	r3, [r7, #2]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d002      	beq.n	800db2e <USBH_MSC_BOT_Abort+0x2a>
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d009      	beq.n	800db40 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800db2c:	e011      	b.n	800db52 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800db2e:	68bb      	ldr	r3, [r7, #8]
 800db30:	79db      	ldrb	r3, [r3, #7]
 800db32:	4619      	mov	r1, r3
 800db34:	6878      	ldr	r0, [r7, #4]
 800db36:	f001 f9a6 	bl	800ee86 <USBH_ClrFeature>
 800db3a:	4603      	mov	r3, r0
 800db3c:	73fb      	strb	r3, [r7, #15]
      break;
 800db3e:	e008      	b.n	800db52 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	799b      	ldrb	r3, [r3, #6]
 800db44:	4619      	mov	r1, r3
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f001 f99d 	bl	800ee86 <USBH_ClrFeature>
 800db4c:	4603      	mov	r3, r0
 800db4e:	73fb      	strb	r3, [r7, #15]
      break;
 800db50:	bf00      	nop
  }
  return status;
 800db52:	7bfb      	ldrb	r3, [r7, #15]
}
 800db54:	4618      	mov	r0, r3
 800db56:	3710      	adds	r7, #16
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b084      	sub	sp, #16
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800db6a:	69db      	ldr	r3, [r3, #28]
 800db6c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800db6e:	2301      	movs	r3, #1
 800db70:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	791b      	ldrb	r3, [r3, #4]
 800db76:	4619      	mov	r1, r3
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f008 f819 	bl	8015bb0 <USBH_LL_GetLastXferSize>
 800db7e:	4603      	mov	r3, r0
 800db80:	2b0d      	cmp	r3, #13
 800db82:	d002      	beq.n	800db8a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800db84:	2302      	movs	r3, #2
 800db86:	73fb      	strb	r3, [r7, #15]
 800db88:	e024      	b.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800db8e:	4a14      	ldr	r2, [pc, #80]	; (800dbe0 <USBH_MSC_DecodeCSW+0x84>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d11d      	bne.n	800dbd0 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db9c:	429a      	cmp	r2, r3
 800db9e:	d119      	bne.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800dba0:	68bb      	ldr	r3, [r7, #8]
 800dba2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d102      	bne.n	800dbb0 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	73fb      	strb	r3, [r7, #15]
 800dbae:	e011      	b.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800dbb0:	68bb      	ldr	r3, [r7, #8]
 800dbb2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dbb6:	2b01      	cmp	r3, #1
 800dbb8:	d102      	bne.n	800dbc0 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	73fb      	strb	r3, [r7, #15]
 800dbbe:	e009      	b.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dbc6:	2b02      	cmp	r3, #2
 800dbc8:	d104      	bne.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800dbca:	2302      	movs	r3, #2
 800dbcc:	73fb      	strb	r3, [r7, #15]
 800dbce:	e001      	b.n	800dbd4 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800dbd0:	2302      	movs	r3, #2
 800dbd2:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800dbd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	3710      	adds	r7, #16
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	bd80      	pop	{r7, pc}
 800dbde:	bf00      	nop
 800dbe0:	53425355 	.word	0x53425355

0800dbe4 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b084      	sub	sp, #16
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
 800dbec:	460b      	mov	r3, r1
 800dbee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800dbf0:	2302      	movs	r3, #2
 800dbf2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dbfa:	69db      	ldr	r3, [r3, #28]
 800dbfc:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800dc04:	2b01      	cmp	r3, #1
 800dc06:	d002      	beq.n	800dc0e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800dc08:	2b02      	cmp	r3, #2
 800dc0a:	d021      	beq.n	800dc50 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800dc0c:	e028      	b.n	800dc60 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	2200      	movs	r2, #0
 800dc12:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	2200      	movs	r2, #0
 800dc18:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	220a      	movs	r2, #10
 800dc20:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	3363      	adds	r3, #99	; 0x63
 800dc28:	2210      	movs	r2, #16
 800dc2a:	2100      	movs	r1, #0
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f008 fa6f 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800dc32:	68bb      	ldr	r3, [r7, #8]
 800dc34:	2200      	movs	r2, #0
 800dc36:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800dc42:	68bb      	ldr	r3, [r7, #8]
 800dc44:	2202      	movs	r2, #2
 800dc46:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	73fb      	strb	r3, [r7, #15]
      break;
 800dc4e:	e007      	b.n	800dc60 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800dc50:	78fb      	ldrb	r3, [r7, #3]
 800dc52:	4619      	mov	r1, r3
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f7ff fcfb 	bl	800d650 <USBH_MSC_BOT_Process>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	73fb      	strb	r3, [r7, #15]
      break;
 800dc5e:	bf00      	nop
  }

  return error;
 800dc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc62:	4618      	mov	r0, r3
 800dc64:	3710      	adds	r7, #16
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bd80      	pop	{r7, pc}

0800dc6a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800dc6a:	b580      	push	{r7, lr}
 800dc6c:	b086      	sub	sp, #24
 800dc6e:	af00      	add	r7, sp, #0
 800dc70:	60f8      	str	r0, [r7, #12]
 800dc72:	460b      	mov	r3, r1
 800dc74:	607a      	str	r2, [r7, #4]
 800dc76:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dc82:	69db      	ldr	r3, [r3, #28]
 800dc84:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800dc8c:	2b01      	cmp	r3, #1
 800dc8e:	d002      	beq.n	800dc96 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800dc90:	2b02      	cmp	r3, #2
 800dc92:	d027      	beq.n	800dce4 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800dc94:	e05f      	b.n	800dd56 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800dc96:	693b      	ldr	r3, [r7, #16]
 800dc98:	2208      	movs	r2, #8
 800dc9a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800dc9c:	693b      	ldr	r3, [r7, #16]
 800dc9e:	2280      	movs	r2, #128	; 0x80
 800dca0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	220a      	movs	r2, #10
 800dca8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	3363      	adds	r3, #99	; 0x63
 800dcb0:	2210      	movs	r2, #16
 800dcb2:	2100      	movs	r1, #0
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f008 fa2b 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	2225      	movs	r2, #37	; 0x25
 800dcbe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	2202      	movs	r2, #2
 800dcce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800dcd2:	693b      	ldr	r3, [r7, #16]
 800dcd4:	f103 0210 	add.w	r2, r3, #16
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800dcde:	2301      	movs	r3, #1
 800dce0:	75fb      	strb	r3, [r7, #23]
      break;
 800dce2:	e038      	b.n	800dd56 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800dce4:	7afb      	ldrb	r3, [r7, #11]
 800dce6:	4619      	mov	r1, r3
 800dce8:	68f8      	ldr	r0, [r7, #12]
 800dcea:	f7ff fcb1 	bl	800d650 <USBH_MSC_BOT_Process>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800dcf2:	7dfb      	ldrb	r3, [r7, #23]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d12d      	bne.n	800dd54 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dcfe:	3303      	adds	r3, #3
 800dd00:	781b      	ldrb	r3, [r3, #0]
 800dd02:	461a      	mov	r2, r3
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd0a:	3302      	adds	r3, #2
 800dd0c:	781b      	ldrb	r3, [r3, #0]
 800dd0e:	021b      	lsls	r3, r3, #8
 800dd10:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd18:	3301      	adds	r3, #1
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800dd1e:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800dd20:	693b      	ldr	r3, [r7, #16]
 800dd22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd26:	781b      	ldrb	r3, [r3, #0]
 800dd28:	061b      	lsls	r3, r3, #24
 800dd2a:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800dd30:	693b      	ldr	r3, [r7, #16]
 800dd32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd36:	3307      	adds	r3, #7
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	b29a      	uxth	r2, r3
 800dd3c:	693b      	ldr	r3, [r7, #16]
 800dd3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd42:	3306      	adds	r3, #6
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	021b      	lsls	r3, r3, #8
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	4313      	orrs	r3, r2
 800dd4e:	b29a      	uxth	r2, r3
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	809a      	strh	r2, [r3, #4]
      break;
 800dd54:	bf00      	nop
  }

  return error;
 800dd56:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3718      	adds	r7, #24
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}

0800dd60 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b086      	sub	sp, #24
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	60f8      	str	r0, [r7, #12]
 800dd68:	460b      	mov	r3, r1
 800dd6a:	607a      	str	r2, [r7, #4]
 800dd6c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800dd6e:	2302      	movs	r3, #2
 800dd70:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dd78:	69db      	ldr	r3, [r3, #28]
 800dd7a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800dd82:	2b01      	cmp	r3, #1
 800dd84:	d002      	beq.n	800dd8c <USBH_MSC_SCSI_Inquiry+0x2c>
 800dd86:	2b02      	cmp	r3, #2
 800dd88:	d03d      	beq.n	800de06 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800dd8a:	e089      	b.n	800dea0 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	2224      	movs	r2, #36	; 0x24
 800dd90:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	2280      	movs	r2, #128	; 0x80
 800dd96:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	220a      	movs	r2, #10
 800dd9e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800dda2:	693b      	ldr	r3, [r7, #16]
 800dda4:	3363      	adds	r3, #99	; 0x63
 800dda6:	220a      	movs	r2, #10
 800dda8:	2100      	movs	r1, #0
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f008 f9b0 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	2212      	movs	r2, #18
 800ddb4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800ddb8:	7afb      	ldrb	r3, [r7, #11]
 800ddba:	015b      	lsls	r3, r3, #5
 800ddbc:	b2da      	uxtb	r2, r3
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800ddd4:	693b      	ldr	r3, [r7, #16]
 800ddd6:	2224      	movs	r2, #36	; 0x24
 800ddd8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	2200      	movs	r2, #0
 800dde0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	2201      	movs	r2, #1
 800dde8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	2202      	movs	r2, #2
 800ddf0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	f103 0210 	add.w	r2, r3, #16
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800de00:	2301      	movs	r3, #1
 800de02:	75fb      	strb	r3, [r7, #23]
      break;
 800de04:	e04c      	b.n	800dea0 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800de06:	7afb      	ldrb	r3, [r7, #11]
 800de08:	4619      	mov	r1, r3
 800de0a:	68f8      	ldr	r0, [r7, #12]
 800de0c:	f7ff fc20 	bl	800d650 <USBH_MSC_BOT_Process>
 800de10:	4603      	mov	r3, r0
 800de12:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800de14:	7dfb      	ldrb	r3, [r7, #23]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d141      	bne.n	800de9e <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800de1a:	2222      	movs	r2, #34	; 0x22
 800de1c:	2100      	movs	r1, #0
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f008 f976 	bl	8016110 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	f003 031f 	and.w	r3, r3, #31
 800de30:	b2da      	uxtb	r2, r3
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de3c:	781b      	ldrb	r3, [r3, #0]
 800de3e:	095b      	lsrs	r3, r3, #5
 800de40:	b2da      	uxtb	r2, r3
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de4c:	3301      	adds	r3, #1
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	b25b      	sxtb	r3, r3
 800de52:	2b00      	cmp	r3, #0
 800de54:	da03      	bge.n	800de5e <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	2201      	movs	r2, #1
 800de5a:	709a      	strb	r2, [r3, #2]
 800de5c:	e002      	b.n	800de64 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2200      	movs	r2, #0
 800de62:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	1cd8      	adds	r0, r3, #3
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de6e:	3308      	adds	r3, #8
 800de70:	2208      	movs	r2, #8
 800de72:	4619      	mov	r1, r3
 800de74:	f008 f93e 	bl	80160f4 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f103 000c 	add.w	r0, r3, #12
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de84:	3310      	adds	r3, #16
 800de86:	2210      	movs	r2, #16
 800de88:	4619      	mov	r1, r3
 800de8a:	f008 f933 	bl	80160f4 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	331d      	adds	r3, #29
 800de92:	693a      	ldr	r2, [r7, #16]
 800de94:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800de98:	3220      	adds	r2, #32
 800de9a:	6812      	ldr	r2, [r2, #0]
 800de9c:	601a      	str	r2, [r3, #0]
      break;
 800de9e:	bf00      	nop
  }

  return error;
 800dea0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3718      	adds	r7, #24
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}

0800deaa <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800deaa:	b580      	push	{r7, lr}
 800deac:	b086      	sub	sp, #24
 800deae:	af00      	add	r7, sp, #0
 800deb0:	60f8      	str	r0, [r7, #12]
 800deb2:	460b      	mov	r3, r1
 800deb4:	607a      	str	r2, [r7, #4]
 800deb6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800deb8:	2302      	movs	r3, #2
 800deba:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dec2:	69db      	ldr	r3, [r3, #28]
 800dec4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800dec6:	693b      	ldr	r3, [r7, #16]
 800dec8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800decc:	2b01      	cmp	r3, #1
 800dece:	d002      	beq.n	800ded6 <USBH_MSC_SCSI_RequestSense+0x2c>
 800ded0:	2b02      	cmp	r3, #2
 800ded2:	d03d      	beq.n	800df50 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800ded4:	e05d      	b.n	800df92 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800ded6:	693b      	ldr	r3, [r7, #16]
 800ded8:	220e      	movs	r2, #14
 800deda:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	2280      	movs	r2, #128	; 0x80
 800dee0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	220a      	movs	r2, #10
 800dee8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	3363      	adds	r3, #99	; 0x63
 800def0:	2210      	movs	r2, #16
 800def2:	2100      	movs	r1, #0
 800def4:	4618      	mov	r0, r3
 800def6:	f008 f90b 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	2203      	movs	r2, #3
 800defe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800df02:	7afb      	ldrb	r3, [r7, #11]
 800df04:	015b      	lsls	r3, r3, #5
 800df06:	b2da      	uxtb	r2, r3
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800df0e:	693b      	ldr	r3, [r7, #16]
 800df10:	2200      	movs	r2, #0
 800df12:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	2200      	movs	r2, #0
 800df1a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800df1e:	693b      	ldr	r3, [r7, #16]
 800df20:	220e      	movs	r2, #14
 800df22:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	2200      	movs	r2, #0
 800df2a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	2201      	movs	r2, #1
 800df32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	2202      	movs	r2, #2
 800df3a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	f103 0210 	add.w	r2, r3, #16
 800df44:	693b      	ldr	r3, [r7, #16]
 800df46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800df4a:	2301      	movs	r3, #1
 800df4c:	75fb      	strb	r3, [r7, #23]
      break;
 800df4e:	e020      	b.n	800df92 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800df50:	7afb      	ldrb	r3, [r7, #11]
 800df52:	4619      	mov	r1, r3
 800df54:	68f8      	ldr	r0, [r7, #12]
 800df56:	f7ff fb7b 	bl	800d650 <USBH_MSC_BOT_Process>
 800df5a:	4603      	mov	r3, r0
 800df5c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800df5e:	7dfb      	ldrb	r3, [r7, #23]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d115      	bne.n	800df90 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df6a:	3302      	adds	r3, #2
 800df6c:	781b      	ldrb	r3, [r3, #0]
 800df6e:	f003 030f 	and.w	r3, r3, #15
 800df72:	b2da      	uxtb	r2, r3
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df7e:	7b1a      	ldrb	r2, [r3, #12]
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800df84:	693b      	ldr	r3, [r7, #16]
 800df86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df8a:	7b5a      	ldrb	r2, [r3, #13]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	709a      	strb	r2, [r3, #2]
      break;
 800df90:	bf00      	nop
  }

  return error;
 800df92:	7dfb      	ldrb	r3, [r7, #23]
}
 800df94:	4618      	mov	r0, r3
 800df96:	3718      	adds	r7, #24
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}

0800df9c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b086      	sub	sp, #24
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	60f8      	str	r0, [r7, #12]
 800dfa4:	607a      	str	r2, [r7, #4]
 800dfa6:	603b      	str	r3, [r7, #0]
 800dfa8:	460b      	mov	r3, r1
 800dfaa:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800dfac:	2302      	movs	r3, #2
 800dfae:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dfb6:	69db      	ldr	r3, [r3, #28]
 800dfb8:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800dfba:	693b      	ldr	r3, [r7, #16]
 800dfbc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800dfc0:	2b01      	cmp	r3, #1
 800dfc2:	d002      	beq.n	800dfca <USBH_MSC_SCSI_Write+0x2e>
 800dfc4:	2b02      	cmp	r3, #2
 800dfc6:	d047      	beq.n	800e058 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800dfc8:	e04e      	b.n	800e068 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	6a3b      	ldr	r3, [r7, #32]
 800dfd4:	fb03 f202 	mul.w	r2, r3, r2
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800dfdc:	693b      	ldr	r3, [r7, #16]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dfe4:	693b      	ldr	r3, [r7, #16]
 800dfe6:	220a      	movs	r2, #10
 800dfe8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800dfec:	693b      	ldr	r3, [r7, #16]
 800dfee:	3363      	adds	r3, #99	; 0x63
 800dff0:	2210      	movs	r2, #16
 800dff2:	2100      	movs	r1, #0
 800dff4:	4618      	mov	r0, r3
 800dff6:	f008 f88b 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800dffa:	693b      	ldr	r3, [r7, #16]
 800dffc:	222a      	movs	r2, #42	; 0x2a
 800dffe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800e002:	79fa      	ldrb	r2, [r7, #7]
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800e00a:	79ba      	ldrb	r2, [r7, #6]
 800e00c:	693b      	ldr	r3, [r7, #16]
 800e00e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800e012:	797a      	ldrb	r2, [r7, #5]
 800e014:	693b      	ldr	r3, [r7, #16]
 800e016:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800e01a:	1d3b      	adds	r3, r7, #4
 800e01c:	781a      	ldrb	r2, [r3, #0]
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800e024:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800e02e:	f107 0320 	add.w	r3, r7, #32
 800e032:	781a      	ldrb	r2, [r3, #0]
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	2201      	movs	r2, #1
 800e03e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800e042:	693b      	ldr	r3, [r7, #16]
 800e044:	2202      	movs	r2, #2
 800e046:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	683a      	ldr	r2, [r7, #0]
 800e04e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800e052:	2301      	movs	r3, #1
 800e054:	75fb      	strb	r3, [r7, #23]
      break;
 800e056:	e007      	b.n	800e068 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800e058:	7afb      	ldrb	r3, [r7, #11]
 800e05a:	4619      	mov	r1, r3
 800e05c:	68f8      	ldr	r0, [r7, #12]
 800e05e:	f7ff faf7 	bl	800d650 <USBH_MSC_BOT_Process>
 800e062:	4603      	mov	r3, r0
 800e064:	75fb      	strb	r3, [r7, #23]
      break;
 800e066:	bf00      	nop
  }

  return error;
 800e068:	7dfb      	ldrb	r3, [r7, #23]
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3718      	adds	r7, #24
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}

0800e072 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800e072:	b580      	push	{r7, lr}
 800e074:	b086      	sub	sp, #24
 800e076:	af00      	add	r7, sp, #0
 800e078:	60f8      	str	r0, [r7, #12]
 800e07a:	607a      	str	r2, [r7, #4]
 800e07c:	603b      	str	r3, [r7, #0]
 800e07e:	460b      	mov	r3, r1
 800e080:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800e082:	2302      	movs	r3, #2
 800e084:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e08c:	69db      	ldr	r3, [r3, #28]
 800e08e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800e090:	693b      	ldr	r3, [r7, #16]
 800e092:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800e096:	2b01      	cmp	r3, #1
 800e098:	d002      	beq.n	800e0a0 <USBH_MSC_SCSI_Read+0x2e>
 800e09a:	2b02      	cmp	r3, #2
 800e09c:	d047      	beq.n	800e12e <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800e09e:	e04e      	b.n	800e13e <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800e0a6:	461a      	mov	r2, r3
 800e0a8:	6a3b      	ldr	r3, [r7, #32]
 800e0aa:	fb03 f202 	mul.w	r2, r3, r2
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	2280      	movs	r2, #128	; 0x80
 800e0b6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800e0ba:	693b      	ldr	r3, [r7, #16]
 800e0bc:	220a      	movs	r2, #10
 800e0be:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	3363      	adds	r3, #99	; 0x63
 800e0c6:	2210      	movs	r2, #16
 800e0c8:	2100      	movs	r1, #0
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f008 f820 	bl	8016110 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	2228      	movs	r2, #40	; 0x28
 800e0d4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800e0d8:	79fa      	ldrb	r2, [r7, #7]
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800e0e0:	79ba      	ldrb	r2, [r7, #6]
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800e0e8:	797a      	ldrb	r2, [r7, #5]
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800e0f0:	1d3b      	adds	r3, r7, #4
 800e0f2:	781a      	ldrb	r2, [r3, #0]
 800e0f4:	693b      	ldr	r3, [r7, #16]
 800e0f6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800e0fa:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800e104:	f107 0320 	add.w	r3, r7, #32
 800e108:	781a      	ldrb	r2, [r3, #0]
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800e110:	693b      	ldr	r3, [r7, #16]
 800e112:	2201      	movs	r2, #1
 800e114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800e118:	693b      	ldr	r3, [r7, #16]
 800e11a:	2202      	movs	r2, #2
 800e11c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800e120:	693b      	ldr	r3, [r7, #16]
 800e122:	683a      	ldr	r2, [r7, #0]
 800e124:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800e128:	2301      	movs	r3, #1
 800e12a:	75fb      	strb	r3, [r7, #23]
      break;
 800e12c:	e007      	b.n	800e13e <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800e12e:	7afb      	ldrb	r3, [r7, #11]
 800e130:	4619      	mov	r1, r3
 800e132:	68f8      	ldr	r0, [r7, #12]
 800e134:	f7ff fa8c 	bl	800d650 <USBH_MSC_BOT_Process>
 800e138:	4603      	mov	r3, r0
 800e13a:	75fb      	strb	r3, [r7, #23]
      break;
 800e13c:	bf00      	nop
  }

  return error;
 800e13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e140:	4618      	mov	r0, r3
 800e142:	3718      	adds	r7, #24
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800e148:	b5b0      	push	{r4, r5, r7, lr}
 800e14a:	b090      	sub	sp, #64	; 0x40
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	60f8      	str	r0, [r7, #12]
 800e150:	60b9      	str	r1, [r7, #8]
 800e152:	4613      	mov	r3, r2
 800e154:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d101      	bne.n	800e160 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800e15c:	2302      	movs	r3, #2
 800e15e:	e04d      	b.n	800e1fc <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	79fa      	ldrb	r2, [r7, #7]
 800e164:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	2200      	movs	r2, #0
 800e16c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800e178:	68f8      	ldr	r0, [r7, #12]
 800e17a:	f000 f847 	bl	800e20c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	2200      	movs	r2, #0
 800e182:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2200      	movs	r2, #0
 800e18a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  phost->device.is_disconnected = 0U;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	2200      	movs	r2, #0
 800e192:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.is_ReEnumerated = 0U;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	2200      	movs	r2, #0
 800e19a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320

  /* Assign User process */
  if (pUsrFunc != NULL)
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d003      	beq.n	800e1ac <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	68ba      	ldr	r2, [r7, #8]
 800e1a8:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800e1ac:	4b15      	ldr	r3, [pc, #84]	; (800e204 <USBH_Init+0xbc>)
 800e1ae:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800e1b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e1b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800e1b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e1bc:	2100      	movs	r1, #0
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f004 fe59 	bl	8012e76 <osMessageCreate>
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800e1cc:	4b0e      	ldr	r3, [pc, #56]	; (800e208 <USBH_Init+0xc0>)
 800e1ce:	f107 0414 	add.w	r4, r7, #20
 800e1d2:	461d      	mov	r5, r3
 800e1d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e1d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e1d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e1dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800e1e0:	f107 0314 	add.w	r3, r7, #20
 800e1e4:	68f9      	ldr	r1, [r7, #12]
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f004 fd1b 	bl	8012c22 <osThreadCreate>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800e1f4:	68f8      	ldr	r0, [r7, #12]
 800e1f6:	f007 fc27 	bl	8015a48 <USBH_LL_Init>

  return USBH_OK;
 800e1fa:	2300      	movs	r3, #0
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	3740      	adds	r7, #64	; 0x40
 800e200:	46bd      	mov	sp, r7
 800e202:	bdb0      	pop	{r4, r5, r7, pc}
 800e204:	0801a890 	.word	0x0801a890
 800e208:	0801a8a0 	.word	0x0801a8a0

0800e20c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b085      	sub	sp, #20
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800e214:	2300      	movs	r3, #0
 800e216:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e218:	2300      	movs	r3, #0
 800e21a:	60fb      	str	r3, [r7, #12]
 800e21c:	e008      	b.n	800e230 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	68fa      	ldr	r2, [r7, #12]
 800e222:	32e0      	adds	r2, #224	; 0xe0
 800e224:	2100      	movs	r1, #0
 800e226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	3301      	adds	r3, #1
 800e22e:	60fb      	str	r3, [r7, #12]
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	2b0e      	cmp	r3, #14
 800e234:	d9f3      	bls.n	800e21e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e236:	2300      	movs	r3, #0
 800e238:	60fb      	str	r3, [r7, #12]
 800e23a:	e009      	b.n	800e250 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 800e23c:	687a      	ldr	r2, [r7, #4]
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	4413      	add	r3, r2
 800e242:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e246:	2200      	movs	r2, #0
 800e248:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	3301      	adds	r3, #1
 800e24e:	60fb      	str	r3, [r7, #12]
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e256:	d3f1      	bcc.n	800e23c <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2200      	movs	r2, #0
 800e25c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	2200      	movs	r2, #0
 800e262:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2201      	movs	r2, #1
 800e268:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	2200      	movs	r2, #0
 800e26e:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0

  phost->Control.state = CTRL_SETUP;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2201      	movs	r2, #1
 800e276:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2240      	movs	r2, #64	; 0x40
 800e27c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	2200      	movs	r2, #0
 800e282:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2200      	movs	r2, #0
 800e288:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2201      	movs	r2, #1
 800e290:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800e294:	2300      	movs	r3, #0
}
 800e296:	4618      	mov	r0, r3
 800e298:	3714      	adds	r7, #20
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bc80      	pop	{r7}
 800e29e:	4770      	bx	lr

0800e2a0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	b085      	sub	sp, #20
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
 800e2a8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d017      	beq.n	800e2e4 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d10f      	bne.n	800e2de <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e2c4:	1c59      	adds	r1, r3, #1
 800e2c6:	687a      	ldr	r2, [r7, #4]
 800e2c8:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800e2cc:	687a      	ldr	r2, [r7, #4]
 800e2ce:	33dc      	adds	r3, #220	; 0xdc
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	4413      	add	r3, r2
 800e2d4:	683a      	ldr	r2, [r7, #0]
 800e2d6:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	73fb      	strb	r3, [r7, #15]
 800e2dc:	e004      	b.n	800e2e8 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800e2de:	2302      	movs	r3, #2
 800e2e0:	73fb      	strb	r3, [r7, #15]
 800e2e2:	e001      	b.n	800e2e8 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800e2e4:	2302      	movs	r3, #2
 800e2e6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e2e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	3714      	adds	r7, #20
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bc80      	pop	{r7}
 800e2f2:	4770      	bx	lr

0800e2f4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	460b      	mov	r3, r1
 800e2fe:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800e300:	2300      	movs	r3, #0
 800e302:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	f893 333a 	ldrb.w	r3, [r3, #826]	; 0x33a
 800e30a:	78fa      	ldrb	r2, [r7, #3]
 800e30c:	429a      	cmp	r2, r3
 800e30e:	d204      	bcs.n	800e31a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	78fa      	ldrb	r2, [r7, #3]
 800e314:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 800e318:	e001      	b.n	800e31e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800e31a:	2302      	movs	r3, #2
 800e31c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e31e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e320:	4618      	mov	r0, r3
 800e322:	3714      	adds	r7, #20
 800e324:	46bd      	mov	sp, r7
 800e326:	bc80      	pop	{r7}
 800e328:	4770      	bx	lr

0800e32a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800e32a:	b480      	push	{r7}
 800e32c:	b087      	sub	sp, #28
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
 800e332:	4608      	mov	r0, r1
 800e334:	4611      	mov	r1, r2
 800e336:	461a      	mov	r2, r3
 800e338:	4603      	mov	r3, r0
 800e33a:	70fb      	strb	r3, [r7, #3]
 800e33c:	460b      	mov	r3, r1
 800e33e:	70bb      	strb	r3, [r7, #2]
 800e340:	4613      	mov	r3, r2
 800e342:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800e344:	2300      	movs	r3, #0
 800e346:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800e348:	2300      	movs	r3, #0
 800e34a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f203 3336 	addw	r3, r3, #822	; 0x336
 800e352:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e354:	e025      	b.n	800e3a2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800e356:	7dfb      	ldrb	r3, [r7, #23]
 800e358:	221a      	movs	r2, #26
 800e35a:	fb02 f303 	mul.w	r3, r2, r3
 800e35e:	3308      	adds	r3, #8
 800e360:	68fa      	ldr	r2, [r7, #12]
 800e362:	4413      	add	r3, r2
 800e364:	3302      	adds	r3, #2
 800e366:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	795b      	ldrb	r3, [r3, #5]
 800e36c:	78fa      	ldrb	r2, [r7, #3]
 800e36e:	429a      	cmp	r2, r3
 800e370:	d002      	beq.n	800e378 <USBH_FindInterface+0x4e>
 800e372:	78fb      	ldrb	r3, [r7, #3]
 800e374:	2bff      	cmp	r3, #255	; 0xff
 800e376:	d111      	bne.n	800e39c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e37c:	78ba      	ldrb	r2, [r7, #2]
 800e37e:	429a      	cmp	r2, r3
 800e380:	d002      	beq.n	800e388 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e382:	78bb      	ldrb	r3, [r7, #2]
 800e384:	2bff      	cmp	r3, #255	; 0xff
 800e386:	d109      	bne.n	800e39c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e388:	693b      	ldr	r3, [r7, #16]
 800e38a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e38c:	787a      	ldrb	r2, [r7, #1]
 800e38e:	429a      	cmp	r2, r3
 800e390:	d002      	beq.n	800e398 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e392:	787b      	ldrb	r3, [r7, #1]
 800e394:	2bff      	cmp	r3, #255	; 0xff
 800e396:	d101      	bne.n	800e39c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800e398:	7dfb      	ldrb	r3, [r7, #23]
 800e39a:	e006      	b.n	800e3aa <USBH_FindInterface+0x80>
    }
    if_ix++;
 800e39c:	7dfb      	ldrb	r3, [r7, #23]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e3a2:	7dfb      	ldrb	r3, [r7, #23]
 800e3a4:	2b01      	cmp	r3, #1
 800e3a6:	d9d6      	bls.n	800e356 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800e3a8:	23ff      	movs	r3, #255	; 0xff
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	371c      	adds	r7, #28
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bc80      	pop	{r7}
 800e3b2:	4770      	bx	lr

0800e3b4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f007 fb7f 	bl	8015ac0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800e3c2:	2101      	movs	r1, #1
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f007 fc98 	bl	8015cfa <USBH_LL_DriverVBUS>

  return USBH_OK;
 800e3ca:	2300      	movs	r3, #0
}
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	3708      	adds	r7, #8
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	bd80      	pop	{r7, pc}

0800e3d4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b088      	sub	sp, #32
 800e3d8:	af04      	add	r7, sp, #16
 800e3da:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800e3dc:	2302      	movs	r3, #2
 800e3de:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	d102      	bne.n	800e3f6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	2203      	movs	r2, #3
 800e3f4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	781b      	ldrb	r3, [r3, #0]
 800e3fa:	b2db      	uxtb	r3, r3
 800e3fc:	2b0b      	cmp	r3, #11
 800e3fe:	f200 81e4 	bhi.w	800e7ca <USBH_Process+0x3f6>
 800e402:	a201      	add	r2, pc, #4	; (adr r2, 800e408 <USBH_Process+0x34>)
 800e404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e408:	0800e439 	.word	0x0800e439
 800e40c:	0800e477 	.word	0x0800e477
 800e410:	0800e48b 	.word	0x0800e48b
 800e414:	0800e749 	.word	0x0800e749
 800e418:	0800e7cb 	.word	0x0800e7cb
 800e41c:	0800e54b 	.word	0x0800e54b
 800e420:	0800e6e3 	.word	0x0800e6e3
 800e424:	0800e57b 	.word	0x0800e57b
 800e428:	0800e5b7 	.word	0x0800e5b7
 800e42c:	0800e5f1 	.word	0x0800e5f1
 800e430:	0800e639 	.word	0x0800e639
 800e434:	0800e731 	.word	0x0800e731
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e43e:	b2db      	uxtb	r3, r3
 800e440:	2b00      	cmp	r3, #0
 800e442:	f000 81c4 	beq.w	800e7ce <USBH_Process+0x3fa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2201      	movs	r2, #1
 800e44a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800e44c:	20c8      	movs	r0, #200	; 0xc8
 800e44e:	f007 fcc9 	bl	8015de4 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f007 fb91 	bl	8015b7a <USBH_LL_ResetPort>

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	2201      	movs	r2, #1
 800e45c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e46c:	2200      	movs	r2, #0
 800e46e:	4619      	mov	r1, r3
 800e470:	f004 fd2a 	bl	8012ec8 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e474:	e1ab      	b.n	800e7ce <USBH_Process+0x3fa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800e47c:	2b01      	cmp	r3, #1
 800e47e:	f040 81a8 	bne.w	800e7d2 <USBH_Process+0x3fe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->gState = HOST_DEV_ATTACHED;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2202      	movs	r2, #2
 800e486:	701a      	strb	r2, [r3, #0]
      }
      break;
 800e488:	e1a3      	b.n	800e7d2 <USBH_Process+0x3fe>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e490:	2b00      	cmp	r3, #0
 800e492:	d005      	beq.n	800e4a0 <USBH_Process+0xcc>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e49a:	2104      	movs	r1, #4
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800e4a0:	2064      	movs	r0, #100	; 0x64
 800e4a2:	f007 fc9f 	bl	8015de4 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f007 fb40 	bl	8015b2c <USBH_LL_GetSpeed>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	461a      	mov	r2, r3
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2205      	movs	r2, #5
 800e4ba:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800e4bc:	2100      	movs	r1, #0
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f001 fa1f 	bl	800f902 <USBH_AllocPipe>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800e4cc:	2180      	movs	r1, #128	; 0x80
 800e4ce:	6878      	ldr	r0, [r7, #4]
 800e4d0:	f001 fa17 	bl	800f902 <USBH_AllocPipe>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	461a      	mov	r2, r3
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	711a      	strb	r2, [r3, #4]


      /* Open Control pipes */
      USBH_OpenPipe(phost,
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	7919      	ldrb	r1, [r3, #4]
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->Control.pipe_in,
                    0x80U,
                    phost->device.address,
                    phost->device.speed,
                    USBH_EP_CONTROL,
                    (uint16_t)phost->Control.pipe_size);
 800e4ec:	687a      	ldr	r2, [r7, #4]
 800e4ee:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost,
 800e4f0:	b292      	uxth	r2, r2
 800e4f2:	9202      	str	r2, [sp, #8]
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	9201      	str	r2, [sp, #4]
 800e4f8:	9300      	str	r3, [sp, #0]
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	2280      	movs	r2, #128	; 0x80
 800e4fe:	6878      	ldr	r0, [r7, #4]
 800e500:	f001 f9d0 	bl	800f8a4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost,
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	7959      	ldrb	r1, [r3, #5]
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->Control.pipe_out,
                    0x00U,
                    phost->device.address,
                    phost->device.speed,
                    USBH_EP_CONTROL,
                    (uint16_t)phost->Control.pipe_size);
 800e514:	687a      	ldr	r2, [r7, #4]
 800e516:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost,
 800e518:	b292      	uxth	r2, r2
 800e51a:	9202      	str	r2, [sp, #8]
 800e51c:	2200      	movs	r2, #0
 800e51e:	9201      	str	r2, [sp, #4]
 800e520:	9300      	str	r3, [sp, #0]
 800e522:	4603      	mov	r3, r0
 800e524:	2200      	movs	r2, #0
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f001 f9bc 	bl	800f8a4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2201      	movs	r2, #1
 800e530:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e540:	2200      	movs	r2, #0
 800e542:	4619      	mov	r1, r3
 800e544:	f004 fcc0 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e548:	e14c      	b.n	800e7e4 <USBH_Process+0x410>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      if (USBH_HandleEnum(phost) == USBH_OK)
 800e54a:	6878      	ldr	r0, [r7, #4]
 800e54c:	f000 f950 	bl	800e7f0 <USBH_HandleEnum>
 800e550:	4603      	mov	r3, r0
 800e552:	2b00      	cmp	r3, #0
 800e554:	f040 813f 	bne.w	800e7d6 <USBH_Process+0x402>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2200      	movs	r2, #0
 800e55c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800e566:	2b01      	cmp	r3, #1
 800e568:	d103      	bne.n	800e572 <USBH_Process+0x19e>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2208      	movs	r2, #8
 800e56e:	701a      	strb	r2, [r3, #0]
        {
          phost->gState = HOST_INPUT;
        }

      }
      break;
 800e570:	e131      	b.n	800e7d6 <USBH_Process+0x402>
          phost->gState = HOST_INPUT;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2207      	movs	r2, #7
 800e576:	701a      	strb	r2, [r3, #0]
      break;
 800e578:	e12d      	b.n	800e7d6 <USBH_Process+0x402>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e580:	2b00      	cmp	r3, #0
 800e582:	f000 812a 	beq.w	800e7da <USBH_Process+0x406>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e58c:	2101      	movs	r1, #1
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2208      	movs	r2, #8
 800e596:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2205      	movs	r2, #5
 800e59c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	f004 fc8a 	bl	8012ec8 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800e5b4:	e111      	b.n	800e7da <USBH_Process+0x406>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800e5bc:	b29b      	uxth	r3, r3
 800e5be:	4619      	mov	r1, r3
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f000 fc19 	bl	800edf8 <USBH_SetCfg>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d102      	bne.n	800e5d2 <USBH_Process+0x1fe>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2209      	movs	r2, #9
 800e5d0:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2201      	movs	r2, #1
 800e5d6:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	4619      	mov	r1, r3
 800e5ea:	f004 fc6d 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e5ee:	e0f9      	b.n	800e7e4 <USBH_Process+0x410>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800e5f6:	f003 0320 	and.w	r3, r3, #32
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00a      	beq.n	800e614 <USBH_Process+0x240>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800e5fe:	2101      	movs	r1, #1
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f000 fc1c 	bl	800ee3e <USBH_SetFeature>
 800e606:	4603      	mov	r3, r0
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d106      	bne.n	800e61a <USBH_Process+0x246>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	220a      	movs	r2, #10
 800e610:	701a      	strb	r2, [r3, #0]
 800e612:	e002      	b.n	800e61a <USBH_Process+0x246>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	220a      	movs	r2, #10
 800e618:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2201      	movs	r2, #1
 800e61e:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e62e:	2200      	movs	r2, #0
 800e630:	4619      	mov	r1, r3
 800e632:	f004 fc49 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e636:	e0d5      	b.n	800e7e4 <USBH_Process+0x410>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d040      	beq.n	800e6c4 <USBH_Process+0x2f0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2200      	movs	r2, #0
 800e646:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e64a:	2300      	movs	r3, #0
 800e64c:	73fb      	strb	r3, [r7, #15]
 800e64e:	e017      	b.n	800e680 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800e650:	7bfb      	ldrb	r3, [r7, #15]
 800e652:	687a      	ldr	r2, [r7, #4]
 800e654:	33dc      	adds	r3, #220	; 0xdc
 800e656:	009b      	lsls	r3, r3, #2
 800e658:	4413      	add	r3, r2
 800e65a:	685b      	ldr	r3, [r3, #4]
 800e65c:	791a      	ldrb	r2, [r3, #4]
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	f893 3345 	ldrb.w	r3, [r3, #837]	; 0x345
 800e664:	429a      	cmp	r2, r3
 800e666:	d108      	bne.n	800e67a <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 800e668:	7bfb      	ldrb	r3, [r7, #15]
 800e66a:	687a      	ldr	r2, [r7, #4]
 800e66c:	33dc      	adds	r3, #220	; 0xdc
 800e66e:	009b      	lsls	r3, r3, #2
 800e670:	4413      	add	r3, r2
 800e672:	685a      	ldr	r2, [r3, #4]
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e67a:	7bfb      	ldrb	r3, [r7, #15]
 800e67c:	3301      	adds	r3, #1
 800e67e:	73fb      	strb	r3, [r7, #15]
 800e680:	7bfb      	ldrb	r3, [r7, #15]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d0e4      	beq.n	800e650 <USBH_Process+0x27c>
          }
        }

        if (phost->pActiveClass != NULL)
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d016      	beq.n	800e6be <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e696:	689b      	ldr	r3, [r3, #8]
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	4798      	blx	r3
 800e69c:	4603      	mov	r3, r0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d109      	bne.n	800e6b6 <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	2206      	movs	r2, #6
 800e6a6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e6ae:	2103      	movs	r1, #3
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	4798      	blx	r3
 800e6b4:	e006      	b.n	800e6c4 <USBH_Process+0x2f0>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	220d      	movs	r2, #13
 800e6ba:	701a      	strb	r2, [r3, #0]
 800e6bc:	e002      	b.n	800e6c4 <USBH_Process+0x2f0>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	220d      	movs	r2, #13
 800e6c2:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2205      	movs	r2, #5
 800e6c8:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e6d8:	2200      	movs	r2, #0
 800e6da:	4619      	mov	r1, r3
 800e6dc:	f004 fbf4 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e6e0:	e080      	b.n	800e7e4 <USBH_Process+0x410>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00f      	beq.n	800e70c <USBH_Process+0x338>
      {
        status = phost->pActiveClass->Requests(phost);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e6f2:	691b      	ldr	r3, [r3, #16]
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	4798      	blx	r3
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800e6fc:	7bbb      	ldrb	r3, [r7, #14]
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	2b00      	cmp	r3, #0
 800e702:	d16c      	bne.n	800e7de <USBH_Process+0x40a>
        {
          phost->gState = HOST_CLASS;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	220b      	movs	r2, #11
 800e708:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e70a:	e068      	b.n	800e7de <USBH_Process+0x40a>
        phost->gState = HOST_ABORT_STATE;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	220d      	movs	r2, #13
 800e710:	701a      	strb	r2, [r3, #0]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2205      	movs	r2, #5
 800e716:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e726:	2200      	movs	r2, #0
 800e728:	4619      	mov	r1, r3
 800e72a:	f004 fbcd 	bl	8012ec8 <osMessagePut>
      break;
 800e72e:	e056      	b.n	800e7de <USBH_Process+0x40a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e736:	2b00      	cmp	r3, #0
 800e738:	d053      	beq.n	800e7e2 <USBH_Process+0x40e>
      {
        phost->pActiveClass->BgndProcess(phost);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e740:	695b      	ldr	r3, [r3, #20]
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	4798      	blx	r3
      }
      break;
 800e746:	e04c      	b.n	800e7e2 <USBH_Process+0x40e>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2200      	movs	r2, #0
 800e74c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

      DeInitStateMachine(phost);
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f7ff fd5b 	bl	800e20c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d009      	beq.n	800e774 <USBH_Process+0x3a0>
      {
        phost->pActiveClass->DeInit(phost);
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e766:	68db      	ldr	r3, [r3, #12]
 800e768:	6878      	ldr	r0, [r7, #4]
 800e76a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	2200      	movs	r2, #0
 800e770:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      }

      if (phost->pUser != NULL)
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d005      	beq.n	800e78a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800e784:	2105      	movs	r1, #5
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800e790:	b2db      	uxtb	r3, r3
 800e792:	2b01      	cmp	r3, #1
 800e794:	d107      	bne.n	800e7a6 <USBH_Process+0x3d2>
      {
        phost->device.is_ReEnumerated = 0U;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2200      	movs	r2, #0
 800e79a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800e79e:	6878      	ldr	r0, [r7, #4]
 800e7a0:	f7ff fe08 	bl	800e3b4 <USBH_Start>
 800e7a4:	e002      	b.n	800e7ac <USBH_Process+0x3d8>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f007 f98a 	bl	8015ac0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2201      	movs	r2, #1
 800e7b0:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	4619      	mov	r1, r3
 800e7c4:	f004 fb80 	bl	8012ec8 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e7c8:	e00c      	b.n	800e7e4 <USBH_Process+0x410>

    case HOST_ABORT_STATE:
    default :
      break;
 800e7ca:	bf00      	nop
 800e7cc:	e00a      	b.n	800e7e4 <USBH_Process+0x410>
      break;
 800e7ce:	bf00      	nop
 800e7d0:	e008      	b.n	800e7e4 <USBH_Process+0x410>
      break;
 800e7d2:	bf00      	nop
 800e7d4:	e006      	b.n	800e7e4 <USBH_Process+0x410>
      break;
 800e7d6:	bf00      	nop
 800e7d8:	e004      	b.n	800e7e4 <USBH_Process+0x410>
    break;
 800e7da:	bf00      	nop
 800e7dc:	e002      	b.n	800e7e4 <USBH_Process+0x410>
      break;
 800e7de:	bf00      	nop
 800e7e0:	e000      	b.n	800e7e4 <USBH_Process+0x410>
      break;
 800e7e2:	bf00      	nop
  }
  return USBH_OK;
 800e7e4:	2300      	movs	r3, #0
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3710      	adds	r7, #16
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}
 800e7ee:	bf00      	nop

0800e7f0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b088      	sub	sp, #32
 800e7f4:	af04      	add	r7, sp, #16
 800e7f6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	785b      	ldrb	r3, [r3, #1]
 800e800:	2b07      	cmp	r3, #7
 800e802:	f200 8132 	bhi.w	800ea6a <USBH_HandleEnum+0x27a>
 800e806:	a201      	add	r2, pc, #4	; (adr r2, 800e80c <USBH_HandleEnum+0x1c>)
 800e808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e80c:	0800e82d 	.word	0x0800e82d
 800e810:	0800e89f 	.word	0x0800e89f
 800e814:	0800e8b7 	.word	0x0800e8b7
 800e818:	0800e92d 	.word	0x0800e92d
 800e81c:	0800e945 	.word	0x0800e945
 800e820:	0800e963 	.word	0x0800e963
 800e824:	0800e9cf 	.word	0x0800e9cf
 800e828:	0800ea1f 	.word	0x0800ea1f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      if (USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800e82c:	2108      	movs	r1, #8
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f000 fa12 	bl	800ec58 <USBH_Get_DevDesc>
 800e834:	4603      	mov	r3, r0
 800e836:	2b00      	cmp	r3, #0
 800e838:	f040 8119 	bne.w	800ea6e <USBH_HandleEnum+0x27e>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	f893 232b 	ldrb.w	r2, [r3, #811]	; 0x32b
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2201      	movs	r2, #1
 800e84a:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost,
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	7919      	ldrb	r1, [r3, #4]
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->Control.pipe_in,
                      0x80U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e85c:	687a      	ldr	r2, [r7, #4]
 800e85e:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 800e860:	b292      	uxth	r2, r2
 800e862:	9202      	str	r2, [sp, #8]
 800e864:	2200      	movs	r2, #0
 800e866:	9201      	str	r2, [sp, #4]
 800e868:	9300      	str	r3, [sp, #0]
 800e86a:	4603      	mov	r3, r0
 800e86c:	2280      	movs	r2, #128	; 0x80
 800e86e:	6878      	ldr	r0, [r7, #4]
 800e870:	f001 f818 	bl	800f8a4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost,
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	7959      	ldrb	r1, [r3, #5]
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->Control.pipe_out,
                      0x00U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e884:	687a      	ldr	r2, [r7, #4]
 800e886:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 800e888:	b292      	uxth	r2, r2
 800e88a:	9202      	str	r2, [sp, #8]
 800e88c:	2200      	movs	r2, #0
 800e88e:	9201      	str	r2, [sp, #4]
 800e890:	9300      	str	r3, [sp, #0]
 800e892:	4603      	mov	r3, r0
 800e894:	2200      	movs	r2, #0
 800e896:	6878      	ldr	r0, [r7, #4]
 800e898:	f001 f804 	bl	800f8a4 <USBH_OpenPipe>
      }
      break;
 800e89c:	e0e7      	b.n	800ea6e <USBH_HandleEnum+0x27e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      if (USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE) == USBH_OK)
 800e89e:	2112      	movs	r1, #18
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f000 f9d9 	bl	800ec58 <USBH_Get_DevDesc>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f040 80e2 	bne.w	800ea72 <USBH_HandleEnum+0x282>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2202      	movs	r2, #2
 800e8b2:	705a      	strb	r2, [r3, #1]

      }
      break;
 800e8b4:	e0dd      	b.n	800ea72 <USBH_HandleEnum+0x282>

    case ENUM_SET_ADDR:
      /* set address */
      if (USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800e8b6:	2101      	movs	r1, #1
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f000 fa79 	bl	800edb0 <USBH_SetAddress>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	f040 80d8 	bne.w	800ea76 <USBH_HandleEnum+0x286>
      {
        USBH_Delay(2U);
 800e8c6:	2002      	movs	r0, #2
 800e8c8:	f007 fa8c 	bl	8015de4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2203      	movs	r2, #3
 800e8d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost,
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	7919      	ldrb	r1, [r3, #4]
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->Control.pipe_in,
                      0x80U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e8ea:	687a      	ldr	r2, [r7, #4]
 800e8ec:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 800e8ee:	b292      	uxth	r2, r2
 800e8f0:	9202      	str	r2, [sp, #8]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	9201      	str	r2, [sp, #4]
 800e8f6:	9300      	str	r3, [sp, #0]
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	2280      	movs	r2, #128	; 0x80
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f000 ffd1 	bl	800f8a4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost,
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	7959      	ldrb	r1, [r3, #5]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->Control.pipe_out,
                      0x00U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e912:	687a      	ldr	r2, [r7, #4]
 800e914:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 800e916:	b292      	uxth	r2, r2
 800e918:	9202      	str	r2, [sp, #8]
 800e91a:	2200      	movs	r2, #0
 800e91c:	9201      	str	r2, [sp, #4]
 800e91e:	9300      	str	r3, [sp, #0]
 800e920:	4603      	mov	r3, r0
 800e922:	2200      	movs	r2, #0
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f000 ffbd 	bl	800f8a4 <USBH_OpenPipe>
      }
      break;
 800e92a:	e0a4      	b.n	800ea76 <USBH_HandleEnum+0x286>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      if (USBH_Get_CfgDesc(phost,
 800e92c:	2109      	movs	r1, #9
 800e92e:	6878      	ldr	r0, [r7, #4]
 800e930:	f000 f9ba 	bl	800eca8 <USBH_Get_CfgDesc>
 800e934:	4603      	mov	r3, r0
 800e936:	2b00      	cmp	r3, #0
 800e938:	f040 809f 	bne.w	800ea7a <USBH_HandleEnum+0x28a>
                           USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	2204      	movs	r2, #4
 800e940:	705a      	strb	r2, [r3, #1]
      }
      break;
 800e942:	e09a      	b.n	800ea7a <USBH_HandleEnum+0x28a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      if (USBH_Get_CfgDesc(phost,
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	f8b3 3338 	ldrh.w	r3, [r3, #824]	; 0x338
 800e94a:	4619      	mov	r1, r3
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f000 f9ab 	bl	800eca8 <USBH_Get_CfgDesc>
 800e952:	4603      	mov	r3, r0
 800e954:	2b00      	cmp	r3, #0
 800e956:	f040 8092 	bne.w	800ea7e <USBH_HandleEnum+0x28e>
                           phost->device.CfgDesc.wTotalLength) == USBH_OK)
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2205      	movs	r2, #5
 800e95e:	705a      	strb	r2, [r3, #1]
      }
      break;
 800e960:	e08d      	b.n	800ea7e <USBH_HandleEnum+0x28e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d01e      	beq.n	800e9aa <USBH_HandleEnum+0x1ba>
      {
        /* Check that Manufacturer String is available */

        if (USBH_Get_StringDesc(phost,
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                                phost->device.DevDesc.iManufacturer,
                                phost->device.Data,
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        if (USBH_Get_StringDesc(phost,
 800e978:	23ff      	movs	r3, #255	; 0xff
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 f9b8 	bl	800ecf0 <USBH_Get_StringDesc>
 800e980:	4603      	mov	r3, r0
 800e982:	2b00      	cmp	r3, #0
 800e984:	d17d      	bne.n	800ea82 <USBH_HandleEnum+0x292>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	2206      	movs	r2, #6
 800e98a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	2205      	movs	r2, #5
 800e990:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	4619      	mov	r1, r3
 800e9a4:	f004 fa90 	bl	8012ec8 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e9a8:	e06b      	b.n	800ea82 <USBH_HandleEnum+0x292>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2206      	movs	r2, #6
 800e9ae:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2205      	movs	r2, #5
 800e9b4:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	4619      	mov	r1, r3
 800e9c8:	f004 fa7e 	bl	8012ec8 <osMessagePut>
      break;
 800e9cc:	e059      	b.n	800ea82 <USBH_HandleEnum+0x292>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d010      	beq.n	800e9fa <USBH_HandleEnum+0x20a>
      {
        /* Check that Product string is available */
        if (USBH_Get_StringDesc(phost,
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	f893 1333 	ldrb.w	r1, [r3, #819]	; 0x333
                                phost->device.DevDesc.iProduct,
                                phost->device.Data,
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        if (USBH_Get_StringDesc(phost,
 800e9e4:	23ff      	movs	r3, #255	; 0xff
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 f982 	bl	800ecf0 <USBH_Get_StringDesc>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d149      	bne.n	800ea86 <USBH_HandleEnum+0x296>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	2207      	movs	r2, #7
 800e9f6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e9f8:	e045      	b.n	800ea86 <USBH_HandleEnum+0x296>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2207      	movs	r2, #7
 800e9fe:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2205      	movs	r2, #5
 800ea04:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800ea14:	2200      	movs	r2, #0
 800ea16:	4619      	mov	r1, r3
 800ea18:	f004 fa56 	bl	8012ec8 <osMessagePut>
      break;
 800ea1c:	e033      	b.n	800ea86 <USBH_HandleEnum+0x296>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d00f      	beq.n	800ea48 <USBH_HandleEnum+0x258>
      {
        /* Check that Serial number string is available */
        if (USBH_Get_StringDesc(phost,
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                phost->device.DevDesc.iSerialNumber,
                                phost->device.Data,
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        if (USBH_Get_StringDesc(phost,
 800ea34:	23ff      	movs	r3, #255	; 0xff
 800ea36:	6878      	ldr	r0, [r7, #4]
 800ea38:	f000 f95a 	bl	800ecf0 <USBH_Get_StringDesc>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d123      	bne.n	800ea8a <USBH_HandleEnum+0x29a>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800ea42:	2300      	movs	r3, #0
 800ea44:	73fb      	strb	r3, [r7, #15]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ea46:	e020      	b.n	800ea8a <USBH_HandleEnum+0x29a>
        Status = USBH_OK;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2205      	movs	r2, #5
 800ea50:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800ea60:	2200      	movs	r2, #0
 800ea62:	4619      	mov	r1, r3
 800ea64:	f004 fa30 	bl	8012ec8 <osMessagePut>
      break;
 800ea68:	e00f      	b.n	800ea8a <USBH_HandleEnum+0x29a>

    default:
      break;
 800ea6a:	bf00      	nop
 800ea6c:	e00e      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea6e:	bf00      	nop
 800ea70:	e00c      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea72:	bf00      	nop
 800ea74:	e00a      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea76:	bf00      	nop
 800ea78:	e008      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea7a:	bf00      	nop
 800ea7c:	e006      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea7e:	bf00      	nop
 800ea80:	e004      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea82:	bf00      	nop
 800ea84:	e002      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea86:	bf00      	nop
 800ea88:	e000      	b.n	800ea8c <USBH_HandleEnum+0x29c>
      break;
 800ea8a:	bf00      	nop
  }
  return Status;
 800ea8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea8e:	4618      	mov	r0, r3
 800ea90:	3710      	adds	r7, #16
 800ea92:	46bd      	mov	sp, r7
 800ea94:	bd80      	pop	{r7, pc}
 800ea96:	bf00      	nop

0800ea98 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b083      	sub	sp, #12
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	683a      	ldr	r2, [r7, #0]
 800eaa6:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
}
 800eaaa:	bf00      	nop
 800eaac:	370c      	adds	r7, #12
 800eaae:	46bd      	mov	sp, r7
 800eab0:	bc80      	pop	{r7}
 800eab2:	4770      	bx	lr

0800eab4 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b082      	sub	sp, #8
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800eac2:	1c5a      	adds	r2, r3, #1
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
  USBH_HandleSof(phost);
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 f804 	bl	800ead8 <USBH_HandleSof>
}
 800ead0:	bf00      	nop
 800ead2:	3708      	adds	r7, #8
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bd80      	pop	{r7, pc}

0800ead8 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ead8:	b580      	push	{r7, lr}
 800eada:	b082      	sub	sp, #8
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	b2db      	uxtb	r3, r3
 800eae6:	2b0b      	cmp	r3, #11
 800eae8:	d10a      	bne.n	800eb00 <USBH_HandleSof+0x28>
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d005      	beq.n	800eb00 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800eafa:	699b      	ldr	r3, [r3, #24]
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	4798      	blx	r3
  }
}
 800eb00:	bf00      	nop
 800eb02:	3708      	adds	r7, #8
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}

0800eb08 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2201      	movs	r2, #1
 800eb1c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	4619      	mov	r1, r3
 800eb30:	f004 f9ca 	bl	8012ec8 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800eb34:	bf00      	nop
}
 800eb36:	3708      	adds	r7, #8
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bd80      	pop	{r7, pc}

0800eb3c <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	b083      	sub	sp, #12
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2200      	movs	r2, #0
 800eb48:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

  return;
 800eb4c:	bf00      	nop
}
 800eb4e:	370c      	adds	r7, #12
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bc80      	pop	{r7}
 800eb54:	4770      	bx	lr

0800eb56 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b082      	sub	sp, #8
 800eb5a:	af00      	add	r7, sp, #0
 800eb5c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	2201      	movs	r2, #1
 800eb62:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  phost->device.is_disconnected = 0U;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2200      	movs	r2, #0
 800eb6a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.is_ReEnumerated = 0U;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	2200      	movs	r2, #0
 800eb72:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2201      	movs	r2, #1
 800eb7a:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	4619      	mov	r1, r3
 800eb8e:	f004 f99b 	bl	8012ec8 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800eb92:	2300      	movs	r3, #0
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	3708      	adds	r7, #8
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	bd80      	pop	{r7, pc}

0800eb9c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b082      	sub	sp, #8
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2201      	movs	r2, #1
 800eba8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.is_connected = 0U;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2200      	movs	r2, #0
 800ebb0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  phost->device.PortEnabled = 0U;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

  /* Stop Host */
  USBH_LL_Stop(phost);
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f006 ff9a 	bl	8015af6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	791b      	ldrb	r3, [r3, #4]
 800ebc6:	4619      	mov	r1, r3
 800ebc8:	6878      	ldr	r0, [r7, #4]
 800ebca:	f000 feba 	bl	800f942 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	795b      	ldrb	r3, [r3, #5]
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f000 feb4 	bl	800f942 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2201      	movs	r2, #1
 800ebde:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800ebee:	2200      	movs	r2, #0
 800ebf0:	4619      	mov	r1, r3
 800ebf2:	f004 f969 	bl	8012ec8 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3708      	adds	r7, #8
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b086      	sub	sp, #24
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f8d3 13d0 	ldr.w	r1, [r3, #976]	; 0x3d0
 800ec0e:	f107 030c 	add.w	r3, r7, #12
 800ec12:	f04f 32ff 	mov.w	r2, #4294967295
 800ec16:	4618      	mov	r0, r3
 800ec18:	f004 f996 	bl	8012f48 <osMessageGet>
    if (event.status == osEventMessage)
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	2b10      	cmp	r3, #16
 800ec20:	d1f2      	bne.n	800ec08 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f7ff fbd6 	bl	800e3d4 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800ec28:	e7ee      	b.n	800ec08 <USBH_Process_OS+0x8>

0800ec2a <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800ec2a:	b580      	push	{r7, lr}
 800ec2c:	b082      	sub	sp, #8
 800ec2e:	af00      	add	r7, sp, #0
 800ec30:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2201      	movs	r2, #1
 800ec36:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800ec46:	2200      	movs	r2, #0
 800ec48:	4619      	mov	r1, r3
 800ec4a:	f004 f93d 	bl	8012ec8 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800ec4e:	2300      	movs	r3, #0
}
 800ec50:	4618      	mov	r0, r3
 800ec52:	3708      	adds	r7, #8
 800ec54:	46bd      	mov	sp, r7
 800ec56:	bd80      	pop	{r7, pc}

0800ec58 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b086      	sub	sp, #24
 800ec5c:	af02      	add	r7, sp, #8
 800ec5e:	6078      	str	r0, [r7, #4]
 800ec60:	460b      	mov	r3, r1
 800ec62:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800ec6a:	78fb      	ldrb	r3, [r7, #3]
 800ec6c:	b29b      	uxth	r3, r3
 800ec6e:	9300      	str	r3, [sp, #0]
 800ec70:	4613      	mov	r3, r2
 800ec72:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ec76:	2100      	movs	r1, #0
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 f864 	bl	800ed46 <USBH_GetDescriptor>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	73fb      	strb	r3, [r7, #15]
 800ec82:	7bfb      	ldrb	r3, [r7, #15]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d10a      	bne.n	800ec9e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f503 7049 	add.w	r0, r3, #804	; 0x324
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ec94:	78fa      	ldrb	r2, [r7, #3]
 800ec96:	b292      	uxth	r2, r2
 800ec98:	4619      	mov	r1, r3
 800ec9a:	f000 f918 	bl	800eece <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ec9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eca0:	4618      	mov	r0, r3
 800eca2:	3710      	adds	r7, #16
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}

0800eca8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b086      	sub	sp, #24
 800ecac:	af02      	add	r7, sp, #8
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	460b      	mov	r3, r1
 800ecb2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;

#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	331c      	adds	r3, #28
 800ecb8:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ecba:	887b      	ldrh	r3, [r7, #2]
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ecc4:	2100      	movs	r1, #0
 800ecc6:	6878      	ldr	r0, [r7, #4]
 800ecc8:	f000 f83d 	bl	800ed46 <USBH_GetDescriptor>
 800eccc:	4603      	mov	r3, r0
 800ecce:	72fb      	strb	r3, [r7, #11]
 800ecd0:	7afb      	ldrb	r3, [r7, #11]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d107      	bne.n	800ece6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	f203 3336 	addw	r3, r3, #822	; 0x336
 800ecdc:	887a      	ldrh	r2, [r7, #2]
 800ecde:	68f9      	ldr	r1, [r7, #12]
 800ece0:	4618      	mov	r0, r3
 800ece2:	f000 f963 	bl	800efac <USBH_ParseCfgDesc>
  }

  return status;
 800ece6:	7afb      	ldrb	r3, [r7, #11]
}
 800ece8:	4618      	mov	r0, r3
 800ecea:	3710      	adds	r7, #16
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}

0800ecf0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b088      	sub	sp, #32
 800ecf4:	af02      	add	r7, sp, #8
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	607a      	str	r2, [r7, #4]
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	460b      	mov	r3, r1
 800ecfe:	72fb      	strb	r3, [r7, #11]
 800ed00:	4613      	mov	r3, r2
 800ed02:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800ed04:	7afb      	ldrb	r3, [r7, #11]
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800ed0c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800ed14:	893b      	ldrh	r3, [r7, #8]
 800ed16:	9300      	str	r3, [sp, #0]
 800ed18:	460b      	mov	r3, r1
 800ed1a:	2100      	movs	r1, #0
 800ed1c:	68f8      	ldr	r0, [r7, #12]
 800ed1e:	f000 f812 	bl	800ed46 <USBH_GetDescriptor>
 800ed22:	4603      	mov	r3, r0
 800ed24:	75fb      	strb	r3, [r7, #23]
 800ed26:	7dfb      	ldrb	r3, [r7, #23]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d107      	bne.n	800ed3c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ed32:	893a      	ldrh	r2, [r7, #8]
 800ed34:	6879      	ldr	r1, [r7, #4]
 800ed36:	4618      	mov	r0, r3
 800ed38:	f000 fa34 	bl	800f1a4 <USBH_ParseStringDesc>
  }

  return status;
 800ed3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed3e:	4618      	mov	r0, r3
 800ed40:	3718      	adds	r7, #24
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ed46:	b580      	push	{r7, lr}
 800ed48:	b084      	sub	sp, #16
 800ed4a:	af00      	add	r7, sp, #0
 800ed4c:	60f8      	str	r0, [r7, #12]
 800ed4e:	607b      	str	r3, [r7, #4]
 800ed50:	460b      	mov	r3, r1
 800ed52:	72fb      	strb	r3, [r7, #11]
 800ed54:	4613      	mov	r3, r2
 800ed56:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	789b      	ldrb	r3, [r3, #2]
 800ed5c:	2b01      	cmp	r3, #1
 800ed5e:	d11c      	bne.n	800ed9a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ed60:	7afb      	ldrb	r3, [r7, #11]
 800ed62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ed66:	b2da      	uxtb	r2, r3
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	2206      	movs	r2, #6
 800ed70:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	893a      	ldrh	r2, [r7, #8]
 800ed76:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ed78:	893b      	ldrh	r3, [r7, #8]
 800ed7a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ed7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ed82:	d104      	bne.n	800ed8e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f240 4209 	movw	r2, #1033	; 0x409
 800ed8a:	829a      	strh	r2, [r3, #20]
 800ed8c:	e002      	b.n	800ed94 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	2200      	movs	r2, #0
 800ed92:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	8b3a      	ldrh	r2, [r7, #24]
 800ed98:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ed9a:	8b3b      	ldrh	r3, [r7, #24]
 800ed9c:	461a      	mov	r2, r3
 800ed9e:	6879      	ldr	r1, [r7, #4]
 800eda0:	68f8      	ldr	r0, [r7, #12]
 800eda2:	f000 fa4b 	bl	800f23c <USBH_CtlReq>
 800eda6:	4603      	mov	r3, r0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3710      	adds	r7, #16
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b082      	sub	sp, #8
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	460b      	mov	r3, r1
 800edba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	789b      	ldrb	r3, [r3, #2]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d10f      	bne.n	800ede4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2200      	movs	r2, #0
 800edc8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2205      	movs	r2, #5
 800edce:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800edd0:	78fb      	ldrb	r3, [r7, #3]
 800edd2:	b29a      	uxth	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	2200      	movs	r2, #0
 800eddc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2200      	movs	r2, #0
 800ede2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ede4:	2200      	movs	r2, #0
 800ede6:	2100      	movs	r1, #0
 800ede8:	6878      	ldr	r0, [r7, #4]
 800edea:	f000 fa27 	bl	800f23c <USBH_CtlReq>
 800edee:	4603      	mov	r3, r0
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	3708      	adds	r7, #8
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}

0800edf8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b082      	sub	sp, #8
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
 800ee00:	460b      	mov	r3, r1
 800ee02:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	789b      	ldrb	r3, [r3, #2]
 800ee08:	2b01      	cmp	r3, #1
 800ee0a:	d10e      	bne.n	800ee2a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	2209      	movs	r2, #9
 800ee16:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	887a      	ldrh	r2, [r7, #2]
 800ee1c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	2200      	movs	r2, #0
 800ee22:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2200      	movs	r2, #0
 800ee28:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	2100      	movs	r1, #0
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f000 fa04 	bl	800f23c <USBH_CtlReq>
 800ee34:	4603      	mov	r3, r0
}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3708      	adds	r7, #8
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	bd80      	pop	{r7, pc}

0800ee3e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ee3e:	b580      	push	{r7, lr}
 800ee40:	b082      	sub	sp, #8
 800ee42:	af00      	add	r7, sp, #0
 800ee44:	6078      	str	r0, [r7, #4]
 800ee46:	460b      	mov	r3, r1
 800ee48:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	789b      	ldrb	r3, [r3, #2]
 800ee4e:	2b01      	cmp	r3, #1
 800ee50:	d10f      	bne.n	800ee72 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2200      	movs	r2, #0
 800ee56:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2203      	movs	r2, #3
 800ee5c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ee5e:	78fb      	ldrb	r3, [r7, #3]
 800ee60:	b29a      	uxth	r2, r3
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2200      	movs	r2, #0
 800ee70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ee72:	2200      	movs	r2, #0
 800ee74:	2100      	movs	r1, #0
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f000 f9e0 	bl	800f23c <USBH_CtlReq>
 800ee7c:	4603      	mov	r3, r0
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3708      	adds	r7, #8
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}

0800ee86 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ee86:	b580      	push	{r7, lr}
 800ee88:	b082      	sub	sp, #8
 800ee8a:	af00      	add	r7, sp, #0
 800ee8c:	6078      	str	r0, [r7, #4]
 800ee8e:	460b      	mov	r3, r1
 800ee90:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	789b      	ldrb	r3, [r3, #2]
 800ee96:	2b01      	cmp	r3, #1
 800ee98:	d10f      	bne.n	800eeba <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2202      	movs	r2, #2
 800ee9e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2201      	movs	r2, #1
 800eea4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2200      	movs	r2, #0
 800eeaa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800eeac:	78fb      	ldrb	r3, [r7, #3]
 800eeae:	b29a      	uxth	r2, r3
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800eeba:	2200      	movs	r2, #0
 800eebc:	2100      	movs	r1, #0
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f000 f9bc 	bl	800f23c <USBH_CtlReq>
 800eec4:	4603      	mov	r3, r0
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	3708      	adds	r7, #8
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}

0800eece <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800eece:	b480      	push	{r7}
 800eed0:	b085      	sub	sp, #20
 800eed2:	af00      	add	r7, sp, #0
 800eed4:	60f8      	str	r0, [r7, #12]
 800eed6:	60b9      	str	r1, [r7, #8]
 800eed8:	4613      	mov	r3, r2
 800eeda:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800eedc:	68bb      	ldr	r3, [r7, #8]
 800eede:	781a      	ldrb	r2, [r3, #0]
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	785a      	ldrb	r2, [r3, #1]
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	3302      	adds	r3, #2
 800eef0:	781b      	ldrb	r3, [r3, #0]
 800eef2:	b29a      	uxth	r2, r3
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	3303      	adds	r3, #3
 800eef8:	781b      	ldrb	r3, [r3, #0]
 800eefa:	b29b      	uxth	r3, r3
 800eefc:	021b      	lsls	r3, r3, #8
 800eefe:	b29b      	uxth	r3, r3
 800ef00:	4313      	orrs	r3, r2
 800ef02:	b29a      	uxth	r2, r3
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	791a      	ldrb	r2, [r3, #4]
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	795a      	ldrb	r2, [r3, #5]
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	799a      	ldrb	r2, [r3, #6]
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	79da      	ldrb	r2, [r3, #7]
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800ef28:	88fb      	ldrh	r3, [r7, #6]
 800ef2a:	2b08      	cmp	r3, #8
 800ef2c:	d939      	bls.n	800efa2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	3308      	adds	r3, #8
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	b29a      	uxth	r2, r3
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	3309      	adds	r3, #9
 800ef3a:	781b      	ldrb	r3, [r3, #0]
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	021b      	lsls	r3, r3, #8
 800ef40:	b29b      	uxth	r3, r3
 800ef42:	4313      	orrs	r3, r2
 800ef44:	b29a      	uxth	r2, r3
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800ef4a:	68bb      	ldr	r3, [r7, #8]
 800ef4c:	330a      	adds	r3, #10
 800ef4e:	781b      	ldrb	r3, [r3, #0]
 800ef50:	b29a      	uxth	r2, r3
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	330b      	adds	r3, #11
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	b29b      	uxth	r3, r3
 800ef5a:	021b      	lsls	r3, r3, #8
 800ef5c:	b29b      	uxth	r3, r3
 800ef5e:	4313      	orrs	r3, r2
 800ef60:	b29a      	uxth	r2, r3
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	330c      	adds	r3, #12
 800ef6a:	781b      	ldrb	r3, [r3, #0]
 800ef6c:	b29a      	uxth	r2, r3
 800ef6e:	68bb      	ldr	r3, [r7, #8]
 800ef70:	330d      	adds	r3, #13
 800ef72:	781b      	ldrb	r3, [r3, #0]
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	021b      	lsls	r3, r3, #8
 800ef78:	b29b      	uxth	r3, r3
 800ef7a:	4313      	orrs	r3, r2
 800ef7c:	b29a      	uxth	r2, r3
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800ef82:	68bb      	ldr	r3, [r7, #8]
 800ef84:	7b9a      	ldrb	r2, [r3, #14]
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	7bda      	ldrb	r2, [r3, #15]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	7c1a      	ldrb	r2, [r3, #16]
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800ef9a:	68bb      	ldr	r3, [r7, #8]
 800ef9c:	7c5a      	ldrb	r2, [r3, #17]
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	745a      	strb	r2, [r3, #17]
  }
}
 800efa2:	bf00      	nop
 800efa4:	3714      	adds	r7, #20
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bc80      	pop	{r7}
 800efaa:	4770      	bx	lr

0800efac <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b08a      	sub	sp, #40	; 0x28
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	60f8      	str	r0, [r7, #12]
 800efb4:	60b9      	str	r1, [r7, #8]
 800efb6:	4613      	mov	r3, r2
 800efb8:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800efba:	68bb      	ldr	r3, [r7, #8]
 800efbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800efbe:	2300      	movs	r3, #0
 800efc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800efc4:	2300      	movs	r3, #0
 800efc6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	781a      	ldrb	r2, [r3, #0]
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	785a      	ldrb	r2, [r3, #1]
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	3302      	adds	r3, #2
 800efe2:	781b      	ldrb	r3, [r3, #0]
 800efe4:	b29a      	uxth	r2, r3
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	3303      	adds	r3, #3
 800efea:	781b      	ldrb	r3, [r3, #0]
 800efec:	b29b      	uxth	r3, r3
 800efee:	021b      	lsls	r3, r3, #8
 800eff0:	b29b      	uxth	r3, r3
 800eff2:	4313      	orrs	r3, r2
 800eff4:	b29a      	uxth	r2, r3
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800effa:	68bb      	ldr	r3, [r7, #8]
 800effc:	791a      	ldrb	r2, [r3, #4]
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	795a      	ldrb	r2, [r3, #5]
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	799a      	ldrb	r2, [r3, #6]
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800f012:	68bb      	ldr	r3, [r7, #8]
 800f014:	79da      	ldrb	r2, [r3, #7]
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	7a1a      	ldrb	r2, [r3, #8]
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800f022:	88fb      	ldrh	r3, [r7, #6]
 800f024:	2b09      	cmp	r3, #9
 800f026:	d95f      	bls.n	800f0e8 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800f028:	2309      	movs	r3, #9
 800f02a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800f02c:	2300      	movs	r3, #0
 800f02e:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f030:	e051      	b.n	800f0d6 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f032:	f107 0316 	add.w	r3, r7, #22
 800f036:	4619      	mov	r1, r3
 800f038:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f03a:	f000 f8e5 	bl	800f208 <USBH_GetNextDesc>
 800f03e:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800f040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f042:	785b      	ldrb	r3, [r3, #1]
 800f044:	2b04      	cmp	r3, #4
 800f046:	d146      	bne.n	800f0d6 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800f048:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f04c:	221a      	movs	r2, #26
 800f04e:	fb02 f303 	mul.w	r3, r2, r3
 800f052:	3308      	adds	r3, #8
 800f054:	68fa      	ldr	r2, [r7, #12]
 800f056:	4413      	add	r3, r2
 800f058:	3302      	adds	r3, #2
 800f05a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800f05c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f05e:	69f8      	ldr	r0, [r7, #28]
 800f060:	f000 f846 	bl	800f0f0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800f064:	2300      	movs	r3, #0
 800f066:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800f06a:	2300      	movs	r3, #0
 800f06c:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f06e:	e022      	b.n	800f0b6 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f070:	f107 0316 	add.w	r3, r7, #22
 800f074:	4619      	mov	r1, r3
 800f076:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f078:	f000 f8c6 	bl	800f208 <USBH_GetNextDesc>
 800f07c:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800f07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f080:	785b      	ldrb	r3, [r3, #1]
 800f082:	2b05      	cmp	r3, #5
 800f084:	d117      	bne.n	800f0b6 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800f086:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f08a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f08e:	3201      	adds	r2, #1
 800f090:	00d2      	lsls	r2, r2, #3
 800f092:	211a      	movs	r1, #26
 800f094:	fb01 f303 	mul.w	r3, r1, r3
 800f098:	4413      	add	r3, r2
 800f09a:	3308      	adds	r3, #8
 800f09c:	68fa      	ldr	r2, [r7, #12]
 800f09e:	4413      	add	r3, r2
 800f0a0:	3304      	adds	r3, #4
 800f0a2:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800f0a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f0a6:	69b8      	ldr	r0, [r7, #24]
 800f0a8:	f000 f850 	bl	800f14c <USBH_ParseEPDesc>
            ep_ix++;
 800f0ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f0b6:	69fb      	ldr	r3, [r7, #28]
 800f0b8:	791b      	ldrb	r3, [r3, #4]
 800f0ba:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f0be:	429a      	cmp	r2, r3
 800f0c0:	d204      	bcs.n	800f0cc <USBH_ParseCfgDesc+0x120>
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	885a      	ldrh	r2, [r3, #2]
 800f0c6:	8afb      	ldrh	r3, [r7, #22]
 800f0c8:	429a      	cmp	r2, r3
 800f0ca:	d8d1      	bhi.n	800f070 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800f0cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f0d0:	3301      	adds	r3, #1
 800f0d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f0d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f0da:	2b01      	cmp	r3, #1
 800f0dc:	d804      	bhi.n	800f0e8 <USBH_ParseCfgDesc+0x13c>
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	885a      	ldrh	r2, [r3, #2]
 800f0e2:	8afb      	ldrh	r3, [r7, #22]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d8a4      	bhi.n	800f032 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800f0e8:	bf00      	nop
 800f0ea:	3728      	adds	r7, #40	; 0x28
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
 800f0f8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	781a      	ldrb	r2, [r3, #0]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	785a      	ldrb	r2, [r3, #1]
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	789a      	ldrb	r2, [r3, #2]
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	78da      	ldrb	r2, [r3, #3]
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	791a      	ldrb	r2, [r3, #4]
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	795a      	ldrb	r2, [r3, #5]
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	799a      	ldrb	r2, [r3, #6]
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	79da      	ldrb	r2, [r3, #7]
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	7a1a      	ldrb	r2, [r3, #8]
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	721a      	strb	r2, [r3, #8]
}
 800f142:	bf00      	nop
 800f144:	370c      	adds	r7, #12
 800f146:	46bd      	mov	sp, r7
 800f148:	bc80      	pop	{r7}
 800f14a:	4770      	bx	lr

0800f14c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800f14c:	b480      	push	{r7}
 800f14e:	b083      	sub	sp, #12
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
 800f154:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	781a      	ldrb	r2, [r3, #0]
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	785a      	ldrb	r2, [r3, #1]
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	789a      	ldrb	r2, [r3, #2]
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	78da      	ldrb	r2, [r3, #3]
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	3304      	adds	r3, #4
 800f17a:	781b      	ldrb	r3, [r3, #0]
 800f17c:	b29a      	uxth	r2, r3
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	3305      	adds	r3, #5
 800f182:	781b      	ldrb	r3, [r3, #0]
 800f184:	b29b      	uxth	r3, r3
 800f186:	021b      	lsls	r3, r3, #8
 800f188:	b29b      	uxth	r3, r3
 800f18a:	4313      	orrs	r3, r2
 800f18c:	b29a      	uxth	r2, r3
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800f192:	683b      	ldr	r3, [r7, #0]
 800f194:	799a      	ldrb	r2, [r3, #6]
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	719a      	strb	r2, [r3, #6]
}
 800f19a:	bf00      	nop
 800f19c:	370c      	adds	r7, #12
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bc80      	pop	{r7}
 800f1a2:	4770      	bx	lr

0800f1a4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b087      	sub	sp, #28
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	60f8      	str	r0, [r7, #12]
 800f1ac:	60b9      	str	r1, [r7, #8]
 800f1ae:	4613      	mov	r3, r2
 800f1b0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	3301      	adds	r3, #1
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	2b03      	cmp	r3, #3
 800f1ba:	d120      	bne.n	800f1fe <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	781b      	ldrb	r3, [r3, #0]
 800f1c0:	1e9a      	subs	r2, r3, #2
 800f1c2:	88fb      	ldrh	r3, [r7, #6]
 800f1c4:	4293      	cmp	r3, r2
 800f1c6:	bf28      	it	cs
 800f1c8:	4613      	movcs	r3, r2
 800f1ca:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	3302      	adds	r3, #2
 800f1d0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	82fb      	strh	r3, [r7, #22]
 800f1d6:	e00b      	b.n	800f1f0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800f1d8:	8afb      	ldrh	r3, [r7, #22]
 800f1da:	68fa      	ldr	r2, [r7, #12]
 800f1dc:	4413      	add	r3, r2
 800f1de:	781a      	ldrb	r2, [r3, #0]
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	701a      	strb	r2, [r3, #0]
      pdest++;
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	3301      	adds	r3, #1
 800f1e8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800f1ea:	8afb      	ldrh	r3, [r7, #22]
 800f1ec:	3302      	adds	r3, #2
 800f1ee:	82fb      	strh	r3, [r7, #22]
 800f1f0:	8afa      	ldrh	r2, [r7, #22]
 800f1f2:	8abb      	ldrh	r3, [r7, #20]
 800f1f4:	429a      	cmp	r2, r3
 800f1f6:	d3ef      	bcc.n	800f1d8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800f1f8:	68bb      	ldr	r3, [r7, #8]
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	701a      	strb	r2, [r3, #0]
  }
}
 800f1fe:	bf00      	nop
 800f200:	371c      	adds	r7, #28
 800f202:	46bd      	mov	sp, r7
 800f204:	bc80      	pop	{r7}
 800f206:	4770      	bx	lr

0800f208 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800f208:	b480      	push	{r7}
 800f20a:	b085      	sub	sp, #20
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
 800f210:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	881a      	ldrh	r2, [r3, #0]
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	4413      	add	r3, r2
 800f21e:	b29a      	uxth	r2, r3
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	781b      	ldrb	r3, [r3, #0]
 800f228:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	4413      	add	r3, r2
 800f22e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f230:	68fb      	ldr	r3, [r7, #12]
}
 800f232:	4618      	mov	r0, r3
 800f234:	3714      	adds	r7, #20
 800f236:	46bd      	mov	sp, r7
 800f238:	bc80      	pop	{r7}
 800f23a:	4770      	bx	lr

0800f23c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b086      	sub	sp, #24
 800f240:	af00      	add	r7, sp, #0
 800f242:	60f8      	str	r0, [r7, #12]
 800f244:	60b9      	str	r1, [r7, #8]
 800f246:	4613      	mov	r3, r2
 800f248:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800f24a:	2301      	movs	r3, #1
 800f24c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	789b      	ldrb	r3, [r3, #2]
 800f252:	2b01      	cmp	r3, #1
 800f254:	d002      	beq.n	800f25c <USBH_CtlReq+0x20>
 800f256:	2b02      	cmp	r3, #2
 800f258:	d01d      	beq.n	800f296 <USBH_CtlReq+0x5a>
        }
      }
      break;

    default:
      break;
 800f25a:	e042      	b.n	800f2e2 <USBH_CtlReq+0xa6>
      phost->Control.buff = buff;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	68ba      	ldr	r2, [r7, #8]
 800f260:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	88fa      	ldrh	r2, [r7, #6]
 800f266:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	2201      	movs	r2, #1
 800f26c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	2202      	movs	r2, #2
 800f272:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800f274:	2301      	movs	r3, #1
 800f276:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2203      	movs	r2, #3
 800f27c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f28c:	2200      	movs	r2, #0
 800f28e:	4619      	mov	r1, r3
 800f290:	f003 fe1a 	bl	8012ec8 <osMessagePut>
      break;
 800f294:	e025      	b.n	800f2e2 <USBH_CtlReq+0xa6>
      status = USBH_HandleControl(phost);
 800f296:	68f8      	ldr	r0, [r7, #12]
 800f298:	f000 f828 	bl	800f2ec <USBH_HandleControl>
 800f29c:	4603      	mov	r3, r0
 800f29e:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800f2a0:	7dfb      	ldrb	r3, [r7, #23]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d108      	bne.n	800f2b8 <USBH_CtlReq+0x7c>
        phost->RequestState = CMD_SEND;
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	2201      	movs	r2, #1
 800f2aa:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	75fb      	strb	r3, [r7, #23]
      break;
 800f2b6:	e013      	b.n	800f2e0 <USBH_CtlReq+0xa4>
      else if (status == USBH_NOT_SUPPORTED)
 800f2b8:	7dfb      	ldrb	r3, [r7, #23]
 800f2ba:	2b03      	cmp	r3, #3
 800f2bc:	d108      	bne.n	800f2d0 <USBH_CtlReq+0x94>
        phost->RequestState = CMD_SEND;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	2201      	movs	r2, #1
 800f2c2:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f2ca:	2303      	movs	r3, #3
 800f2cc:	75fb      	strb	r3, [r7, #23]
      break;
 800f2ce:	e007      	b.n	800f2e0 <USBH_CtlReq+0xa4>
        if (status == USBH_FAIL)
 800f2d0:	7dfb      	ldrb	r3, [r7, #23]
 800f2d2:	2b02      	cmp	r3, #2
 800f2d4:	d104      	bne.n	800f2e0 <USBH_CtlReq+0xa4>
          phost->RequestState = CMD_SEND;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	2201      	movs	r2, #1
 800f2da:	709a      	strb	r2, [r3, #2]
          status = USBH_FAIL;
 800f2dc:	2302      	movs	r3, #2
 800f2de:	75fb      	strb	r3, [r7, #23]
      break;
 800f2e0:	bf00      	nop
  }
  return status;
 800f2e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	3718      	adds	r7, #24
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	bd80      	pop	{r7, pc}

0800f2ec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b086      	sub	sp, #24
 800f2f0:	af02      	add	r7, sp, #8
 800f2f2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	7e1b      	ldrb	r3, [r3, #24]
 800f300:	3b01      	subs	r3, #1
 800f302:	2b0a      	cmp	r3, #10
 800f304:	f200 821d 	bhi.w	800f742 <USBH_HandleControl+0x456>
 800f308:	a201      	add	r2, pc, #4	; (adr r2, 800f310 <USBH_HandleControl+0x24>)
 800f30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f30e:	bf00      	nop
 800f310:	0800f33d 	.word	0x0800f33d
 800f314:	0800f357 	.word	0x0800f357
 800f318:	0800f3f9 	.word	0x0800f3f9
 800f31c:	0800f41f 	.word	0x0800f41f
 800f320:	0800f4ab 	.word	0x0800f4ab
 800f324:	0800f4d5 	.word	0x0800f4d5
 800f328:	0800f597 	.word	0x0800f597
 800f32c:	0800f5b9 	.word	0x0800f5b9
 800f330:	0800f64b 	.word	0x0800f64b
 800f334:	0800f671 	.word	0x0800f671
 800f338:	0800f703 	.word	0x0800f703
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	f103 0110 	add.w	r1, r3, #16
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	795b      	ldrb	r3, [r3, #5]
 800f346:	461a      	mov	r2, r3
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f000 fa0b 	bl	800f764 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2202      	movs	r2, #2
 800f352:	761a      	strb	r2, [r3, #24]
      break;
 800f354:	e200      	b.n	800f758 <USBH_HandleControl+0x46c>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	795b      	ldrb	r3, [r3, #5]
 800f35a:	4619      	mov	r1, r3
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f006 fcb9 	bl	8015cd4 <USBH_LL_GetURBState>
 800f362:	4603      	mov	r3, r0
 800f364:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800f366:	7bbb      	ldrb	r3, [r7, #14]
 800f368:	2b01      	cmp	r3, #1
 800f36a:	d12c      	bne.n	800f3c6 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	7c1b      	ldrb	r3, [r3, #16]
 800f370:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f374:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	8adb      	ldrh	r3, [r3, #22]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d00a      	beq.n	800f394 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800f37e:	7b7b      	ldrb	r3, [r7, #13]
 800f380:	2b80      	cmp	r3, #128	; 0x80
 800f382:	d103      	bne.n	800f38c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2203      	movs	r2, #3
 800f388:	761a      	strb	r2, [r3, #24]
 800f38a:	e00d      	b.n	800f3a8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2205      	movs	r2, #5
 800f390:	761a      	strb	r2, [r3, #24]
 800f392:	e009      	b.n	800f3a8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800f394:	7b7b      	ldrb	r3, [r7, #13]
 800f396:	2b80      	cmp	r3, #128	; 0x80
 800f398:	d103      	bne.n	800f3a2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2209      	movs	r2, #9
 800f39e:	761a      	strb	r2, [r3, #24]
 800f3a0:	e002      	b.n	800f3a8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2207      	movs	r2, #7
 800f3a6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2203      	movs	r2, #3
 800f3ac:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f3bc:	2200      	movs	r2, #0
 800f3be:	4619      	mov	r1, r3
 800f3c0:	f003 fd82 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f3c4:	e1bf      	b.n	800f746 <USBH_HandleControl+0x45a>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800f3c6:	7bbb      	ldrb	r3, [r7, #14]
 800f3c8:	2b04      	cmp	r3, #4
 800f3ca:	d003      	beq.n	800f3d4 <USBH_HandleControl+0xe8>
 800f3cc:	7bbb      	ldrb	r3, [r7, #14]
 800f3ce:	2b02      	cmp	r3, #2
 800f3d0:	f040 81b9 	bne.w	800f746 <USBH_HandleControl+0x45a>
          phost->Control.state = CTRL_ERROR;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	220b      	movs	r2, #11
 800f3d8:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2203      	movs	r2, #3
 800f3de:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	f003 fd69 	bl	8012ec8 <osMessagePut>
      break;
 800f3f6:	e1a6      	b.n	800f746 <USBH_HandleControl+0x45a>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800f3fe:	b29a      	uxth	r2, r3
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	6899      	ldr	r1, [r3, #8]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	899a      	ldrh	r2, [r3, #12]
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	791b      	ldrb	r3, [r3, #4]
 800f410:	6878      	ldr	r0, [r7, #4]
 800f412:	f000 f9e6 	bl	800f7e2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2204      	movs	r2, #4
 800f41a:	761a      	strb	r2, [r3, #24]
      break;
 800f41c:	e19c      	b.n	800f758 <USBH_HandleControl+0x46c>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	791b      	ldrb	r3, [r3, #4]
 800f422:	4619      	mov	r1, r3
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	f006 fc55 	bl	8015cd4 <USBH_LL_GetURBState>
 800f42a:	4603      	mov	r3, r0
 800f42c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800f42e:	7bbb      	ldrb	r3, [r7, #14]
 800f430:	2b01      	cmp	r3, #1
 800f432:	d110      	bne.n	800f456 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2209      	movs	r2, #9
 800f438:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2203      	movs	r2, #3
 800f43e:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f44e:	2200      	movs	r2, #0
 800f450:	4619      	mov	r1, r3
 800f452:	f003 fd39 	bl	8012ec8 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800f456:	7bbb      	ldrb	r3, [r7, #14]
 800f458:	2b05      	cmp	r3, #5
 800f45a:	d110      	bne.n	800f47e <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800f45c:	2303      	movs	r3, #3
 800f45e:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	2203      	movs	r2, #3
 800f464:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f474:	2200      	movs	r2, #0
 800f476:	4619      	mov	r1, r3
 800f478:	f003 fd26 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f47c:	e165      	b.n	800f74a <USBH_HandleControl+0x45e>
        if (URB_Status == USBH_URB_ERROR)
 800f47e:	7bbb      	ldrb	r3, [r7, #14]
 800f480:	2b04      	cmp	r3, #4
 800f482:	f040 8162 	bne.w	800f74a <USBH_HandleControl+0x45e>
          phost->Control.state = CTRL_ERROR;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	220b      	movs	r2, #11
 800f48a:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2203      	movs	r2, #3
 800f490:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	4619      	mov	r1, r3
 800f4a4:	f003 fd10 	bl	8012ec8 <osMessagePut>
      break;
 800f4a8:	e14f      	b.n	800f74a <USBH_HandleControl+0x45e>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6899      	ldr	r1, [r3, #8]
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	899a      	ldrh	r2, [r3, #12]
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	795b      	ldrb	r3, [r3, #5]
 800f4b6:	2001      	movs	r0, #1
 800f4b8:	9000      	str	r0, [sp, #0]
 800f4ba:	6878      	ldr	r0, [r7, #4]
 800f4bc:	f000 f96c 	bl	800f798 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800f4c6:	b29a      	uxth	r2, r3
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2206      	movs	r2, #6
 800f4d0:	761a      	strb	r2, [r3, #24]
      break;
 800f4d2:	e141      	b.n	800f758 <USBH_HandleControl+0x46c>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	795b      	ldrb	r3, [r3, #5]
 800f4d8:	4619      	mov	r1, r3
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f006 fbfa 	bl	8015cd4 <USBH_LL_GetURBState>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f4e4:	7bbb      	ldrb	r3, [r7, #14]
 800f4e6:	2b01      	cmp	r3, #1
 800f4e8:	d111      	bne.n	800f50e <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2207      	movs	r2, #7
 800f4ee:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2203      	movs	r2, #3
 800f4f4:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f504:	2200      	movs	r2, #0
 800f506:	4619      	mov	r1, r3
 800f508:	f003 fcde 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f50c:	e11f      	b.n	800f74e <USBH_HandleControl+0x462>
      else if (URB_Status == USBH_URB_STALL)
 800f50e:	7bbb      	ldrb	r3, [r7, #14]
 800f510:	2b05      	cmp	r3, #5
 800f512:	d113      	bne.n	800f53c <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	220c      	movs	r2, #12
 800f518:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f51a:	2303      	movs	r3, #3
 800f51c:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2203      	movs	r2, #3
 800f522:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f532:	2200      	movs	r2, #0
 800f534:	4619      	mov	r1, r3
 800f536:	f003 fcc7 	bl	8012ec8 <osMessagePut>
      break;
 800f53a:	e108      	b.n	800f74e <USBH_HandleControl+0x462>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f53c:	7bbb      	ldrb	r3, [r7, #14]
 800f53e:	2b02      	cmp	r3, #2
 800f540:	d111      	bne.n	800f566 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2205      	movs	r2, #5
 800f546:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2203      	movs	r2, #3
 800f54c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f55c:	2200      	movs	r2, #0
 800f55e:	4619      	mov	r1, r3
 800f560:	f003 fcb2 	bl	8012ec8 <osMessagePut>
      break;
 800f564:	e0f3      	b.n	800f74e <USBH_HandleControl+0x462>
        if (URB_Status == USBH_URB_ERROR)
 800f566:	7bbb      	ldrb	r3, [r7, #14]
 800f568:	2b04      	cmp	r3, #4
 800f56a:	f040 80f0 	bne.w	800f74e <USBH_HandleControl+0x462>
          phost->Control.state = CTRL_ERROR;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	220b      	movs	r2, #11
 800f572:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800f574:	2302      	movs	r3, #2
 800f576:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2203      	movs	r2, #3
 800f57c:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f58c:	2200      	movs	r2, #0
 800f58e:	4619      	mov	r1, r3
 800f590:	f003 fc9a 	bl	8012ec8 <osMessagePut>
      break;
 800f594:	e0db      	b.n	800f74e <USBH_HandleControl+0x462>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	791b      	ldrb	r3, [r3, #4]
 800f59a:	2200      	movs	r2, #0
 800f59c:	2100      	movs	r1, #0
 800f59e:	6878      	ldr	r0, [r7, #4]
 800f5a0:	f000 f91f 	bl	800f7e2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800f5aa:	b29a      	uxth	r2, r3
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2208      	movs	r2, #8
 800f5b4:	761a      	strb	r2, [r3, #24]

      break;
 800f5b6:	e0cf      	b.n	800f758 <USBH_HandleControl+0x46c>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	791b      	ldrb	r3, [r3, #4]
 800f5bc:	4619      	mov	r1, r3
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f006 fb88 	bl	8015cd4 <USBH_LL_GetURBState>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f5c8:	7bbb      	ldrb	r3, [r7, #14]
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	d113      	bne.n	800f5f6 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	220d      	movs	r2, #13
 800f5d2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	2203      	movs	r2, #3
 800f5dc:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	4619      	mov	r1, r3
 800f5f0:	f003 fc6a 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f5f4:	e0ad      	b.n	800f752 <USBH_HandleControl+0x466>
      else if (URB_Status == USBH_URB_ERROR)
 800f5f6:	7bbb      	ldrb	r3, [r7, #14]
 800f5f8:	2b04      	cmp	r3, #4
 800f5fa:	d111      	bne.n	800f620 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	220b      	movs	r2, #11
 800f600:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2203      	movs	r2, #3
 800f606:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f616:	2200      	movs	r2, #0
 800f618:	4619      	mov	r1, r3
 800f61a:	f003 fc55 	bl	8012ec8 <osMessagePut>
      break;
 800f61e:	e098      	b.n	800f752 <USBH_HandleControl+0x466>
        if (URB_Status == USBH_URB_STALL)
 800f620:	7bbb      	ldrb	r3, [r7, #14]
 800f622:	2b05      	cmp	r3, #5
 800f624:	f040 8095 	bne.w	800f752 <USBH_HandleControl+0x466>
          status = USBH_NOT_SUPPORTED;
 800f628:	2303      	movs	r3, #3
 800f62a:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2203      	movs	r2, #3
 800f630:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f640:	2200      	movs	r2, #0
 800f642:	4619      	mov	r1, r3
 800f644:	f003 fc40 	bl	8012ec8 <osMessagePut>
      break;
 800f648:	e083      	b.n	800f752 <USBH_HandleControl+0x466>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	795b      	ldrb	r3, [r3, #5]
 800f64e:	2201      	movs	r2, #1
 800f650:	9200      	str	r2, [sp, #0]
 800f652:	2200      	movs	r2, #0
 800f654:	2100      	movs	r1, #0
 800f656:	6878      	ldr	r0, [r7, #4]
 800f658:	f000 f89e 	bl	800f798 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800f662:	b29a      	uxth	r2, r3
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	220a      	movs	r2, #10
 800f66c:	761a      	strb	r2, [r3, #24]
      break;
 800f66e:	e073      	b.n	800f758 <USBH_HandleControl+0x46c>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	795b      	ldrb	r3, [r3, #5]
 800f674:	4619      	mov	r1, r3
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f006 fb2c 	bl	8015cd4 <USBH_LL_GetURBState>
 800f67c:	4603      	mov	r3, r0
 800f67e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800f680:	7bbb      	ldrb	r3, [r7, #14]
 800f682:	2b01      	cmp	r3, #1
 800f684:	d113      	bne.n	800f6ae <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800f686:	2300      	movs	r3, #0
 800f688:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	220d      	movs	r2, #13
 800f68e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	2203      	movs	r2, #3
 800f694:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	4619      	mov	r1, r3
 800f6a8:	f003 fc0e 	bl	8012ec8 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f6ac:	e053      	b.n	800f756 <USBH_HandleControl+0x46a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f6ae:	7bbb      	ldrb	r3, [r7, #14]
 800f6b0:	2b02      	cmp	r3, #2
 800f6b2:	d111      	bne.n	800f6d8 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2209      	movs	r2, #9
 800f6b8:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2203      	movs	r2, #3
 800f6be:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	4619      	mov	r1, r3
 800f6d2:	f003 fbf9 	bl	8012ec8 <osMessagePut>
      break;
 800f6d6:	e03e      	b.n	800f756 <USBH_HandleControl+0x46a>
        if (URB_Status == USBH_URB_ERROR)
 800f6d8:	7bbb      	ldrb	r3, [r7, #14]
 800f6da:	2b04      	cmp	r3, #4
 800f6dc:	d13b      	bne.n	800f756 <USBH_HandleControl+0x46a>
          phost->Control.state = CTRL_ERROR;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	220b      	movs	r2, #11
 800f6e2:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2203      	movs	r2, #3
 800f6e8:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f8d3 33d8 	ldr.w	r3, [r3, #984]	; 0x3d8
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	4619      	mov	r1, r3
 800f6fc:	f003 fbe4 	bl	8012ec8 <osMessagePut>
      break;
 800f700:	e029      	b.n	800f756 <USBH_HandleControl+0x46a>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	7e5b      	ldrb	r3, [r3, #25]
 800f706:	3301      	adds	r3, #1
 800f708:	b2da      	uxtb	r2, r3
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	765a      	strb	r2, [r3, #25]
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	7e5b      	ldrb	r3, [r3, #25]
 800f712:	2b02      	cmp	r3, #2
 800f714:	d806      	bhi.n	800f724 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2201      	movs	r2, #1
 800f71a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2201      	movs	r2, #1
 800f720:	709a      	strb	r2, [r3, #2]
        phost->Control.errorcount = 0U;
        USBH_ErrLog("Control error: Device not responding");
        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800f722:	e019      	b.n	800f758 <USBH_HandleControl+0x46c>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 800f72a:	2106      	movs	r1, #6
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2200      	movs	r2, #0
 800f734:	765a      	strb	r2, [r3, #25]
        phost->gState = HOST_IDLE;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2200      	movs	r2, #0
 800f73a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800f73c:	2302      	movs	r3, #2
 800f73e:	73fb      	strb	r3, [r7, #15]
      break;
 800f740:	e00a      	b.n	800f758 <USBH_HandleControl+0x46c>

    default:
      break;
 800f742:	bf00      	nop
 800f744:	e008      	b.n	800f758 <USBH_HandleControl+0x46c>
      break;
 800f746:	bf00      	nop
 800f748:	e006      	b.n	800f758 <USBH_HandleControl+0x46c>
      break;
 800f74a:	bf00      	nop
 800f74c:	e004      	b.n	800f758 <USBH_HandleControl+0x46c>
      break;
 800f74e:	bf00      	nop
 800f750:	e002      	b.n	800f758 <USBH_HandleControl+0x46c>
      break;
 800f752:	bf00      	nop
 800f754:	e000      	b.n	800f758 <USBH_HandleControl+0x46c>
      break;
 800f756:	bf00      	nop
  }

  return status;
 800f758:	7bfb      	ldrb	r3, [r7, #15]
}
 800f75a:	4618      	mov	r0, r3
 800f75c:	3710      	adds	r7, #16
 800f75e:	46bd      	mov	sp, r7
 800f760:	bd80      	pop	{r7, pc}
 800f762:	bf00      	nop

0800f764 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b088      	sub	sp, #32
 800f768:	af04      	add	r7, sp, #16
 800f76a:	60f8      	str	r0, [r7, #12]
 800f76c:	60b9      	str	r1, [r7, #8]
 800f76e:	4613      	mov	r3, r2
 800f770:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f772:	79f9      	ldrb	r1, [r7, #7]
 800f774:	2300      	movs	r3, #0
 800f776:	9303      	str	r3, [sp, #12]
 800f778:	2308      	movs	r3, #8
 800f77a:	9302      	str	r3, [sp, #8]
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	9301      	str	r3, [sp, #4]
 800f780:	2300      	movs	r3, #0
 800f782:	9300      	str	r3, [sp, #0]
 800f784:	2300      	movs	r3, #0
 800f786:	2200      	movs	r2, #0
 800f788:	68f8      	ldr	r0, [r7, #12]
 800f78a:	f006 fa72 	bl	8015c72 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800f78e:	2300      	movs	r3, #0
}
 800f790:	4618      	mov	r0, r3
 800f792:	3710      	adds	r7, #16
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}

0800f798 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b088      	sub	sp, #32
 800f79c:	af04      	add	r7, sp, #16
 800f79e:	60f8      	str	r0, [r7, #12]
 800f7a0:	60b9      	str	r1, [r7, #8]
 800f7a2:	4611      	mov	r1, r2
 800f7a4:	461a      	mov	r2, r3
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	80fb      	strh	r3, [r7, #6]
 800f7aa:	4613      	mov	r3, r2
 800f7ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d001      	beq.n	800f7bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f7bc:	7979      	ldrb	r1, [r7, #5]
 800f7be:	7e3b      	ldrb	r3, [r7, #24]
 800f7c0:	9303      	str	r3, [sp, #12]
 800f7c2:	88fb      	ldrh	r3, [r7, #6]
 800f7c4:	9302      	str	r3, [sp, #8]
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	9301      	str	r3, [sp, #4]
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	9300      	str	r3, [sp, #0]
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	68f8      	ldr	r0, [r7, #12]
 800f7d4:	f006 fa4d 	bl	8015c72 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f7d8:	2300      	movs	r3, #0
}
 800f7da:	4618      	mov	r0, r3
 800f7dc:	3710      	adds	r7, #16
 800f7de:	46bd      	mov	sp, r7
 800f7e0:	bd80      	pop	{r7, pc}

0800f7e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f7e2:	b580      	push	{r7, lr}
 800f7e4:	b088      	sub	sp, #32
 800f7e6:	af04      	add	r7, sp, #16
 800f7e8:	60f8      	str	r0, [r7, #12]
 800f7ea:	60b9      	str	r1, [r7, #8]
 800f7ec:	4611      	mov	r1, r2
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	460b      	mov	r3, r1
 800f7f2:	80fb      	strh	r3, [r7, #6]
 800f7f4:	4613      	mov	r3, r2
 800f7f6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f7f8:	7979      	ldrb	r1, [r7, #5]
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	9303      	str	r3, [sp, #12]
 800f7fe:	88fb      	ldrh	r3, [r7, #6]
 800f800:	9302      	str	r3, [sp, #8]
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	9301      	str	r3, [sp, #4]
 800f806:	2301      	movs	r3, #1
 800f808:	9300      	str	r3, [sp, #0]
 800f80a:	2300      	movs	r3, #0
 800f80c:	2201      	movs	r2, #1
 800f80e:	68f8      	ldr	r0, [r7, #12]
 800f810:	f006 fa2f 	bl	8015c72 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f814:	2300      	movs	r3, #0

}
 800f816:	4618      	mov	r0, r3
 800f818:	3710      	adds	r7, #16
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}

0800f81e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f81e:	b580      	push	{r7, lr}
 800f820:	b088      	sub	sp, #32
 800f822:	af04      	add	r7, sp, #16
 800f824:	60f8      	str	r0, [r7, #12]
 800f826:	60b9      	str	r1, [r7, #8]
 800f828:	4611      	mov	r1, r2
 800f82a:	461a      	mov	r2, r3
 800f82c:	460b      	mov	r3, r1
 800f82e:	80fb      	strh	r3, [r7, #6]
 800f830:	4613      	mov	r3, r2
 800f832:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f83e:	2300      	movs	r3, #0
 800f840:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f842:	7979      	ldrb	r1, [r7, #5]
 800f844:	7e3b      	ldrb	r3, [r7, #24]
 800f846:	9303      	str	r3, [sp, #12]
 800f848:	88fb      	ldrh	r3, [r7, #6]
 800f84a:	9302      	str	r3, [sp, #8]
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	9301      	str	r3, [sp, #4]
 800f850:	2301      	movs	r3, #1
 800f852:	9300      	str	r3, [sp, #0]
 800f854:	2302      	movs	r3, #2
 800f856:	2200      	movs	r2, #0
 800f858:	68f8      	ldr	r0, [r7, #12]
 800f85a:	f006 fa0a 	bl	8015c72 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f85e:	2300      	movs	r3, #0
}
 800f860:	4618      	mov	r0, r3
 800f862:	3710      	adds	r7, #16
 800f864:	46bd      	mov	sp, r7
 800f866:	bd80      	pop	{r7, pc}

0800f868 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f868:	b580      	push	{r7, lr}
 800f86a:	b088      	sub	sp, #32
 800f86c:	af04      	add	r7, sp, #16
 800f86e:	60f8      	str	r0, [r7, #12]
 800f870:	60b9      	str	r1, [r7, #8]
 800f872:	4611      	mov	r1, r2
 800f874:	461a      	mov	r2, r3
 800f876:	460b      	mov	r3, r1
 800f878:	80fb      	strh	r3, [r7, #6]
 800f87a:	4613      	mov	r3, r2
 800f87c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f87e:	7979      	ldrb	r1, [r7, #5]
 800f880:	2300      	movs	r3, #0
 800f882:	9303      	str	r3, [sp, #12]
 800f884:	88fb      	ldrh	r3, [r7, #6]
 800f886:	9302      	str	r3, [sp, #8]
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	9301      	str	r3, [sp, #4]
 800f88c:	2301      	movs	r3, #1
 800f88e:	9300      	str	r3, [sp, #0]
 800f890:	2302      	movs	r3, #2
 800f892:	2201      	movs	r2, #1
 800f894:	68f8      	ldr	r0, [r7, #12]
 800f896:	f006 f9ec 	bl	8015c72 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f89a:	2300      	movs	r3, #0
}
 800f89c:	4618      	mov	r0, r3
 800f89e:	3710      	adds	r7, #16
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}

0800f8a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	b086      	sub	sp, #24
 800f8a8:	af04      	add	r7, sp, #16
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	4608      	mov	r0, r1
 800f8ae:	4611      	mov	r1, r2
 800f8b0:	461a      	mov	r2, r3
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	70fb      	strb	r3, [r7, #3]
 800f8b6:	460b      	mov	r3, r1
 800f8b8:	70bb      	strb	r3, [r7, #2]
 800f8ba:	4613      	mov	r3, r2
 800f8bc:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f8be:	7878      	ldrb	r0, [r7, #1]
 800f8c0:	78ba      	ldrb	r2, [r7, #2]
 800f8c2:	78f9      	ldrb	r1, [r7, #3]
 800f8c4:	8b3b      	ldrh	r3, [r7, #24]
 800f8c6:	9302      	str	r3, [sp, #8]
 800f8c8:	7d3b      	ldrb	r3, [r7, #20]
 800f8ca:	9301      	str	r3, [sp, #4]
 800f8cc:	7c3b      	ldrb	r3, [r7, #16]
 800f8ce:	9300      	str	r3, [sp, #0]
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f006 f97f 	bl	8015bd6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800f8d8:	2300      	movs	r3, #0
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	3708      	adds	r7, #8
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}

0800f8e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f8e2:	b580      	push	{r7, lr}
 800f8e4:	b082      	sub	sp, #8
 800f8e6:	af00      	add	r7, sp, #0
 800f8e8:	6078      	str	r0, [r7, #4]
 800f8ea:	460b      	mov	r3, r1
 800f8ec:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800f8ee:	78fb      	ldrb	r3, [r7, #3]
 800f8f0:	4619      	mov	r1, r3
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f006 f99e 	bl	8015c34 <USBH_LL_ClosePipe>

  return USBH_OK;
 800f8f8:	2300      	movs	r3, #0
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3708      	adds	r7, #8
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}

0800f902 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f902:	b580      	push	{r7, lr}
 800f904:	b084      	sub	sp, #16
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
 800f90a:	460b      	mov	r3, r1
 800f90c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f000 f832 	bl	800f978 <USBH_GetFreePipe>
 800f914:	4603      	mov	r3, r0
 800f916:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f918:	89fb      	ldrh	r3, [r7, #14]
 800f91a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f91e:	4293      	cmp	r3, r2
 800f920:	d009      	beq.n	800f936 <USBH_AllocPipe+0x34>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f922:	78fb      	ldrb	r3, [r7, #3]
 800f924:	89fa      	ldrh	r2, [r7, #14]
 800f926:	f002 020f 	and.w	r2, r2, #15
 800f92a:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	32e0      	adds	r2, #224	; 0xe0
 800f932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)pipe;
 800f936:	89fb      	ldrh	r3, [r7, #14]
 800f938:	b2db      	uxtb	r3, r3
}
 800f93a:	4618      	mov	r0, r3
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}

0800f942 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f942:	b480      	push	{r7}
 800f944:	b083      	sub	sp, #12
 800f946:	af00      	add	r7, sp, #0
 800f948:	6078      	str	r0, [r7, #4]
 800f94a:	460b      	mov	r3, r1
 800f94c:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f94e:	78fb      	ldrb	r3, [r7, #3]
 800f950:	2b0a      	cmp	r3, #10
 800f952:	d80b      	bhi.n	800f96c <USBH_FreePipe+0x2a>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f954:	78fa      	ldrb	r2, [r7, #3]
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	32e0      	adds	r2, #224	; 0xe0
 800f95a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f95e:	78fa      	ldrb	r2, [r7, #3]
 800f960:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	32e0      	adds	r2, #224	; 0xe0
 800f968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return USBH_OK;
 800f96c:	2300      	movs	r3, #0
}
 800f96e:	4618      	mov	r0, r3
 800f970:	370c      	adds	r7, #12
 800f972:	46bd      	mov	sp, r7
 800f974:	bc80      	pop	{r7}
 800f976:	4770      	bx	lr

0800f978 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f978:	b480      	push	{r7}
 800f97a:	b085      	sub	sp, #20
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f980:	2300      	movs	r3, #0
 800f982:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f984:	2300      	movs	r3, #0
 800f986:	73fb      	strb	r3, [r7, #15]
 800f988:	e00e      	b.n	800f9a8 <USBH_GetFreePipe+0x30>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f98a:	7bfa      	ldrb	r2, [r7, #15]
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	32e0      	adds	r2, #224	; 0xe0
 800f990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f994:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d102      	bne.n	800f9a2 <USBH_GetFreePipe+0x2a>
    {
      return (uint16_t)idx;
 800f99c:	7bfb      	ldrb	r3, [r7, #15]
 800f99e:	b29b      	uxth	r3, r3
 800f9a0:	e007      	b.n	800f9b2 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800f9a2:	7bfb      	ldrb	r3, [r7, #15]
 800f9a4:	3301      	adds	r3, #1
 800f9a6:	73fb      	strb	r3, [r7, #15]
 800f9a8:	7bfb      	ldrb	r3, [r7, #15]
 800f9aa:	2b0a      	cmp	r3, #10
 800f9ac:	d9ed      	bls.n	800f98a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f9ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	3714      	adds	r7, #20
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	bc80      	pop	{r7}
 800f9ba:	4770      	bx	lr

0800f9bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800f9bc:	b580      	push	{r7, lr}
 800f9be:	b084      	sub	sp, #16
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f9c6:	79fb      	ldrb	r3, [r7, #7]
 800f9c8:	4a08      	ldr	r2, [pc, #32]	; (800f9ec <disk_status+0x30>)
 800f9ca:	009b      	lsls	r3, r3, #2
 800f9cc:	4413      	add	r3, r2
 800f9ce:	685b      	ldr	r3, [r3, #4]
 800f9d0:	685b      	ldr	r3, [r3, #4]
 800f9d2:	79fa      	ldrb	r2, [r7, #7]
 800f9d4:	4905      	ldr	r1, [pc, #20]	; (800f9ec <disk_status+0x30>)
 800f9d6:	440a      	add	r2, r1
 800f9d8:	7a12      	ldrb	r2, [r2, #8]
 800f9da:	4610      	mov	r0, r2
 800f9dc:	4798      	blx	r3
 800f9de:	4603      	mov	r3, r0
 800f9e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f9e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	3710      	adds	r7, #16
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}
 800f9ec:	20005714 	.word	0x20005714

0800f9f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800f9fe:	79fb      	ldrb	r3, [r7, #7]
 800fa00:	4a0d      	ldr	r2, [pc, #52]	; (800fa38 <disk_initialize+0x48>)
 800fa02:	5cd3      	ldrb	r3, [r2, r3]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d111      	bne.n	800fa2c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800fa08:	79fb      	ldrb	r3, [r7, #7]
 800fa0a:	4a0b      	ldr	r2, [pc, #44]	; (800fa38 <disk_initialize+0x48>)
 800fa0c:	2101      	movs	r1, #1
 800fa0e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800fa10:	79fb      	ldrb	r3, [r7, #7]
 800fa12:	4a09      	ldr	r2, [pc, #36]	; (800fa38 <disk_initialize+0x48>)
 800fa14:	009b      	lsls	r3, r3, #2
 800fa16:	4413      	add	r3, r2
 800fa18:	685b      	ldr	r3, [r3, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	79fa      	ldrb	r2, [r7, #7]
 800fa1e:	4906      	ldr	r1, [pc, #24]	; (800fa38 <disk_initialize+0x48>)
 800fa20:	440a      	add	r2, r1
 800fa22:	7a12      	ldrb	r2, [r2, #8]
 800fa24:	4610      	mov	r0, r2
 800fa26:	4798      	blx	r3
 800fa28:	4603      	mov	r3, r0
 800fa2a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800fa2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3710      	adds	r7, #16
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	20005714 	.word	0x20005714

0800fa3c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800fa3c:	b590      	push	{r4, r7, lr}
 800fa3e:	b087      	sub	sp, #28
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	60b9      	str	r1, [r7, #8]
 800fa44:	607a      	str	r2, [r7, #4]
 800fa46:	603b      	str	r3, [r7, #0]
 800fa48:	4603      	mov	r3, r0
 800fa4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800fa4c:	7bfb      	ldrb	r3, [r7, #15]
 800fa4e:	4a0a      	ldr	r2, [pc, #40]	; (800fa78 <disk_read+0x3c>)
 800fa50:	009b      	lsls	r3, r3, #2
 800fa52:	4413      	add	r3, r2
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	689c      	ldr	r4, [r3, #8]
 800fa58:	7bfb      	ldrb	r3, [r7, #15]
 800fa5a:	4a07      	ldr	r2, [pc, #28]	; (800fa78 <disk_read+0x3c>)
 800fa5c:	4413      	add	r3, r2
 800fa5e:	7a18      	ldrb	r0, [r3, #8]
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	687a      	ldr	r2, [r7, #4]
 800fa64:	68b9      	ldr	r1, [r7, #8]
 800fa66:	47a0      	blx	r4
 800fa68:	4603      	mov	r3, r0
 800fa6a:	75fb      	strb	r3, [r7, #23]
  return res;
 800fa6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	371c      	adds	r7, #28
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd90      	pop	{r4, r7, pc}
 800fa76:	bf00      	nop
 800fa78:	20005714 	.word	0x20005714

0800fa7c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800fa7c:	b590      	push	{r4, r7, lr}
 800fa7e:	b087      	sub	sp, #28
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	60b9      	str	r1, [r7, #8]
 800fa84:	607a      	str	r2, [r7, #4]
 800fa86:	603b      	str	r3, [r7, #0]
 800fa88:	4603      	mov	r3, r0
 800fa8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800fa8c:	7bfb      	ldrb	r3, [r7, #15]
 800fa8e:	4a0a      	ldr	r2, [pc, #40]	; (800fab8 <disk_write+0x3c>)
 800fa90:	009b      	lsls	r3, r3, #2
 800fa92:	4413      	add	r3, r2
 800fa94:	685b      	ldr	r3, [r3, #4]
 800fa96:	68dc      	ldr	r4, [r3, #12]
 800fa98:	7bfb      	ldrb	r3, [r7, #15]
 800fa9a:	4a07      	ldr	r2, [pc, #28]	; (800fab8 <disk_write+0x3c>)
 800fa9c:	4413      	add	r3, r2
 800fa9e:	7a18      	ldrb	r0, [r3, #8]
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	687a      	ldr	r2, [r7, #4]
 800faa4:	68b9      	ldr	r1, [r7, #8]
 800faa6:	47a0      	blx	r4
 800faa8:	4603      	mov	r3, r0
 800faaa:	75fb      	strb	r3, [r7, #23]
  return res;
 800faac:	7dfb      	ldrb	r3, [r7, #23]
}
 800faae:	4618      	mov	r0, r3
 800fab0:	371c      	adds	r7, #28
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bd90      	pop	{r4, r7, pc}
 800fab6:	bf00      	nop
 800fab8:	20005714 	.word	0x20005714

0800fabc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b084      	sub	sp, #16
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	4603      	mov	r3, r0
 800fac4:	603a      	str	r2, [r7, #0]
 800fac6:	71fb      	strb	r3, [r7, #7]
 800fac8:	460b      	mov	r3, r1
 800faca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800facc:	79fb      	ldrb	r3, [r7, #7]
 800face:	4a09      	ldr	r2, [pc, #36]	; (800faf4 <disk_ioctl+0x38>)
 800fad0:	009b      	lsls	r3, r3, #2
 800fad2:	4413      	add	r3, r2
 800fad4:	685b      	ldr	r3, [r3, #4]
 800fad6:	691b      	ldr	r3, [r3, #16]
 800fad8:	79fa      	ldrb	r2, [r7, #7]
 800fada:	4906      	ldr	r1, [pc, #24]	; (800faf4 <disk_ioctl+0x38>)
 800fadc:	440a      	add	r2, r1
 800fade:	7a10      	ldrb	r0, [r2, #8]
 800fae0:	79b9      	ldrb	r1, [r7, #6]
 800fae2:	683a      	ldr	r2, [r7, #0]
 800fae4:	4798      	blx	r3
 800fae6:	4603      	mov	r3, r0
 800fae8:	73fb      	strb	r3, [r7, #15]
  return res;
 800faea:	7bfb      	ldrb	r3, [r7, #15]
}
 800faec:	4618      	mov	r0, r3
 800faee:	3710      	adds	r7, #16
 800faf0:	46bd      	mov	sp, r7
 800faf2:	bd80      	pop	{r7, pc}
 800faf4:	20005714 	.word	0x20005714

0800faf8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800faf8:	b480      	push	{r7}
 800fafa:	b087      	sub	sp, #28
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	60f8      	str	r0, [r7, #12]
 800fb00:	60b9      	str	r1, [r7, #8]
 800fb02:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800fb0c:	e007      	b.n	800fb1e <mem_cpy+0x26>
		*d++ = *s++;
 800fb0e:	693a      	ldr	r2, [r7, #16]
 800fb10:	1c53      	adds	r3, r2, #1
 800fb12:	613b      	str	r3, [r7, #16]
 800fb14:	697b      	ldr	r3, [r7, #20]
 800fb16:	1c59      	adds	r1, r3, #1
 800fb18:	6179      	str	r1, [r7, #20]
 800fb1a:	7812      	ldrb	r2, [r2, #0]
 800fb1c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	1e5a      	subs	r2, r3, #1
 800fb22:	607a      	str	r2, [r7, #4]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d1f2      	bne.n	800fb0e <mem_cpy+0x16>
}
 800fb28:	bf00      	nop
 800fb2a:	bf00      	nop
 800fb2c:	371c      	adds	r7, #28
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	bc80      	pop	{r7}
 800fb32:	4770      	bx	lr

0800fb34 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800fb34:	b480      	push	{r7}
 800fb36:	b087      	sub	sp, #28
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	60f8      	str	r0, [r7, #12]
 800fb3c:	60b9      	str	r1, [r7, #8]
 800fb3e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800fb44:	e005      	b.n	800fb52 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	1c5a      	adds	r2, r3, #1
 800fb4a:	617a      	str	r2, [r7, #20]
 800fb4c:	68ba      	ldr	r2, [r7, #8]
 800fb4e:	b2d2      	uxtb	r2, r2
 800fb50:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	1e5a      	subs	r2, r3, #1
 800fb56:	607a      	str	r2, [r7, #4]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d1f4      	bne.n	800fb46 <mem_set+0x12>
}
 800fb5c:	bf00      	nop
 800fb5e:	bf00      	nop
 800fb60:	371c      	adds	r7, #28
 800fb62:	46bd      	mov	sp, r7
 800fb64:	bc80      	pop	{r7}
 800fb66:	4770      	bx	lr

0800fb68 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800fb68:	b480      	push	{r7}
 800fb6a:	b089      	sub	sp, #36	; 0x24
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	61fb      	str	r3, [r7, #28]
 800fb78:	68bb      	ldr	r3, [r7, #8]
 800fb7a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800fb80:	bf00      	nop
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	1e5a      	subs	r2, r3, #1
 800fb86:	607a      	str	r2, [r7, #4]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d00d      	beq.n	800fba8 <mem_cmp+0x40>
 800fb8c:	69fb      	ldr	r3, [r7, #28]
 800fb8e:	1c5a      	adds	r2, r3, #1
 800fb90:	61fa      	str	r2, [r7, #28]
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	4619      	mov	r1, r3
 800fb96:	69bb      	ldr	r3, [r7, #24]
 800fb98:	1c5a      	adds	r2, r3, #1
 800fb9a:	61ba      	str	r2, [r7, #24]
 800fb9c:	781b      	ldrb	r3, [r3, #0]
 800fb9e:	1acb      	subs	r3, r1, r3
 800fba0:	617b      	str	r3, [r7, #20]
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d0ec      	beq.n	800fb82 <mem_cmp+0x1a>
	return r;
 800fba8:	697b      	ldr	r3, [r7, #20]
}
 800fbaa:	4618      	mov	r0, r3
 800fbac:	3724      	adds	r7, #36	; 0x24
 800fbae:	46bd      	mov	sp, r7
 800fbb0:	bc80      	pop	{r7}
 800fbb2:	4770      	bx	lr

0800fbb4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800fbb4:	b480      	push	{r7}
 800fbb6:	b083      	sub	sp, #12
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	6078      	str	r0, [r7, #4]
 800fbbc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800fbbe:	e002      	b.n	800fbc6 <chk_chr+0x12>
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	607b      	str	r3, [r7, #4]
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d005      	beq.n	800fbda <chk_chr+0x26>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	781b      	ldrb	r3, [r3, #0]
 800fbd2:	461a      	mov	r2, r3
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	4293      	cmp	r3, r2
 800fbd8:	d1f2      	bne.n	800fbc0 <chk_chr+0xc>
	return *str;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	781b      	ldrb	r3, [r3, #0]
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	370c      	adds	r7, #12
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bc80      	pop	{r7}
 800fbe6:	4770      	bx	lr

0800fbe8 <lock_fs>:
#if _FS_REENTRANT
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b082      	sub	sp, #8
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
	return ff_req_grant(fs->sobj);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f002 ffc4 	bl	8012b84 <ff_req_grant>
 800fbfc:	4603      	mov	r3, r0
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	3708      	adds	r7, #8
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd80      	pop	{r7, pc}

0800fc06 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800fc06:	b580      	push	{r7, lr}
 800fc08:	b082      	sub	sp, #8
 800fc0a:	af00      	add	r7, sp, #0
 800fc0c:	6078      	str	r0, [r7, #4]
 800fc0e:	460b      	mov	r3, r1
 800fc10:	70fb      	strb	r3, [r7, #3]
	if (fs &&
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d011      	beq.n	800fc3c <unlock_fs+0x36>
 800fc18:	78fb      	ldrb	r3, [r7, #3]
 800fc1a:	2b0c      	cmp	r3, #12
 800fc1c:	d00e      	beq.n	800fc3c <unlock_fs+0x36>
		res != FR_NOT_ENABLED &&
 800fc1e:	78fb      	ldrb	r3, [r7, #3]
 800fc20:	2b0b      	cmp	r3, #11
 800fc22:	d00b      	beq.n	800fc3c <unlock_fs+0x36>
		res != FR_INVALID_DRIVE &&
 800fc24:	78fb      	ldrb	r3, [r7, #3]
 800fc26:	2b09      	cmp	r3, #9
 800fc28:	d008      	beq.n	800fc3c <unlock_fs+0x36>
		res != FR_INVALID_OBJECT &&
 800fc2a:	78fb      	ldrb	r3, [r7, #3]
 800fc2c:	2b0f      	cmp	r3, #15
 800fc2e:	d005      	beq.n	800fc3c <unlock_fs+0x36>
		res != FR_TIMEOUT) {
		ff_rel_grant(fs->sobj);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fc36:	4618      	mov	r0, r3
 800fc38:	f002 ffb9 	bl	8012bae <ff_rel_grant>
	}
}
 800fc3c:	bf00      	nop
 800fc3e:	3708      	adds	r7, #8
 800fc40:	46bd      	mov	sp, r7
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b085      	sub	sp, #20
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fc4e:	2300      	movs	r3, #0
 800fc50:	60bb      	str	r3, [r7, #8]
 800fc52:	68bb      	ldr	r3, [r7, #8]
 800fc54:	60fb      	str	r3, [r7, #12]
 800fc56:	e038      	b.n	800fcca <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800fc58:	492f      	ldr	r1, [pc, #188]	; (800fd18 <chk_lock+0xd4>)
 800fc5a:	68fa      	ldr	r2, [r7, #12]
 800fc5c:	4613      	mov	r3, r2
 800fc5e:	005b      	lsls	r3, r3, #1
 800fc60:	4413      	add	r3, r2
 800fc62:	009b      	lsls	r3, r3, #2
 800fc64:	440b      	add	r3, r1
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d029      	beq.n	800fcc0 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800fc6c:	492a      	ldr	r1, [pc, #168]	; (800fd18 <chk_lock+0xd4>)
 800fc6e:	68fa      	ldr	r2, [r7, #12]
 800fc70:	4613      	mov	r3, r2
 800fc72:	005b      	lsls	r3, r3, #1
 800fc74:	4413      	add	r3, r2
 800fc76:	009b      	lsls	r3, r3, #2
 800fc78:	440b      	add	r3, r1
 800fc7a:	681a      	ldr	r2, [r3, #0]
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d11e      	bne.n	800fcc4 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800fc86:	4924      	ldr	r1, [pc, #144]	; (800fd18 <chk_lock+0xd4>)
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	4613      	mov	r3, r2
 800fc8c:	005b      	lsls	r3, r3, #1
 800fc8e:	4413      	add	r3, r2
 800fc90:	009b      	lsls	r3, r3, #2
 800fc92:	440b      	add	r3, r1
 800fc94:	3304      	adds	r3, #4
 800fc96:	681a      	ldr	r2, [r3, #0]
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800fc9e:	429a      	cmp	r2, r3
 800fca0:	d110      	bne.n	800fcc4 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800fca2:	491d      	ldr	r1, [pc, #116]	; (800fd18 <chk_lock+0xd4>)
 800fca4:	68fa      	ldr	r2, [r7, #12]
 800fca6:	4613      	mov	r3, r2
 800fca8:	005b      	lsls	r3, r3, #1
 800fcaa:	4413      	add	r3, r2
 800fcac:	009b      	lsls	r3, r3, #2
 800fcae:	440b      	add	r3, r1
 800fcb0:	3308      	adds	r3, #8
 800fcb2:	881a      	ldrh	r2, [r3, #0]
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800fcba:	429a      	cmp	r2, r3
 800fcbc:	d102      	bne.n	800fcc4 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800fcbe:	e007      	b.n	800fcd0 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800fcc0:	2301      	movs	r3, #1
 800fcc2:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	3301      	adds	r3, #1
 800fcc8:	60fb      	str	r3, [r7, #12]
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	2b01      	cmp	r3, #1
 800fcce:	d9c3      	bls.n	800fc58 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	2b02      	cmp	r3, #2
 800fcd4:	d109      	bne.n	800fcea <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800fcd6:	68bb      	ldr	r3, [r7, #8]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d102      	bne.n	800fce2 <chk_lock+0x9e>
 800fcdc:	683b      	ldr	r3, [r7, #0]
 800fcde:	2b02      	cmp	r3, #2
 800fce0:	d101      	bne.n	800fce6 <chk_lock+0xa2>
 800fce2:	2300      	movs	r3, #0
 800fce4:	e013      	b.n	800fd0e <chk_lock+0xca>
 800fce6:	2312      	movs	r3, #18
 800fce8:	e011      	b.n	800fd0e <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d10b      	bne.n	800fd08 <chk_lock+0xc4>
 800fcf0:	4909      	ldr	r1, [pc, #36]	; (800fd18 <chk_lock+0xd4>)
 800fcf2:	68fa      	ldr	r2, [r7, #12]
 800fcf4:	4613      	mov	r3, r2
 800fcf6:	005b      	lsls	r3, r3, #1
 800fcf8:	4413      	add	r3, r2
 800fcfa:	009b      	lsls	r3, r3, #2
 800fcfc:	440b      	add	r3, r1
 800fcfe:	330a      	adds	r3, #10
 800fd00:	881b      	ldrh	r3, [r3, #0]
 800fd02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd06:	d101      	bne.n	800fd0c <chk_lock+0xc8>
 800fd08:	2310      	movs	r3, #16
 800fd0a:	e000      	b.n	800fd0e <chk_lock+0xca>
 800fd0c:	2300      	movs	r3, #0
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3714      	adds	r7, #20
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bc80      	pop	{r7}
 800fd16:	4770      	bx	lr
 800fd18:	200056fc 	.word	0x200056fc

0800fd1c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	b083      	sub	sp, #12
 800fd20:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fd22:	2300      	movs	r3, #0
 800fd24:	607b      	str	r3, [r7, #4]
 800fd26:	e002      	b.n	800fd2e <enq_lock+0x12>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	607b      	str	r3, [r7, #4]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d809      	bhi.n	800fd48 <enq_lock+0x2c>
 800fd34:	490a      	ldr	r1, [pc, #40]	; (800fd60 <enq_lock+0x44>)
 800fd36:	687a      	ldr	r2, [r7, #4]
 800fd38:	4613      	mov	r3, r2
 800fd3a:	005b      	lsls	r3, r3, #1
 800fd3c:	4413      	add	r3, r2
 800fd3e:	009b      	lsls	r3, r3, #2
 800fd40:	440b      	add	r3, r1
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d1ef      	bne.n	800fd28 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	2b02      	cmp	r3, #2
 800fd4c:	bf14      	ite	ne
 800fd4e:	2301      	movne	r3, #1
 800fd50:	2300      	moveq	r3, #0
 800fd52:	b2db      	uxtb	r3, r3
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	370c      	adds	r7, #12
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bc80      	pop	{r7}
 800fd5c:	4770      	bx	lr
 800fd5e:	bf00      	nop
 800fd60:	200056fc 	.word	0x200056fc

0800fd64 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fd64:	b480      	push	{r7}
 800fd66:	b085      	sub	sp, #20
 800fd68:	af00      	add	r7, sp, #0
 800fd6a:	6078      	str	r0, [r7, #4]
 800fd6c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fd6e:	2300      	movs	r3, #0
 800fd70:	60fb      	str	r3, [r7, #12]
 800fd72:	e02b      	b.n	800fdcc <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800fd74:	4955      	ldr	r1, [pc, #340]	; (800fecc <inc_lock+0x168>)
 800fd76:	68fa      	ldr	r2, [r7, #12]
 800fd78:	4613      	mov	r3, r2
 800fd7a:	005b      	lsls	r3, r3, #1
 800fd7c:	4413      	add	r3, r2
 800fd7e:	009b      	lsls	r3, r3, #2
 800fd80:	440b      	add	r3, r1
 800fd82:	681a      	ldr	r2, [r3, #0]
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd8a:	429a      	cmp	r2, r3
 800fd8c:	d11b      	bne.n	800fdc6 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800fd8e:	494f      	ldr	r1, [pc, #316]	; (800fecc <inc_lock+0x168>)
 800fd90:	68fa      	ldr	r2, [r7, #12]
 800fd92:	4613      	mov	r3, r2
 800fd94:	005b      	lsls	r3, r3, #1
 800fd96:	4413      	add	r3, r2
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	440b      	add	r3, r1
 800fd9c:	3304      	adds	r3, #4
 800fd9e:	681a      	ldr	r2, [r3, #0]
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d10d      	bne.n	800fdc6 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800fdaa:	4948      	ldr	r1, [pc, #288]	; (800fecc <inc_lock+0x168>)
 800fdac:	68fa      	ldr	r2, [r7, #12]
 800fdae:	4613      	mov	r3, r2
 800fdb0:	005b      	lsls	r3, r3, #1
 800fdb2:	4413      	add	r3, r2
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	440b      	add	r3, r1
 800fdb8:	3308      	adds	r3, #8
 800fdba:	881a      	ldrh	r2, [r3, #0]
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800fdc2:	429a      	cmp	r2, r3
 800fdc4:	d006      	beq.n	800fdd4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	3301      	adds	r3, #1
 800fdca:	60fb      	str	r3, [r7, #12]
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	2b01      	cmp	r3, #1
 800fdd0:	d9d0      	bls.n	800fd74 <inc_lock+0x10>
 800fdd2:	e000      	b.n	800fdd6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800fdd4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	2b02      	cmp	r3, #2
 800fdda:	d145      	bne.n	800fe68 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fddc:	2300      	movs	r3, #0
 800fdde:	60fb      	str	r3, [r7, #12]
 800fde0:	e002      	b.n	800fde8 <inc_lock+0x84>
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	3301      	adds	r3, #1
 800fde6:	60fb      	str	r3, [r7, #12]
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2b01      	cmp	r3, #1
 800fdec:	d809      	bhi.n	800fe02 <inc_lock+0x9e>
 800fdee:	4937      	ldr	r1, [pc, #220]	; (800fecc <inc_lock+0x168>)
 800fdf0:	68fa      	ldr	r2, [r7, #12]
 800fdf2:	4613      	mov	r3, r2
 800fdf4:	005b      	lsls	r3, r3, #1
 800fdf6:	4413      	add	r3, r2
 800fdf8:	009b      	lsls	r3, r3, #2
 800fdfa:	440b      	add	r3, r1
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1ef      	bne.n	800fde2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	2b02      	cmp	r3, #2
 800fe06:	d101      	bne.n	800fe0c <inc_lock+0xa8>
 800fe08:	2300      	movs	r3, #0
 800fe0a:	e05a      	b.n	800fec2 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800fe12:	482e      	ldr	r0, [pc, #184]	; (800fecc <inc_lock+0x168>)
 800fe14:	68fa      	ldr	r2, [r7, #12]
 800fe16:	4613      	mov	r3, r2
 800fe18:	005b      	lsls	r3, r3, #1
 800fe1a:	4413      	add	r3, r2
 800fe1c:	009b      	lsls	r3, r3, #2
 800fe1e:	4403      	add	r3, r0
 800fe20:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800fe28:	4828      	ldr	r0, [pc, #160]	; (800fecc <inc_lock+0x168>)
 800fe2a:	68fa      	ldr	r2, [r7, #12]
 800fe2c:	4613      	mov	r3, r2
 800fe2e:	005b      	lsls	r3, r3, #1
 800fe30:	4413      	add	r3, r2
 800fe32:	009b      	lsls	r3, r3, #2
 800fe34:	4403      	add	r3, r0
 800fe36:	3304      	adds	r3, #4
 800fe38:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800fe40:	4922      	ldr	r1, [pc, #136]	; (800fecc <inc_lock+0x168>)
 800fe42:	68fa      	ldr	r2, [r7, #12]
 800fe44:	4613      	mov	r3, r2
 800fe46:	005b      	lsls	r3, r3, #1
 800fe48:	4413      	add	r3, r2
 800fe4a:	009b      	lsls	r3, r3, #2
 800fe4c:	440b      	add	r3, r1
 800fe4e:	3308      	adds	r3, #8
 800fe50:	4602      	mov	r2, r0
 800fe52:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800fe54:	491d      	ldr	r1, [pc, #116]	; (800fecc <inc_lock+0x168>)
 800fe56:	68fa      	ldr	r2, [r7, #12]
 800fe58:	4613      	mov	r3, r2
 800fe5a:	005b      	lsls	r3, r3, #1
 800fe5c:	4413      	add	r3, r2
 800fe5e:	009b      	lsls	r3, r3, #2
 800fe60:	440b      	add	r3, r1
 800fe62:	330a      	adds	r3, #10
 800fe64:	2200      	movs	r2, #0
 800fe66:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fe68:	683b      	ldr	r3, [r7, #0]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d00c      	beq.n	800fe88 <inc_lock+0x124>
 800fe6e:	4917      	ldr	r1, [pc, #92]	; (800fecc <inc_lock+0x168>)
 800fe70:	68fa      	ldr	r2, [r7, #12]
 800fe72:	4613      	mov	r3, r2
 800fe74:	005b      	lsls	r3, r3, #1
 800fe76:	4413      	add	r3, r2
 800fe78:	009b      	lsls	r3, r3, #2
 800fe7a:	440b      	add	r3, r1
 800fe7c:	330a      	adds	r3, #10
 800fe7e:	881b      	ldrh	r3, [r3, #0]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d001      	beq.n	800fe88 <inc_lock+0x124>
 800fe84:	2300      	movs	r3, #0
 800fe86:	e01c      	b.n	800fec2 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d10b      	bne.n	800fea6 <inc_lock+0x142>
 800fe8e:	490f      	ldr	r1, [pc, #60]	; (800fecc <inc_lock+0x168>)
 800fe90:	68fa      	ldr	r2, [r7, #12]
 800fe92:	4613      	mov	r3, r2
 800fe94:	005b      	lsls	r3, r3, #1
 800fe96:	4413      	add	r3, r2
 800fe98:	009b      	lsls	r3, r3, #2
 800fe9a:	440b      	add	r3, r1
 800fe9c:	330a      	adds	r3, #10
 800fe9e:	881b      	ldrh	r3, [r3, #0]
 800fea0:	3301      	adds	r3, #1
 800fea2:	b299      	uxth	r1, r3
 800fea4:	e001      	b.n	800feaa <inc_lock+0x146>
 800fea6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800feaa:	4808      	ldr	r0, [pc, #32]	; (800fecc <inc_lock+0x168>)
 800feac:	68fa      	ldr	r2, [r7, #12]
 800feae:	4613      	mov	r3, r2
 800feb0:	005b      	lsls	r3, r3, #1
 800feb2:	4413      	add	r3, r2
 800feb4:	009b      	lsls	r3, r3, #2
 800feb6:	4403      	add	r3, r0
 800feb8:	330a      	adds	r3, #10
 800feba:	460a      	mov	r2, r1
 800febc:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	3301      	adds	r3, #1
}
 800fec2:	4618      	mov	r0, r3
 800fec4:	3714      	adds	r7, #20
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bc80      	pop	{r7}
 800feca:	4770      	bx	lr
 800fecc:	200056fc 	.word	0x200056fc

0800fed0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fed0:	b480      	push	{r7}
 800fed2:	b085      	sub	sp, #20
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	3b01      	subs	r3, #1
 800fedc:	607b      	str	r3, [r7, #4]
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	2b01      	cmp	r3, #1
 800fee2:	d82e      	bhi.n	800ff42 <dec_lock+0x72>
		n = Files[i].ctr;
 800fee4:	491b      	ldr	r1, [pc, #108]	; (800ff54 <dec_lock+0x84>)
 800fee6:	687a      	ldr	r2, [r7, #4]
 800fee8:	4613      	mov	r3, r2
 800feea:	005b      	lsls	r3, r3, #1
 800feec:	4413      	add	r3, r2
 800feee:	009b      	lsls	r3, r3, #2
 800fef0:	440b      	add	r3, r1
 800fef2:	330a      	adds	r3, #10
 800fef4:	881b      	ldrh	r3, [r3, #0]
 800fef6:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fef8:	89fb      	ldrh	r3, [r7, #14]
 800fefa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fefe:	d101      	bne.n	800ff04 <dec_lock+0x34>
 800ff00:	2300      	movs	r3, #0
 800ff02:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800ff04:	89fb      	ldrh	r3, [r7, #14]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d002      	beq.n	800ff10 <dec_lock+0x40>
 800ff0a:	89fb      	ldrh	r3, [r7, #14]
 800ff0c:	3b01      	subs	r3, #1
 800ff0e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ff10:	4910      	ldr	r1, [pc, #64]	; (800ff54 <dec_lock+0x84>)
 800ff12:	687a      	ldr	r2, [r7, #4]
 800ff14:	4613      	mov	r3, r2
 800ff16:	005b      	lsls	r3, r3, #1
 800ff18:	4413      	add	r3, r2
 800ff1a:	009b      	lsls	r3, r3, #2
 800ff1c:	440b      	add	r3, r1
 800ff1e:	330a      	adds	r3, #10
 800ff20:	89fa      	ldrh	r2, [r7, #14]
 800ff22:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ff24:	89fb      	ldrh	r3, [r7, #14]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d108      	bne.n	800ff3c <dec_lock+0x6c>
 800ff2a:	490a      	ldr	r1, [pc, #40]	; (800ff54 <dec_lock+0x84>)
 800ff2c:	687a      	ldr	r2, [r7, #4]
 800ff2e:	4613      	mov	r3, r2
 800ff30:	005b      	lsls	r3, r3, #1
 800ff32:	4413      	add	r3, r2
 800ff34:	009b      	lsls	r3, r3, #2
 800ff36:	440b      	add	r3, r1
 800ff38:	2200      	movs	r2, #0
 800ff3a:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	737b      	strb	r3, [r7, #13]
 800ff40:	e001      	b.n	800ff46 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ff42:	2302      	movs	r3, #2
 800ff44:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ff46:	7b7b      	ldrb	r3, [r7, #13]
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	3714      	adds	r7, #20
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	bc80      	pop	{r7}
 800ff50:	4770      	bx	lr
 800ff52:	bf00      	nop
 800ff54:	200056fc 	.word	0x200056fc

0800ff58 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ff58:	b480      	push	{r7}
 800ff5a:	b085      	sub	sp, #20
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ff60:	2300      	movs	r3, #0
 800ff62:	60fb      	str	r3, [r7, #12]
 800ff64:	e016      	b.n	800ff94 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ff66:	4910      	ldr	r1, [pc, #64]	; (800ffa8 <clear_lock+0x50>)
 800ff68:	68fa      	ldr	r2, [r7, #12]
 800ff6a:	4613      	mov	r3, r2
 800ff6c:	005b      	lsls	r3, r3, #1
 800ff6e:	4413      	add	r3, r2
 800ff70:	009b      	lsls	r3, r3, #2
 800ff72:	440b      	add	r3, r1
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	687a      	ldr	r2, [r7, #4]
 800ff78:	429a      	cmp	r2, r3
 800ff7a:	d108      	bne.n	800ff8e <clear_lock+0x36>
 800ff7c:	490a      	ldr	r1, [pc, #40]	; (800ffa8 <clear_lock+0x50>)
 800ff7e:	68fa      	ldr	r2, [r7, #12]
 800ff80:	4613      	mov	r3, r2
 800ff82:	005b      	lsls	r3, r3, #1
 800ff84:	4413      	add	r3, r2
 800ff86:	009b      	lsls	r3, r3, #2
 800ff88:	440b      	add	r3, r1
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	3301      	adds	r3, #1
 800ff92:	60fb      	str	r3, [r7, #12]
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2b01      	cmp	r3, #1
 800ff98:	d9e5      	bls.n	800ff66 <clear_lock+0xe>
	}
}
 800ff9a:	bf00      	nop
 800ff9c:	bf00      	nop
 800ff9e:	3714      	adds	r7, #20
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bc80      	pop	{r7}
 800ffa4:	4770      	bx	lr
 800ffa6:	bf00      	nop
 800ffa8:	200056fc 	.word	0x200056fc

0800ffac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b086      	sub	sp, #24
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d038      	beq.n	8010034 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800ffc8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ffd0:	6879      	ldr	r1, [r7, #4]
 800ffd2:	2301      	movs	r3, #1
 800ffd4:	697a      	ldr	r2, [r7, #20]
 800ffd6:	f7ff fd51 	bl	800fa7c <disk_write>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d002      	beq.n	800ffe6 <sync_window+0x3a>
			res = FR_DISK_ERR;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	73fb      	strb	r3, [r7, #15]
 800ffe4:	e026      	b.n	8010034 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800fff4:	697a      	ldr	r2, [r7, #20]
 800fff6:	1ad2      	subs	r2, r2, r3
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fffe:	429a      	cmp	r2, r3
 8010000:	d218      	bcs.n	8010034 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8010008:	613b      	str	r3, [r7, #16]
 801000a:	e010      	b.n	801002e <sync_window+0x82>
					wsect += fs->fsize;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8010012:	697a      	ldr	r2, [r7, #20]
 8010014:	4413      	add	r3, r2
 8010016:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801001e:	6879      	ldr	r1, [r7, #4]
 8010020:	2301      	movs	r3, #1
 8010022:	697a      	ldr	r2, [r7, #20]
 8010024:	f7ff fd2a 	bl	800fa7c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010028:	693b      	ldr	r3, [r7, #16]
 801002a:	3b01      	subs	r3, #1
 801002c:	613b      	str	r3, [r7, #16]
 801002e:	693b      	ldr	r3, [r7, #16]
 8010030:	2b01      	cmp	r3, #1
 8010032:	d8eb      	bhi.n	801000c <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8010034:	7bfb      	ldrb	r3, [r7, #15]
}
 8010036:	4618      	mov	r0, r3
 8010038:	3718      	adds	r7, #24
 801003a:	46bd      	mov	sp, r7
 801003c:	bd80      	pop	{r7, pc}

0801003e <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 801003e:	b580      	push	{r7, lr}
 8010040:	b084      	sub	sp, #16
 8010042:	af00      	add	r7, sp, #0
 8010044:	6078      	str	r0, [r7, #4]
 8010046:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8010048:	2300      	movs	r3, #0
 801004a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8010052:	683a      	ldr	r2, [r7, #0]
 8010054:	429a      	cmp	r2, r3
 8010056:	d01b      	beq.n	8010090 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8010058:	6878      	ldr	r0, [r7, #4]
 801005a:	f7ff ffa7 	bl	800ffac <sync_window>
 801005e:	4603      	mov	r3, r0
 8010060:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8010062:	7bfb      	ldrb	r3, [r7, #15]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d113      	bne.n	8010090 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801006e:	6879      	ldr	r1, [r7, #4]
 8010070:	2301      	movs	r3, #1
 8010072:	683a      	ldr	r2, [r7, #0]
 8010074:	f7ff fce2 	bl	800fa3c <disk_read>
 8010078:	4603      	mov	r3, r0
 801007a:	2b00      	cmp	r3, #0
 801007c:	d004      	beq.n	8010088 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801007e:	f04f 33ff 	mov.w	r3, #4294967295
 8010082:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8010084:	2301      	movs	r3, #1
 8010086:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	683a      	ldr	r2, [r7, #0]
 801008c:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
		}
	}
	return res;
 8010090:	7bfb      	ldrb	r3, [r7, #15]
}
 8010092:	4618      	mov	r0, r3
 8010094:	3710      	adds	r7, #16
 8010096:	46bd      	mov	sp, r7
 8010098:	bd80      	pop	{r7, pc}

0801009a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 801009a:	b580      	push	{r7, lr}
 801009c:	b084      	sub	sp, #16
 801009e:	af00      	add	r7, sp, #0
 80100a0:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	f7ff ff82 	bl	800ffac <sync_window>
 80100a8:	4603      	mov	r3, r0
 80100aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80100ac:	7bfb      	ldrb	r3, [r7, #15]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	f040 809b 	bne.w	80101ea <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80100ba:	2b03      	cmp	r3, #3
 80100bc:	f040 8088 	bne.w	80101d0 <sync_fs+0x136>
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80100c6:	2b01      	cmp	r3, #1
 80100c8:	f040 8082 	bne.w	80101d0 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80100d2:	2100      	movs	r1, #0
 80100d4:	4618      	mov	r0, r3
 80100d6:	f7ff fd2d 	bl	800fb34 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2255      	movs	r2, #85	; 0x55
 80100de:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	22aa      	movs	r2, #170	; 0xaa
 80100e6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	2252      	movs	r2, #82	; 0x52
 80100ee:	701a      	strb	r2, [r3, #0]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2252      	movs	r2, #82	; 0x52
 80100f4:	705a      	strb	r2, [r3, #1]
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	2261      	movs	r2, #97	; 0x61
 80100fa:	709a      	strb	r2, [r3, #2]
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2241      	movs	r2, #65	; 0x41
 8010100:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	2272      	movs	r2, #114	; 0x72
 8010106:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2272      	movs	r2, #114	; 0x72
 801010e:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	2241      	movs	r2, #65	; 0x41
 8010116:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	2261      	movs	r2, #97	; 0x61
 801011e:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010128:	b2da      	uxtb	r2, r3
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010136:	b29b      	uxth	r3, r3
 8010138:	0a1b      	lsrs	r3, r3, #8
 801013a:	b29b      	uxth	r3, r3
 801013c:	b2da      	uxtb	r2, r3
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801014a:	0c1b      	lsrs	r3, r3, #16
 801014c:	b2da      	uxtb	r2, r3
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801015a:	0e1b      	lsrs	r3, r3, #24
 801015c:	b2da      	uxtb	r2, r3
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801016a:	b2da      	uxtb	r2, r3
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010178:	b29b      	uxth	r3, r3
 801017a:	0a1b      	lsrs	r3, r3, #8
 801017c:	b29b      	uxth	r3, r3
 801017e:	b2da      	uxtb	r2, r3
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801018c:	0c1b      	lsrs	r3, r3, #16
 801018e:	b2da      	uxtb	r2, r3
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801019c:	0e1b      	lsrs	r3, r3, #24
 801019e:	b2da      	uxtb	r2, r3
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80101ac:	1c5a      	adds	r2, r3, #1
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80101ba:	6879      	ldr	r1, [r7, #4]
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 80101c2:	2301      	movs	r3, #1
 80101c4:	f7ff fc5a 	bl	800fa7c <disk_write>
			fs->fsi_flag = 0;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2200      	movs	r2, #0
 80101cc:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80101d6:	2200      	movs	r2, #0
 80101d8:	2100      	movs	r1, #0
 80101da:	4618      	mov	r0, r3
 80101dc:	f7ff fc6e 	bl	800fabc <disk_ioctl>
 80101e0:	4603      	mov	r3, r0
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d001      	beq.n	80101ea <sync_fs+0x150>
			res = FR_DISK_ERR;
 80101e6:	2301      	movs	r3, #1
 80101e8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80101ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80101ec:	4618      	mov	r0, r3
 80101ee:	3710      	adds	r7, #16
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}

080101f4 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80101f4:	b480      	push	{r7}
 80101f6:	b083      	sub	sp, #12
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
 80101fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	3b02      	subs	r3, #2
 8010202:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801020a:	3b02      	subs	r3, #2
 801020c:	683a      	ldr	r2, [r7, #0]
 801020e:	429a      	cmp	r2, r3
 8010210:	d301      	bcc.n	8010216 <clust2sect+0x22>
 8010212:	2300      	movs	r3, #0
 8010214:	e00a      	b.n	801022c <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 801021c:	461a      	mov	r2, r3
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	fb03 f202 	mul.w	r2, r3, r2
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 801022a:	4413      	add	r3, r2
}
 801022c:	4618      	mov	r0, r3
 801022e:	370c      	adds	r7, #12
 8010230:	46bd      	mov	sp, r7
 8010232:	bc80      	pop	{r7}
 8010234:	4770      	bx	lr

08010236 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8010236:	b580      	push	{r7, lr}
 8010238:	b086      	sub	sp, #24
 801023a:	af00      	add	r7, sp, #0
 801023c:	6078      	str	r0, [r7, #4]
 801023e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	2b01      	cmp	r3, #1
 8010244:	d905      	bls.n	8010252 <get_fat+0x1c>
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801024c:	683a      	ldr	r2, [r7, #0]
 801024e:	429a      	cmp	r2, r3
 8010250:	d302      	bcc.n	8010258 <get_fat+0x22>
		val = 1;	/* Internal error */
 8010252:	2301      	movs	r3, #1
 8010254:	617b      	str	r3, [r7, #20]
 8010256:	e0a3      	b.n	80103a0 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8010258:	f04f 33ff 	mov.w	r3, #4294967295
 801025c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010264:	2b03      	cmp	r3, #3
 8010266:	d068      	beq.n	801033a <get_fat+0x104>
 8010268:	2b03      	cmp	r3, #3
 801026a:	f300 808f 	bgt.w	801038c <get_fat+0x156>
 801026e:	2b01      	cmp	r3, #1
 8010270:	d002      	beq.n	8010278 <get_fat+0x42>
 8010272:	2b02      	cmp	r3, #2
 8010274:	d040      	beq.n	80102f8 <get_fat+0xc2>
 8010276:	e089      	b.n	801038c <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	60fb      	str	r3, [r7, #12]
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	085b      	lsrs	r3, r3, #1
 8010280:	68fa      	ldr	r2, [r7, #12]
 8010282:	4413      	add	r3, r2
 8010284:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	0a5b      	lsrs	r3, r3, #9
 8010290:	4413      	add	r3, r2
 8010292:	4619      	mov	r1, r3
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f7ff fed2 	bl	801003e <move_window>
 801029a:	4603      	mov	r3, r0
 801029c:	2b00      	cmp	r3, #0
 801029e:	d178      	bne.n	8010392 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	60fa      	str	r2, [r7, #12]
 80102a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	5cd3      	ldrb	r3, [r2, r3]
 80102ae:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	0a5b      	lsrs	r3, r3, #9
 80102ba:	4413      	add	r3, r2
 80102bc:	4619      	mov	r1, r3
 80102be:	6878      	ldr	r0, [r7, #4]
 80102c0:	f7ff febd 	bl	801003e <move_window>
 80102c4:	4603      	mov	r3, r0
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d165      	bne.n	8010396 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	5cd3      	ldrb	r3, [r2, r3]
 80102d4:	021b      	lsls	r3, r3, #8
 80102d6:	461a      	mov	r2, r3
 80102d8:	68bb      	ldr	r3, [r7, #8]
 80102da:	4313      	orrs	r3, r2
 80102dc:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	f003 0301 	and.w	r3, r3, #1
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d002      	beq.n	80102ee <get_fat+0xb8>
 80102e8:	68bb      	ldr	r3, [r7, #8]
 80102ea:	091b      	lsrs	r3, r3, #4
 80102ec:	e002      	b.n	80102f4 <get_fat+0xbe>
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80102f4:	617b      	str	r3, [r7, #20]
			break;
 80102f6:	e053      	b.n	80103a0 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	0a1b      	lsrs	r3, r3, #8
 8010302:	4413      	add	r3, r2
 8010304:	4619      	mov	r1, r3
 8010306:	6878      	ldr	r0, [r7, #4]
 8010308:	f7ff fe99 	bl	801003e <move_window>
 801030c:	4603      	mov	r3, r0
 801030e:	2b00      	cmp	r3, #0
 8010310:	d143      	bne.n	801039a <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	005b      	lsls	r3, r3, #1
 8010316:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801031a:	687a      	ldr	r2, [r7, #4]
 801031c:	4413      	add	r3, r2
 801031e:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8010320:	693b      	ldr	r3, [r7, #16]
 8010322:	3301      	adds	r3, #1
 8010324:	781b      	ldrb	r3, [r3, #0]
 8010326:	021b      	lsls	r3, r3, #8
 8010328:	b21a      	sxth	r2, r3
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	781b      	ldrb	r3, [r3, #0]
 801032e:	b21b      	sxth	r3, r3
 8010330:	4313      	orrs	r3, r2
 8010332:	b21b      	sxth	r3, r3
 8010334:	b29b      	uxth	r3, r3
 8010336:	617b      	str	r3, [r7, #20]
			break;
 8010338:	e032      	b.n	80103a0 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	09db      	lsrs	r3, r3, #7
 8010344:	4413      	add	r3, r2
 8010346:	4619      	mov	r1, r3
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f7ff fe78 	bl	801003e <move_window>
 801034e:	4603      	mov	r3, r0
 8010350:	2b00      	cmp	r3, #0
 8010352:	d124      	bne.n	801039e <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801035c:	687a      	ldr	r2, [r7, #4]
 801035e:	4413      	add	r3, r2
 8010360:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8010362:	693b      	ldr	r3, [r7, #16]
 8010364:	3303      	adds	r3, #3
 8010366:	781b      	ldrb	r3, [r3, #0]
 8010368:	061a      	lsls	r2, r3, #24
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	3302      	adds	r3, #2
 801036e:	781b      	ldrb	r3, [r3, #0]
 8010370:	041b      	lsls	r3, r3, #16
 8010372:	4313      	orrs	r3, r2
 8010374:	693a      	ldr	r2, [r7, #16]
 8010376:	3201      	adds	r2, #1
 8010378:	7812      	ldrb	r2, [r2, #0]
 801037a:	0212      	lsls	r2, r2, #8
 801037c:	4313      	orrs	r3, r2
 801037e:	693a      	ldr	r2, [r7, #16]
 8010380:	7812      	ldrb	r2, [r2, #0]
 8010382:	4313      	orrs	r3, r2
 8010384:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010388:	617b      	str	r3, [r7, #20]
			break;
 801038a:	e009      	b.n	80103a0 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 801038c:	2301      	movs	r3, #1
 801038e:	617b      	str	r3, [r7, #20]
 8010390:	e006      	b.n	80103a0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010392:	bf00      	nop
 8010394:	e004      	b.n	80103a0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010396:	bf00      	nop
 8010398:	e002      	b.n	80103a0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801039a:	bf00      	nop
 801039c:	e000      	b.n	80103a0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801039e:	bf00      	nop
		}
	}

	return val;
 80103a0:	697b      	ldr	r3, [r7, #20]
}
 80103a2:	4618      	mov	r0, r3
 80103a4:	3718      	adds	r7, #24
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}

080103aa <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 80103aa:	b580      	push	{r7, lr}
 80103ac:	b088      	sub	sp, #32
 80103ae:	af00      	add	r7, sp, #0
 80103b0:	60f8      	str	r0, [r7, #12]
 80103b2:	60b9      	str	r1, [r7, #8]
 80103b4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	2b01      	cmp	r3, #1
 80103ba:	d905      	bls.n	80103c8 <put_fat+0x1e>
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80103c2:	68ba      	ldr	r2, [r7, #8]
 80103c4:	429a      	cmp	r2, r3
 80103c6:	d302      	bcc.n	80103ce <put_fat+0x24>
		res = FR_INT_ERR;
 80103c8:	2302      	movs	r3, #2
 80103ca:	77fb      	strb	r3, [r7, #31]
 80103cc:	e0f6      	b.n	80105bc <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80103d4:	2b03      	cmp	r3, #3
 80103d6:	f000 809e 	beq.w	8010516 <put_fat+0x16c>
 80103da:	2b03      	cmp	r3, #3
 80103dc:	f300 80e4 	bgt.w	80105a8 <put_fat+0x1fe>
 80103e0:	2b01      	cmp	r3, #1
 80103e2:	d002      	beq.n	80103ea <put_fat+0x40>
 80103e4:	2b02      	cmp	r3, #2
 80103e6:	d06f      	beq.n	80104c8 <put_fat+0x11e>
 80103e8:	e0de      	b.n	80105a8 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	617b      	str	r3, [r7, #20]
 80103ee:	697b      	ldr	r3, [r7, #20]
 80103f0:	085b      	lsrs	r3, r3, #1
 80103f2:	697a      	ldr	r2, [r7, #20]
 80103f4:	4413      	add	r3, r2
 80103f6:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80103fe:	697b      	ldr	r3, [r7, #20]
 8010400:	0a5b      	lsrs	r3, r3, #9
 8010402:	4413      	add	r3, r2
 8010404:	4619      	mov	r1, r3
 8010406:	68f8      	ldr	r0, [r7, #12]
 8010408:	f7ff fe19 	bl	801003e <move_window>
 801040c:	4603      	mov	r3, r0
 801040e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010410:	7ffb      	ldrb	r3, [r7, #31]
 8010412:	2b00      	cmp	r3, #0
 8010414:	f040 80cb 	bne.w	80105ae <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 8010418:	697b      	ldr	r3, [r7, #20]
 801041a:	1c5a      	adds	r2, r3, #1
 801041c:	617a      	str	r2, [r7, #20]
 801041e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010422:	68fa      	ldr	r2, [r7, #12]
 8010424:	4413      	add	r3, r2
 8010426:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	f003 0301 	and.w	r3, r3, #1
 801042e:	2b00      	cmp	r3, #0
 8010430:	d00d      	beq.n	801044e <put_fat+0xa4>
 8010432:	69bb      	ldr	r3, [r7, #24]
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	b25b      	sxtb	r3, r3
 8010438:	f003 030f 	and.w	r3, r3, #15
 801043c:	b25a      	sxtb	r2, r3
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	b2db      	uxtb	r3, r3
 8010442:	011b      	lsls	r3, r3, #4
 8010444:	b25b      	sxtb	r3, r3
 8010446:	4313      	orrs	r3, r2
 8010448:	b25b      	sxtb	r3, r3
 801044a:	b2db      	uxtb	r3, r3
 801044c:	e001      	b.n	8010452 <put_fat+0xa8>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	b2db      	uxtb	r3, r3
 8010452:	69ba      	ldr	r2, [r7, #24]
 8010454:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	2201      	movs	r2, #1
 801045a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8010464:	697b      	ldr	r3, [r7, #20]
 8010466:	0a5b      	lsrs	r3, r3, #9
 8010468:	4413      	add	r3, r2
 801046a:	4619      	mov	r1, r3
 801046c:	68f8      	ldr	r0, [r7, #12]
 801046e:	f7ff fde6 	bl	801003e <move_window>
 8010472:	4603      	mov	r3, r0
 8010474:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010476:	7ffb      	ldrb	r3, [r7, #31]
 8010478:	2b00      	cmp	r3, #0
 801047a:	f040 809a 	bne.w	80105b2 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010484:	68fa      	ldr	r2, [r7, #12]
 8010486:	4413      	add	r3, r2
 8010488:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801048a:	68bb      	ldr	r3, [r7, #8]
 801048c:	f003 0301 	and.w	r3, r3, #1
 8010490:	2b00      	cmp	r3, #0
 8010492:	d003      	beq.n	801049c <put_fat+0xf2>
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	091b      	lsrs	r3, r3, #4
 8010498:	b2db      	uxtb	r3, r3
 801049a:	e00e      	b.n	80104ba <put_fat+0x110>
 801049c:	69bb      	ldr	r3, [r7, #24]
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	b25b      	sxtb	r3, r3
 80104a2:	f023 030f 	bic.w	r3, r3, #15
 80104a6:	b25a      	sxtb	r2, r3
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	0a1b      	lsrs	r3, r3, #8
 80104ac:	b25b      	sxtb	r3, r3
 80104ae:	f003 030f 	and.w	r3, r3, #15
 80104b2:	b25b      	sxtb	r3, r3
 80104b4:	4313      	orrs	r3, r2
 80104b6:	b25b      	sxtb	r3, r3
 80104b8:	b2db      	uxtb	r3, r3
 80104ba:	69ba      	ldr	r2, [r7, #24]
 80104bc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	2201      	movs	r2, #1
 80104c2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80104c6:	e079      	b.n	80105bc <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	0a1b      	lsrs	r3, r3, #8
 80104d2:	4413      	add	r3, r2
 80104d4:	4619      	mov	r1, r3
 80104d6:	68f8      	ldr	r0, [r7, #12]
 80104d8:	f7ff fdb1 	bl	801003e <move_window>
 80104dc:	4603      	mov	r3, r0
 80104de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80104e0:	7ffb      	ldrb	r3, [r7, #31]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d167      	bne.n	80105b6 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80104e6:	68bb      	ldr	r3, [r7, #8]
 80104e8:	005b      	lsls	r3, r3, #1
 80104ea:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80104ee:	68fa      	ldr	r2, [r7, #12]
 80104f0:	4413      	add	r3, r2
 80104f2:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	b2da      	uxtb	r2, r3
 80104f8:	69bb      	ldr	r3, [r7, #24]
 80104fa:	701a      	strb	r2, [r3, #0]
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	b29b      	uxth	r3, r3
 8010500:	0a1b      	lsrs	r3, r3, #8
 8010502:	b29a      	uxth	r2, r3
 8010504:	69bb      	ldr	r3, [r7, #24]
 8010506:	3301      	adds	r3, #1
 8010508:	b2d2      	uxtb	r2, r2
 801050a:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	2201      	movs	r2, #1
 8010510:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8010514:	e052      	b.n	80105bc <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	09db      	lsrs	r3, r3, #7
 8010520:	4413      	add	r3, r2
 8010522:	4619      	mov	r1, r3
 8010524:	68f8      	ldr	r0, [r7, #12]
 8010526:	f7ff fd8a 	bl	801003e <move_window>
 801052a:	4603      	mov	r3, r0
 801052c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801052e:	7ffb      	ldrb	r3, [r7, #31]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d142      	bne.n	80105ba <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	009b      	lsls	r3, r3, #2
 8010538:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801053c:	68fa      	ldr	r2, [r7, #12]
 801053e:	4413      	add	r3, r2
 8010540:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8010542:	69bb      	ldr	r3, [r7, #24]
 8010544:	3303      	adds	r3, #3
 8010546:	781b      	ldrb	r3, [r3, #0]
 8010548:	061a      	lsls	r2, r3, #24
 801054a:	69bb      	ldr	r3, [r7, #24]
 801054c:	3302      	adds	r3, #2
 801054e:	781b      	ldrb	r3, [r3, #0]
 8010550:	041b      	lsls	r3, r3, #16
 8010552:	4313      	orrs	r3, r2
 8010554:	69ba      	ldr	r2, [r7, #24]
 8010556:	3201      	adds	r2, #1
 8010558:	7812      	ldrb	r2, [r2, #0]
 801055a:	0212      	lsls	r2, r2, #8
 801055c:	4313      	orrs	r3, r2
 801055e:	69ba      	ldr	r2, [r7, #24]
 8010560:	7812      	ldrb	r2, [r2, #0]
 8010562:	4313      	orrs	r3, r2
 8010564:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010568:	687a      	ldr	r2, [r7, #4]
 801056a:	4313      	orrs	r3, r2
 801056c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	b2da      	uxtb	r2, r3
 8010572:	69bb      	ldr	r3, [r7, #24]
 8010574:	701a      	strb	r2, [r3, #0]
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	b29b      	uxth	r3, r3
 801057a:	0a1b      	lsrs	r3, r3, #8
 801057c:	b29a      	uxth	r2, r3
 801057e:	69bb      	ldr	r3, [r7, #24]
 8010580:	3301      	adds	r3, #1
 8010582:	b2d2      	uxtb	r2, r2
 8010584:	701a      	strb	r2, [r3, #0]
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	0c1a      	lsrs	r2, r3, #16
 801058a:	69bb      	ldr	r3, [r7, #24]
 801058c:	3302      	adds	r3, #2
 801058e:	b2d2      	uxtb	r2, r2
 8010590:	701a      	strb	r2, [r3, #0]
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	0e1a      	lsrs	r2, r3, #24
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	3303      	adds	r3, #3
 801059a:	b2d2      	uxtb	r2, r2
 801059c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	2201      	movs	r2, #1
 80105a2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80105a6:	e009      	b.n	80105bc <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 80105a8:	2302      	movs	r3, #2
 80105aa:	77fb      	strb	r3, [r7, #31]
 80105ac:	e006      	b.n	80105bc <put_fat+0x212>
			if (res != FR_OK) break;
 80105ae:	bf00      	nop
 80105b0:	e004      	b.n	80105bc <put_fat+0x212>
			if (res != FR_OK) break;
 80105b2:	bf00      	nop
 80105b4:	e002      	b.n	80105bc <put_fat+0x212>
			if (res != FR_OK) break;
 80105b6:	bf00      	nop
 80105b8:	e000      	b.n	80105bc <put_fat+0x212>
			if (res != FR_OK) break;
 80105ba:	bf00      	nop
		}
	}

	return res;
 80105bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80105be:	4618      	mov	r0, r3
 80105c0:	3720      	adds	r7, #32
 80105c2:	46bd      	mov	sp, r7
 80105c4:	bd80      	pop	{r7, pc}

080105c6 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80105c6:	b580      	push	{r7, lr}
 80105c8:	b084      	sub	sp, #16
 80105ca:	af00      	add	r7, sp, #0
 80105cc:	6078      	str	r0, [r7, #4]
 80105ce:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d905      	bls.n	80105e2 <remove_chain+0x1c>
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80105dc:	683a      	ldr	r2, [r7, #0]
 80105de:	429a      	cmp	r2, r3
 80105e0:	d302      	bcc.n	80105e8 <remove_chain+0x22>
		res = FR_INT_ERR;
 80105e2:	2302      	movs	r3, #2
 80105e4:	73fb      	strb	r3, [r7, #15]
 80105e6:	e043      	b.n	8010670 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80105e8:	2300      	movs	r3, #0
 80105ea:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80105ec:	e036      	b.n	801065c <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80105ee:	6839      	ldr	r1, [r7, #0]
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f7ff fe20 	bl	8010236 <get_fat>
 80105f6:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d035      	beq.n	801066a <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80105fe:	68bb      	ldr	r3, [r7, #8]
 8010600:	2b01      	cmp	r3, #1
 8010602:	d102      	bne.n	801060a <remove_chain+0x44>
 8010604:	2302      	movs	r3, #2
 8010606:	73fb      	strb	r3, [r7, #15]
 8010608:	e032      	b.n	8010670 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 801060a:	68bb      	ldr	r3, [r7, #8]
 801060c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010610:	d102      	bne.n	8010618 <remove_chain+0x52>
 8010612:	2301      	movs	r3, #1
 8010614:	73fb      	strb	r3, [r7, #15]
 8010616:	e02b      	b.n	8010670 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8010618:	2200      	movs	r2, #0
 801061a:	6839      	ldr	r1, [r7, #0]
 801061c:	6878      	ldr	r0, [r7, #4]
 801061e:	f7ff fec4 	bl	80103aa <put_fat>
 8010622:	4603      	mov	r3, r0
 8010624:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8010626:	7bfb      	ldrb	r3, [r7, #15]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d120      	bne.n	801066e <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010636:	d00f      	beq.n	8010658 <remove_chain+0x92>
				fs->free_clust++;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801063e:	1c5a      	adds	r2, r3, #1
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				fs->fsi_flag |= 1;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 801064c:	f043 0301 	orr.w	r3, r3, #1
 8010650:	b2da      	uxtb	r2, r3
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010662:	683a      	ldr	r2, [r7, #0]
 8010664:	429a      	cmp	r2, r3
 8010666:	d3c2      	bcc.n	80105ee <remove_chain+0x28>
 8010668:	e002      	b.n	8010670 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 801066a:	bf00      	nop
 801066c:	e000      	b.n	8010670 <remove_chain+0xaa>
			if (res != FR_OK) break;
 801066e:	bf00      	nop
		}
	}

	return res;
 8010670:	7bfb      	ldrb	r3, [r7, #15]
}
 8010672:	4618      	mov	r0, r3
 8010674:	3710      	adds	r7, #16
 8010676:	46bd      	mov	sp, r7
 8010678:	bd80      	pop	{r7, pc}

0801067a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 801067a:	b580      	push	{r7, lr}
 801067c:	b086      	sub	sp, #24
 801067e:	af00      	add	r7, sp, #0
 8010680:	6078      	str	r0, [r7, #4]
 8010682:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d10f      	bne.n	80106aa <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010690:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8010692:	693b      	ldr	r3, [r7, #16]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d005      	beq.n	80106a4 <create_chain+0x2a>
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801069e:	693a      	ldr	r2, [r7, #16]
 80106a0:	429a      	cmp	r2, r3
 80106a2:	d31c      	bcc.n	80106de <create_chain+0x64>
 80106a4:	2301      	movs	r3, #1
 80106a6:	613b      	str	r3, [r7, #16]
 80106a8:	e019      	b.n	80106de <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80106aa:	6839      	ldr	r1, [r7, #0]
 80106ac:	6878      	ldr	r0, [r7, #4]
 80106ae:	f7ff fdc2 	bl	8010236 <get_fat>
 80106b2:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	2b01      	cmp	r3, #1
 80106b8:	d801      	bhi.n	80106be <create_chain+0x44>
 80106ba:	2301      	movs	r3, #1
 80106bc:	e076      	b.n	80107ac <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80106be:	68bb      	ldr	r3, [r7, #8]
 80106c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106c4:	d101      	bne.n	80106ca <create_chain+0x50>
 80106c6:	68bb      	ldr	r3, [r7, #8]
 80106c8:	e070      	b.n	80107ac <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80106d0:	68ba      	ldr	r2, [r7, #8]
 80106d2:	429a      	cmp	r2, r3
 80106d4:	d201      	bcs.n	80106da <create_chain+0x60>
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	e068      	b.n	80107ac <create_chain+0x132>
		scl = clst;
 80106da:	683b      	ldr	r3, [r7, #0]
 80106dc:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80106de:	693b      	ldr	r3, [r7, #16]
 80106e0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	3301      	adds	r3, #1
 80106e6:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80106ee:	697a      	ldr	r2, [r7, #20]
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d307      	bcc.n	8010704 <create_chain+0x8a>
			ncl = 2;
 80106f4:	2302      	movs	r3, #2
 80106f6:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80106f8:	697a      	ldr	r2, [r7, #20]
 80106fa:	693b      	ldr	r3, [r7, #16]
 80106fc:	429a      	cmp	r2, r3
 80106fe:	d901      	bls.n	8010704 <create_chain+0x8a>
 8010700:	2300      	movs	r3, #0
 8010702:	e053      	b.n	80107ac <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8010704:	6979      	ldr	r1, [r7, #20]
 8010706:	6878      	ldr	r0, [r7, #4]
 8010708:	f7ff fd95 	bl	8010236 <get_fat>
 801070c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d00e      	beq.n	8010732 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	f1b3 3fff 	cmp.w	r3, #4294967295
 801071a:	d002      	beq.n	8010722 <create_chain+0xa8>
 801071c:	68bb      	ldr	r3, [r7, #8]
 801071e:	2b01      	cmp	r3, #1
 8010720:	d101      	bne.n	8010726 <create_chain+0xac>
			return cs;
 8010722:	68bb      	ldr	r3, [r7, #8]
 8010724:	e042      	b.n	80107ac <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8010726:	697a      	ldr	r2, [r7, #20]
 8010728:	693b      	ldr	r3, [r7, #16]
 801072a:	429a      	cmp	r2, r3
 801072c:	d1d9      	bne.n	80106e2 <create_chain+0x68>
 801072e:	2300      	movs	r3, #0
 8010730:	e03c      	b.n	80107ac <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8010732:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8010734:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8010738:	6979      	ldr	r1, [r7, #20]
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f7ff fe35 	bl	80103aa <put_fat>
 8010740:	4603      	mov	r3, r0
 8010742:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8010744:	7bfb      	ldrb	r3, [r7, #15]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d109      	bne.n	801075e <create_chain+0xe4>
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d006      	beq.n	801075e <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8010750:	697a      	ldr	r2, [r7, #20]
 8010752:	6839      	ldr	r1, [r7, #0]
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f7ff fe28 	bl	80103aa <put_fat>
 801075a:	4603      	mov	r3, r0
 801075c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 801075e:	7bfb      	ldrb	r3, [r7, #15]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d11a      	bne.n	801079a <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	697a      	ldr	r2, [r7, #20]
 8010768:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
		if (fs->free_clust != 0xFFFFFFFF) {
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010776:	d018      	beq.n	80107aa <create_chain+0x130>
			fs->free_clust--;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801077e:	1e5a      	subs	r2, r3, #1
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			fs->fsi_flag |= 1;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 801078c:	f043 0301 	orr.w	r3, r3, #1
 8010790:	b2da      	uxtb	r2, r3
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8010798:	e007      	b.n	80107aa <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 801079a:	7bfb      	ldrb	r3, [r7, #15]
 801079c:	2b01      	cmp	r3, #1
 801079e:	d102      	bne.n	80107a6 <create_chain+0x12c>
 80107a0:	f04f 33ff 	mov.w	r3, #4294967295
 80107a4:	e000      	b.n	80107a8 <create_chain+0x12e>
 80107a6:	2301      	movs	r3, #1
 80107a8:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80107aa:	697b      	ldr	r3, [r7, #20]
}
 80107ac:	4618      	mov	r0, r3
 80107ae:	3718      	adds	r7, #24
 80107b0:	46bd      	mov	sp, r7
 80107b2:	bd80      	pop	{r7, pc}

080107b4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80107b4:	b480      	push	{r7}
 80107b6:	b087      	sub	sp, #28
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
 80107bc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80107c4:	3304      	adds	r3, #4
 80107c6:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	0a5b      	lsrs	r3, r3, #9
 80107cc:	687a      	ldr	r2, [r7, #4]
 80107ce:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80107d2:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80107d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80107da:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80107dc:	693b      	ldr	r3, [r7, #16]
 80107de:	1d1a      	adds	r2, r3, #4
 80107e0:	613a      	str	r2, [r7, #16]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d101      	bne.n	80107f0 <clmt_clust+0x3c>
 80107ec:	2300      	movs	r3, #0
 80107ee:	e010      	b.n	8010812 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80107f0:	697a      	ldr	r2, [r7, #20]
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	429a      	cmp	r2, r3
 80107f6:	d307      	bcc.n	8010808 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80107f8:	697a      	ldr	r2, [r7, #20]
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	1ad3      	subs	r3, r2, r3
 80107fe:	617b      	str	r3, [r7, #20]
 8010800:	693b      	ldr	r3, [r7, #16]
 8010802:	3304      	adds	r3, #4
 8010804:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010806:	e7e9      	b.n	80107dc <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8010808:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801080a:	693b      	ldr	r3, [r7, #16]
 801080c:	681a      	ldr	r2, [r3, #0]
 801080e:	697b      	ldr	r3, [r7, #20]
 8010810:	4413      	add	r3, r2
}
 8010812:	4618      	mov	r0, r3
 8010814:	371c      	adds	r7, #28
 8010816:	46bd      	mov	sp, r7
 8010818:	bc80      	pop	{r7}
 801081a:	4770      	bx	lr

0801081c <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b086      	sub	sp, #24
 8010820:	af00      	add	r7, sp, #0
 8010822:	6078      	str	r0, [r7, #4]
 8010824:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	b29a      	uxth	r2, r3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010836:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8010838:	697b      	ldr	r3, [r7, #20]
 801083a:	2b01      	cmp	r3, #1
 801083c:	d007      	beq.n	801084e <dir_sdi+0x32>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010844:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010848:	697a      	ldr	r2, [r7, #20]
 801084a:	429a      	cmp	r2, r3
 801084c:	d301      	bcc.n	8010852 <dir_sdi+0x36>
		return FR_INT_ERR;
 801084e:	2302      	movs	r3, #2
 8010850:	e074      	b.n	801093c <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8010852:	697b      	ldr	r3, [r7, #20]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d10c      	bne.n	8010872 <dir_sdi+0x56>
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801085e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010862:	2b03      	cmp	r3, #3
 8010864:	d105      	bne.n	8010872 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801086c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010870:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d111      	bne.n	801089c <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801087e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8010882:	461a      	mov	r2, r3
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	4293      	cmp	r3, r2
 8010888:	d301      	bcc.n	801088e <dir_sdi+0x72>
			return FR_INT_ERR;
 801088a:	2302      	movs	r3, #2
 801088c:	e056      	b.n	801093c <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010894:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010898:	613b      	str	r3, [r7, #16]
 801089a:	e032      	b.n	8010902 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108a2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80108a6:	011b      	lsls	r3, r3, #4
 80108a8:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 80108aa:	e01e      	b.n	80108ea <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108b2:	6979      	ldr	r1, [r7, #20]
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7ff fcbe 	bl	8010236 <get_fat>
 80108ba:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108c2:	d101      	bne.n	80108c8 <dir_sdi+0xac>
 80108c4:	2301      	movs	r3, #1
 80108c6:	e039      	b.n	801093c <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	2b01      	cmp	r3, #1
 80108cc:	d907      	bls.n	80108de <dir_sdi+0xc2>
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108d4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80108d8:	697a      	ldr	r2, [r7, #20]
 80108da:	429a      	cmp	r2, r3
 80108dc:	d301      	bcc.n	80108e2 <dir_sdi+0xc6>
				return FR_INT_ERR;
 80108de:	2302      	movs	r3, #2
 80108e0:	e02c      	b.n	801093c <dir_sdi+0x120>
			idx -= ic;
 80108e2:	683a      	ldr	r2, [r7, #0]
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	1ad3      	subs	r3, r2, r3
 80108e8:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80108ea:	683a      	ldr	r2, [r7, #0]
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	429a      	cmp	r2, r3
 80108f0:	d2dc      	bcs.n	80108ac <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108f8:	6979      	ldr	r1, [r7, #20]
 80108fa:	4618      	mov	r0, r3
 80108fc:	f7ff fc7a 	bl	80101f4 <clust2sect>
 8010900:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	697a      	ldr	r2, [r7, #20]
 8010906:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 801090a:	693b      	ldr	r3, [r7, #16]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d101      	bne.n	8010914 <dir_sdi+0xf8>
 8010910:	2302      	movs	r3, #2
 8010912:	e013      	b.n	801093c <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	091a      	lsrs	r2, r3, #4
 8010918:	693b      	ldr	r3, [r7, #16]
 801091a:	441a      	add	r2, r3
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010928:	461a      	mov	r2, r3
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	f003 030f 	and.w	r3, r3, #15
 8010930:	015b      	lsls	r3, r3, #5
 8010932:	441a      	add	r2, r3
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 801093a:	2300      	movs	r3, #0
}
 801093c:	4618      	mov	r0, r3
 801093e:	3718      	adds	r7, #24
 8010940:	46bd      	mov	sp, r7
 8010942:	bd80      	pop	{r7, pc}

08010944 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010944:	b590      	push	{r4, r7, lr}
 8010946:	b087      	sub	sp, #28
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
 801094c:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8010954:	3301      	adds	r3, #1
 8010956:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	b29b      	uxth	r3, r3
 801095c:	2b00      	cmp	r3, #0
 801095e:	d004      	beq.n	801096a <dir_next+0x26>
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010966:	2b00      	cmp	r3, #0
 8010968:	d101      	bne.n	801096e <dir_next+0x2a>
		return FR_NO_FILE;
 801096a:	2304      	movs	r3, #4
 801096c:	e0dd      	b.n	8010b2a <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f003 030f 	and.w	r3, r3, #15
 8010974:	2b00      	cmp	r3, #0
 8010976:	f040 80c6 	bne.w	8010b06 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010980:	1c5a      	adds	r2, r3, #1
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801098e:	2b00      	cmp	r3, #0
 8010990:	d10b      	bne.n	80109aa <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010998:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 801099c:	461a      	mov	r2, r3
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	4293      	cmp	r3, r2
 80109a2:	f0c0 80b0 	bcc.w	8010b06 <dir_next+0x1c2>
				return FR_NO_FILE;
 80109a6:	2304      	movs	r3, #4
 80109a8:	e0bf      	b.n	8010b2a <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	091b      	lsrs	r3, r3, #4
 80109ae:	687a      	ldr	r2, [r7, #4]
 80109b0:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80109b4:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80109b8:	3a01      	subs	r2, #1
 80109ba:	4013      	ands	r3, r2
 80109bc:	2b00      	cmp	r3, #0
 80109be:	f040 80a2 	bne.w	8010b06 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80109ce:	4619      	mov	r1, r3
 80109d0:	4610      	mov	r0, r2
 80109d2:	f7ff fc30 	bl	8010236 <get_fat>
 80109d6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80109d8:	697b      	ldr	r3, [r7, #20]
 80109da:	2b01      	cmp	r3, #1
 80109dc:	d801      	bhi.n	80109e2 <dir_next+0x9e>
 80109de:	2302      	movs	r3, #2
 80109e0:	e0a3      	b.n	8010b2a <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80109e2:	697b      	ldr	r3, [r7, #20]
 80109e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109e8:	d101      	bne.n	80109ee <dir_next+0xaa>
 80109ea:	2301      	movs	r3, #1
 80109ec:	e09d      	b.n	8010b2a <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80109f8:	697a      	ldr	r2, [r7, #20]
 80109fa:	429a      	cmp	r2, r3
 80109fc:	d374      	bcc.n	8010ae8 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d101      	bne.n	8010a08 <dir_next+0xc4>
 8010a04:	2304      	movs	r3, #4
 8010a06:	e090      	b.n	8010b2a <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8010a14:	4619      	mov	r1, r3
 8010a16:	4610      	mov	r0, r2
 8010a18:	f7ff fe2f 	bl	801067a <create_chain>
 8010a1c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d101      	bne.n	8010a28 <dir_next+0xe4>
 8010a24:	2307      	movs	r3, #7
 8010a26:	e080      	b.n	8010b2a <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8010a28:	697b      	ldr	r3, [r7, #20]
 8010a2a:	2b01      	cmp	r3, #1
 8010a2c:	d101      	bne.n	8010a32 <dir_next+0xee>
 8010a2e:	2302      	movs	r3, #2
 8010a30:	e07b      	b.n	8010b2a <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8010a32:	697b      	ldr	r3, [r7, #20]
 8010a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a38:	d101      	bne.n	8010a3e <dir_next+0xfa>
 8010a3a:	2301      	movs	r3, #1
 8010a3c:	e075      	b.n	8010b2a <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010a44:	4618      	mov	r0, r3
 8010a46:	f7ff fab1 	bl	800ffac <sync_window>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d001      	beq.n	8010a54 <dir_next+0x110>
 8010a50:	2301      	movs	r3, #1
 8010a52:	e06a      	b.n	8010b2a <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010a5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010a5e:	2100      	movs	r1, #0
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7ff f867 	bl	800fb34 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8010a72:	6979      	ldr	r1, [r7, #20]
 8010a74:	4610      	mov	r0, r2
 8010a76:	f7ff fbbd 	bl	80101f4 <clust2sect>
 8010a7a:	4603      	mov	r3, r0
 8010a7c:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8010a80:	2300      	movs	r3, #0
 8010a82:	613b      	str	r3, [r7, #16]
 8010a84:	e01b      	b.n	8010abe <dir_next+0x17a>
						dp->fs->wflag = 1;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010a8c:	2201      	movs	r2, #1
 8010a8e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f7ff fa87 	bl	800ffac <sync_window>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d001      	beq.n	8010aa8 <dir_next+0x164>
 8010aa4:	2301      	movs	r3, #1
 8010aa6:	e040      	b.n	8010b2a <dir_next+0x1e6>
						dp->fs->winsect++;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010aae:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8010ab2:	3201      	adds	r2, #1
 8010ab4:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	3301      	adds	r3, #1
 8010abc:	613b      	str	r3, [r7, #16]
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010ac4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010ac8:	461a      	mov	r2, r3
 8010aca:	693b      	ldr	r3, [r7, #16]
 8010acc:	4293      	cmp	r3, r2
 8010ace:	d3da      	bcc.n	8010a86 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010ad6:	f8d3 1230 	ldr.w	r1, [r3, #560]	; 0x230
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010ae0:	693a      	ldr	r2, [r7, #16]
 8010ae2:	1a8a      	subs	r2, r1, r2
 8010ae4:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	697a      	ldr	r2, [r7, #20]
 8010aec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010af6:	6979      	ldr	r1, [r7, #20]
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7ff fb7b 	bl	80101f4 <clust2sect>
 8010afe:	4602      	mov	r2, r0
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	b29a      	uxth	r2, r3
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010b16:	461a      	mov	r2, r3
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	f003 030f 	and.w	r3, r3, #15
 8010b1e:	015b      	lsls	r3, r3, #5
 8010b20:	441a      	add	r2, r3
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8010b28:	2300      	movs	r3, #0
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	371c      	adds	r7, #28
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bd90      	pop	{r4, r7, pc}

08010b32 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8010b32:	b580      	push	{r7, lr}
 8010b34:	b084      	sub	sp, #16
 8010b36:	af00      	add	r7, sp, #0
 8010b38:	6078      	str	r0, [r7, #4]
 8010b3a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8010b3c:	2100      	movs	r1, #0
 8010b3e:	6878      	ldr	r0, [r7, #4]
 8010b40:	f7ff fe6c 	bl	801081c <dir_sdi>
 8010b44:	4603      	mov	r3, r0
 8010b46:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b48:	7bfb      	ldrb	r3, [r7, #15]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d131      	bne.n	8010bb2 <dir_alloc+0x80>
		n = 0;
 8010b4e:	2300      	movs	r3, #0
 8010b50:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010b5e:	4619      	mov	r1, r3
 8010b60:	4610      	mov	r0, r2
 8010b62:	f7ff fa6c 	bl	801003e <move_window>
 8010b66:	4603      	mov	r3, r0
 8010b68:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8010b6a:	7bfb      	ldrb	r3, [r7, #15]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d11f      	bne.n	8010bb0 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b76:	781b      	ldrb	r3, [r3, #0]
 8010b78:	2be5      	cmp	r3, #229	; 0xe5
 8010b7a:	d005      	beq.n	8010b88 <dir_alloc+0x56>
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d107      	bne.n	8010b98 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	3301      	adds	r3, #1
 8010b8c:	60bb      	str	r3, [r7, #8]
 8010b8e:	68ba      	ldr	r2, [r7, #8]
 8010b90:	683b      	ldr	r3, [r7, #0]
 8010b92:	429a      	cmp	r2, r3
 8010b94:	d102      	bne.n	8010b9c <dir_alloc+0x6a>
 8010b96:	e00c      	b.n	8010bb2 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010b98:	2300      	movs	r3, #0
 8010b9a:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8010b9c:	2101      	movs	r1, #1
 8010b9e:	6878      	ldr	r0, [r7, #4]
 8010ba0:	f7ff fed0 	bl	8010944 <dir_next>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8010ba8:	7bfb      	ldrb	r3, [r7, #15]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d0d1      	beq.n	8010b52 <dir_alloc+0x20>
 8010bae:	e000      	b.n	8010bb2 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8010bb0:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010bb2:	7bfb      	ldrb	r3, [r7, #15]
 8010bb4:	2b04      	cmp	r3, #4
 8010bb6:	d101      	bne.n	8010bbc <dir_alloc+0x8a>
 8010bb8:	2307      	movs	r3, #7
 8010bba:	73fb      	strb	r3, [r7, #15]
	return res;
 8010bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3710      	adds	r7, #16
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bd80      	pop	{r7, pc}

08010bc6 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8010bc6:	b480      	push	{r7}
 8010bc8:	b085      	sub	sp, #20
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
 8010bce:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	331b      	adds	r3, #27
 8010bd4:	781b      	ldrb	r3, [r3, #0]
 8010bd6:	021b      	lsls	r3, r3, #8
 8010bd8:	b21a      	sxth	r2, r3
 8010bda:	683b      	ldr	r3, [r7, #0]
 8010bdc:	331a      	adds	r3, #26
 8010bde:	781b      	ldrb	r3, [r3, #0]
 8010be0:	b21b      	sxth	r3, r3
 8010be2:	4313      	orrs	r3, r2
 8010be4:	b21b      	sxth	r3, r3
 8010be6:	b29b      	uxth	r3, r3
 8010be8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010bf0:	2b03      	cmp	r3, #3
 8010bf2:	d10f      	bne.n	8010c14 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8010bf4:	683b      	ldr	r3, [r7, #0]
 8010bf6:	3315      	adds	r3, #21
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	021b      	lsls	r3, r3, #8
 8010bfc:	b21a      	sxth	r2, r3
 8010bfe:	683b      	ldr	r3, [r7, #0]
 8010c00:	3314      	adds	r3, #20
 8010c02:	781b      	ldrb	r3, [r3, #0]
 8010c04:	b21b      	sxth	r3, r3
 8010c06:	4313      	orrs	r3, r2
 8010c08:	b21b      	sxth	r3, r3
 8010c0a:	b29b      	uxth	r3, r3
 8010c0c:	041b      	lsls	r3, r3, #16
 8010c0e:	68fa      	ldr	r2, [r7, #12]
 8010c10:	4313      	orrs	r3, r2
 8010c12:	60fb      	str	r3, [r7, #12]

	return cl;
 8010c14:	68fb      	ldr	r3, [r7, #12]
}
 8010c16:	4618      	mov	r0, r3
 8010c18:	3714      	adds	r7, #20
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bc80      	pop	{r7}
 8010c1e:	4770      	bx	lr

08010c20 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8010c20:	b480      	push	{r7}
 8010c22:	b083      	sub	sp, #12
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
 8010c28:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	331a      	adds	r3, #26
 8010c2e:	683a      	ldr	r2, [r7, #0]
 8010c30:	b2d2      	uxtb	r2, r2
 8010c32:	701a      	strb	r2, [r3, #0]
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	b29b      	uxth	r3, r3
 8010c38:	0a1b      	lsrs	r3, r3, #8
 8010c3a:	b29a      	uxth	r2, r3
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	331b      	adds	r3, #27
 8010c40:	b2d2      	uxtb	r2, r2
 8010c42:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	0c1a      	lsrs	r2, r3, #16
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	3314      	adds	r3, #20
 8010c4c:	b2d2      	uxtb	r2, r2
 8010c4e:	701a      	strb	r2, [r3, #0]
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	0c1b      	lsrs	r3, r3, #16
 8010c54:	b29b      	uxth	r3, r3
 8010c56:	0a1b      	lsrs	r3, r3, #8
 8010c58:	b29a      	uxth	r2, r3
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	3315      	adds	r3, #21
 8010c5e:	b2d2      	uxtb	r2, r2
 8010c60:	701a      	strb	r2, [r3, #0]
}
 8010c62:	bf00      	nop
 8010c64:	370c      	adds	r7, #12
 8010c66:	46bd      	mov	sp, r7
 8010c68:	bc80      	pop	{r7}
 8010c6a:	4770      	bx	lr

08010c6c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b086      	sub	sp, #24
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010c74:	2100      	movs	r1, #0
 8010c76:	6878      	ldr	r0, [r7, #4]
 8010c78:	f7ff fdd0 	bl	801081c <dir_sdi>
 8010c7c:	4603      	mov	r3, r0
 8010c7e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010c80:	7dfb      	ldrb	r3, [r7, #23]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d001      	beq.n	8010c8a <dir_find+0x1e>
 8010c86:	7dfb      	ldrb	r3, [r7, #23]
 8010c88:	e03b      	b.n	8010d02 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010c96:	4619      	mov	r1, r3
 8010c98:	4610      	mov	r0, r2
 8010c9a:	f7ff f9d0 	bl	801003e <move_window>
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010ca2:	7dfb      	ldrb	r3, [r7, #23]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d128      	bne.n	8010cfa <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010cae:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8010cb0:	693b      	ldr	r3, [r7, #16]
 8010cb2:	781b      	ldrb	r3, [r3, #0]
 8010cb4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010cb6:	7bfb      	ldrb	r3, [r7, #15]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d102      	bne.n	8010cc2 <dir_find+0x56>
 8010cbc:	2304      	movs	r3, #4
 8010cbe:	75fb      	strb	r3, [r7, #23]
 8010cc0:	e01e      	b.n	8010d00 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8010cc2:	693b      	ldr	r3, [r7, #16]
 8010cc4:	330b      	adds	r3, #11
 8010cc6:	781b      	ldrb	r3, [r3, #0]
 8010cc8:	f003 0308 	and.w	r3, r3, #8
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d10a      	bne.n	8010ce6 <dir_find+0x7a>
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010cd6:	220b      	movs	r2, #11
 8010cd8:	4619      	mov	r1, r3
 8010cda:	6938      	ldr	r0, [r7, #16]
 8010cdc:	f7fe ff44 	bl	800fb68 <mem_cmp>
 8010ce0:	4603      	mov	r3, r0
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d00b      	beq.n	8010cfe <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8010ce6:	2100      	movs	r1, #0
 8010ce8:	6878      	ldr	r0, [r7, #4]
 8010cea:	f7ff fe2b 	bl	8010944 <dir_next>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010cf2:	7dfb      	ldrb	r3, [r7, #23]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d0c8      	beq.n	8010c8a <dir_find+0x1e>
 8010cf8:	e002      	b.n	8010d00 <dir_find+0x94>
		if (res != FR_OK) break;
 8010cfa:	bf00      	nop
 8010cfc:	e000      	b.n	8010d00 <dir_find+0x94>
			break;
 8010cfe:	bf00      	nop

	return res;
 8010d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3718      	adds	r7, #24
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}

08010d0a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8010d0a:	b580      	push	{r7, lr}
 8010d0c:	b086      	sub	sp, #24
 8010d0e:	af00      	add	r7, sp, #0
 8010d10:	6078      	str	r0, [r7, #4]
 8010d12:	6039      	str	r1, [r7, #0]
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	res = FR_NO_FILE;
 8010d14:	2304      	movs	r3, #4
 8010d16:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 8010d18:	e03f      	b.n	8010d9a <dir_read+0x90>
		res = move_window(dp->fs, dp->sect);
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010d26:	4619      	mov	r1, r3
 8010d28:	4610      	mov	r0, r2
 8010d2a:	f7ff f988 	bl	801003e <move_window>
 8010d2e:	4603      	mov	r3, r0
 8010d30:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010d32:	7dfb      	ldrb	r3, [r7, #23]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d136      	bne.n	8010da6 <dir_read+0x9c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d3e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8010d40:	693b      	ldr	r3, [r7, #16]
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010d46:	7bfb      	ldrb	r3, [r7, #15]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d102      	bne.n	8010d52 <dir_read+0x48>
 8010d4c:	2304      	movs	r3, #4
 8010d4e:	75fb      	strb	r3, [r7, #23]
 8010d50:	e02e      	b.n	8010db0 <dir_read+0xa6>
		a = dir[DIR_Attr] & AM_MASK;
 8010d52:	693b      	ldr	r3, [r7, #16]
 8010d54:	330b      	adds	r3, #11
 8010d56:	781b      	ldrb	r3, [r3, #0]
 8010d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010d5c:	73bb      	strb	r3, [r7, #14]
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
				break;
			}
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 8010d5e:	7bfb      	ldrb	r3, [r7, #15]
 8010d60:	2be5      	cmp	r3, #229	; 0xe5
 8010d62:	d011      	beq.n	8010d88 <dir_read+0x7e>
 8010d64:	7bfb      	ldrb	r3, [r7, #15]
 8010d66:	2b2e      	cmp	r3, #46	; 0x2e
 8010d68:	d00e      	beq.n	8010d88 <dir_read+0x7e>
 8010d6a:	7bbb      	ldrb	r3, [r7, #14]
 8010d6c:	2b0f      	cmp	r3, #15
 8010d6e:	d00b      	beq.n	8010d88 <dir_read+0x7e>
 8010d70:	7bbb      	ldrb	r3, [r7, #14]
 8010d72:	f023 0320 	bic.w	r3, r3, #32
 8010d76:	2b08      	cmp	r3, #8
 8010d78:	bf0c      	ite	eq
 8010d7a:	2301      	moveq	r3, #1
 8010d7c:	2300      	movne	r3, #0
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	461a      	mov	r2, r3
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	4293      	cmp	r3, r2
 8010d86:	d010      	beq.n	8010daa <dir_read+0xa0>
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 8010d88:	2100      	movs	r1, #0
 8010d8a:	6878      	ldr	r0, [r7, #4]
 8010d8c:	f7ff fdda 	bl	8010944 <dir_next>
 8010d90:	4603      	mov	r3, r0
 8010d92:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010d94:	7dfb      	ldrb	r3, [r7, #23]
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d109      	bne.n	8010dae <dir_read+0xa4>
	while (dp->sect) {
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d1ba      	bne.n	8010d1a <dir_read+0x10>
 8010da4:	e004      	b.n	8010db0 <dir_read+0xa6>
		if (res != FR_OK) break;
 8010da6:	bf00      	nop
 8010da8:	e002      	b.n	8010db0 <dir_read+0xa6>
			break;
 8010daa:	bf00      	nop
 8010dac:	e000      	b.n	8010db0 <dir_read+0xa6>
		if (res != FR_OK) break;
 8010dae:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8010db0:	7dfb      	ldrb	r3, [r7, #23]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d003      	beq.n	8010dbe <dir_read+0xb4>
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2200      	movs	r2, #0
 8010dba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 8010dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8010dc0:	4618      	mov	r0, r3
 8010dc2:	3718      	adds	r7, #24
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	bd80      	pop	{r7, pc}

08010dc8 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b084      	sub	sp, #16
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010dd0:	2101      	movs	r1, #1
 8010dd2:	6878      	ldr	r0, [r7, #4]
 8010dd4:	f7ff fead 	bl	8010b32 <dir_alloc>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8010ddc:	7bfb      	ldrb	r3, [r7, #15]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d126      	bne.n	8010e30 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010dee:	4619      	mov	r1, r3
 8010df0:	4610      	mov	r0, r2
 8010df2:	f7ff f924 	bl	801003e <move_window>
 8010df6:	4603      	mov	r3, r0
 8010df8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010dfa:	7bfb      	ldrb	r3, [r7, #15]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d117      	bne.n	8010e30 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010e06:	2220      	movs	r2, #32
 8010e08:	2100      	movs	r1, #0
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	f7fe fe92 	bl	800fb34 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010e1c:	220b      	movs	r2, #11
 8010e1e:	4619      	mov	r1, r3
 8010e20:	f7fe fe6a 	bl	800faf8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010e2a:	2201      	movs	r2, #1
 8010e2c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8010e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e32:	4618      	mov	r0, r3
 8010e34:	3710      	adds	r7, #16
 8010e36:	46bd      	mov	sp, r7
 8010e38:	bd80      	pop	{r7, pc}

08010e3a <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8010e3a:	b480      	push	{r7}
 8010e3c:	b087      	sub	sp, #28
 8010e3e:	af00      	add	r7, sp, #0
 8010e40:	6078      	str	r0, [r7, #4]
 8010e42:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 8010e44:	683b      	ldr	r3, [r7, #0]
 8010e46:	3309      	adds	r3, #9
 8010e48:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d05a      	beq.n	8010f0a <get_fileinfo+0xd0>
		dir = dp->dir;
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010e5a:	60bb      	str	r3, [r7, #8]
		i = 0;
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8010e60:	e01c      	b.n	8010e9c <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8010e62:	697b      	ldr	r3, [r7, #20]
 8010e64:	1c5a      	adds	r2, r3, #1
 8010e66:	617a      	str	r2, [r7, #20]
 8010e68:	68ba      	ldr	r2, [r7, #8]
 8010e6a:	4413      	add	r3, r2
 8010e6c:	781b      	ldrb	r3, [r3, #0]
 8010e6e:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8010e70:	7bfb      	ldrb	r3, [r7, #15]
 8010e72:	2b20      	cmp	r3, #32
 8010e74:	d100      	bne.n	8010e78 <get_fileinfo+0x3e>
 8010e76:	e011      	b.n	8010e9c <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8010e78:	7bfb      	ldrb	r3, [r7, #15]
 8010e7a:	2b05      	cmp	r3, #5
 8010e7c:	d101      	bne.n	8010e82 <get_fileinfo+0x48>
 8010e7e:	23e5      	movs	r3, #229	; 0xe5
 8010e80:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8010e82:	697b      	ldr	r3, [r7, #20]
 8010e84:	2b09      	cmp	r3, #9
 8010e86:	d104      	bne.n	8010e92 <get_fileinfo+0x58>
 8010e88:	693b      	ldr	r3, [r7, #16]
 8010e8a:	1c5a      	adds	r2, r3, #1
 8010e8c:	613a      	str	r2, [r7, #16]
 8010e8e:	222e      	movs	r2, #46	; 0x2e
 8010e90:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	1c5a      	adds	r2, r3, #1
 8010e96:	613a      	str	r2, [r7, #16]
 8010e98:	7bfa      	ldrb	r2, [r7, #15]
 8010e9a:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 8010e9c:	697b      	ldr	r3, [r7, #20]
 8010e9e:	2b0a      	cmp	r3, #10
 8010ea0:	d9df      	bls.n	8010e62 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8010ea2:	68bb      	ldr	r3, [r7, #8]
 8010ea4:	7ada      	ldrb	r2, [r3, #11]
 8010ea6:	683b      	ldr	r3, [r7, #0]
 8010ea8:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8010eaa:	68bb      	ldr	r3, [r7, #8]
 8010eac:	331f      	adds	r3, #31
 8010eae:	781b      	ldrb	r3, [r3, #0]
 8010eb0:	061a      	lsls	r2, r3, #24
 8010eb2:	68bb      	ldr	r3, [r7, #8]
 8010eb4:	331e      	adds	r3, #30
 8010eb6:	781b      	ldrb	r3, [r3, #0]
 8010eb8:	041b      	lsls	r3, r3, #16
 8010eba:	4313      	orrs	r3, r2
 8010ebc:	68ba      	ldr	r2, [r7, #8]
 8010ebe:	321d      	adds	r2, #29
 8010ec0:	7812      	ldrb	r2, [r2, #0]
 8010ec2:	0212      	lsls	r2, r2, #8
 8010ec4:	4313      	orrs	r3, r2
 8010ec6:	68ba      	ldr	r2, [r7, #8]
 8010ec8:	321c      	adds	r2, #28
 8010eca:	7812      	ldrb	r2, [r2, #0]
 8010ecc:	431a      	orrs	r2, r3
 8010ece:	683b      	ldr	r3, [r7, #0]
 8010ed0:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 8010ed2:	68bb      	ldr	r3, [r7, #8]
 8010ed4:	3319      	adds	r3, #25
 8010ed6:	781b      	ldrb	r3, [r3, #0]
 8010ed8:	021b      	lsls	r3, r3, #8
 8010eda:	b21a      	sxth	r2, r3
 8010edc:	68bb      	ldr	r3, [r7, #8]
 8010ede:	3318      	adds	r3, #24
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	b21b      	sxth	r3, r3
 8010ee4:	4313      	orrs	r3, r2
 8010ee6:	b21b      	sxth	r3, r3
 8010ee8:	b29a      	uxth	r2, r3
 8010eea:	683b      	ldr	r3, [r7, #0]
 8010eec:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8010eee:	68bb      	ldr	r3, [r7, #8]
 8010ef0:	3317      	adds	r3, #23
 8010ef2:	781b      	ldrb	r3, [r3, #0]
 8010ef4:	021b      	lsls	r3, r3, #8
 8010ef6:	b21a      	sxth	r2, r3
 8010ef8:	68bb      	ldr	r3, [r7, #8]
 8010efa:	3316      	adds	r3, #22
 8010efc:	781b      	ldrb	r3, [r3, #0]
 8010efe:	b21b      	sxth	r3, r3
 8010f00:	4313      	orrs	r3, r2
 8010f02:	b21b      	sxth	r3, r3
 8010f04:	b29a      	uxth	r2, r3
 8010f06:	683b      	ldr	r3, [r7, #0]
 8010f08:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 8010f0a:	693b      	ldr	r3, [r7, #16]
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 8010f10:	bf00      	nop
 8010f12:	371c      	adds	r7, #28
 8010f14:	46bd      	mov	sp, r7
 8010f16:	bc80      	pop	{r7}
 8010f18:	4770      	bx	lr
	...

08010f1c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b088      	sub	sp, #32
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8010f26:	683b      	ldr	r3, [r7, #0]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	60fb      	str	r3, [r7, #12]
 8010f2c:	e002      	b.n	8010f34 <create_name+0x18>
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	3301      	adds	r3, #1
 8010f32:	60fb      	str	r3, [r7, #12]
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	781b      	ldrb	r3, [r3, #0]
 8010f38:	2b2f      	cmp	r3, #47	; 0x2f
 8010f3a:	d0f8      	beq.n	8010f2e <create_name+0x12>
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	781b      	ldrb	r3, [r3, #0]
 8010f40:	2b5c      	cmp	r3, #92	; 0x5c
 8010f42:	d0f4      	beq.n	8010f2e <create_name+0x12>
	sfn = dp->fn;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010f4a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010f4c:	220b      	movs	r2, #11
 8010f4e:	2120      	movs	r1, #32
 8010f50:	68b8      	ldr	r0, [r7, #8]
 8010f52:	f7fe fdef 	bl	800fb34 <mem_set>
	si = i = b = 0; ni = 8;
 8010f56:	2300      	movs	r3, #0
 8010f58:	77fb      	strb	r3, [r7, #31]
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	613b      	str	r3, [r7, #16]
 8010f5e:	693b      	ldr	r3, [r7, #16]
 8010f60:	617b      	str	r3, [r7, #20]
 8010f62:	2308      	movs	r3, #8
 8010f64:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010f66:	697b      	ldr	r3, [r7, #20]
 8010f68:	1c5a      	adds	r2, r3, #1
 8010f6a:	617a      	str	r2, [r7, #20]
 8010f6c:	68fa      	ldr	r2, [r7, #12]
 8010f6e:	4413      	add	r3, r2
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8010f74:	7fbb      	ldrb	r3, [r7, #30]
 8010f76:	2b20      	cmp	r3, #32
 8010f78:	d953      	bls.n	8011022 <create_name+0x106>
 8010f7a:	7fbb      	ldrb	r3, [r7, #30]
 8010f7c:	2b2f      	cmp	r3, #47	; 0x2f
 8010f7e:	d050      	beq.n	8011022 <create_name+0x106>
 8010f80:	7fbb      	ldrb	r3, [r7, #30]
 8010f82:	2b5c      	cmp	r3, #92	; 0x5c
 8010f84:	d04d      	beq.n	8011022 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8010f86:	7fbb      	ldrb	r3, [r7, #30]
 8010f88:	2b2e      	cmp	r3, #46	; 0x2e
 8010f8a:	d003      	beq.n	8010f94 <create_name+0x78>
 8010f8c:	693a      	ldr	r2, [r7, #16]
 8010f8e:	69bb      	ldr	r3, [r7, #24]
 8010f90:	429a      	cmp	r2, r3
 8010f92:	d30f      	bcc.n	8010fb4 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8010f94:	69bb      	ldr	r3, [r7, #24]
 8010f96:	2b08      	cmp	r3, #8
 8010f98:	d102      	bne.n	8010fa0 <create_name+0x84>
 8010f9a:	7fbb      	ldrb	r3, [r7, #30]
 8010f9c:	2b2e      	cmp	r3, #46	; 0x2e
 8010f9e:	d001      	beq.n	8010fa4 <create_name+0x88>
 8010fa0:	2306      	movs	r3, #6
 8010fa2:	e073      	b.n	801108c <create_name+0x170>
			i = 8; ni = 11;
 8010fa4:	2308      	movs	r3, #8
 8010fa6:	613b      	str	r3, [r7, #16]
 8010fa8:	230b      	movs	r3, #11
 8010faa:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8010fac:	7ffb      	ldrb	r3, [r7, #31]
 8010fae:	009b      	lsls	r3, r3, #2
 8010fb0:	77fb      	strb	r3, [r7, #31]
 8010fb2:	e035      	b.n	8011020 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010fb4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	da08      	bge.n	8010fce <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8010fbc:	7ffb      	ldrb	r3, [r7, #31]
 8010fbe:	f043 0303 	orr.w	r3, r3, #3
 8010fc2:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010fc4:	7fbb      	ldrb	r3, [r7, #30]
 8010fc6:	3b80      	subs	r3, #128	; 0x80
 8010fc8:	4a32      	ldr	r2, [pc, #200]	; (8011094 <create_name+0x178>)
 8010fca:	5cd3      	ldrb	r3, [r2, r3]
 8010fcc:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8010fce:	7fbb      	ldrb	r3, [r7, #30]
 8010fd0:	4619      	mov	r1, r3
 8010fd2:	4831      	ldr	r0, [pc, #196]	; (8011098 <create_name+0x17c>)
 8010fd4:	f7fe fdee 	bl	800fbb4 <chk_chr>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d001      	beq.n	8010fe2 <create_name+0xc6>
				return FR_INVALID_NAME;
 8010fde:	2306      	movs	r3, #6
 8010fe0:	e054      	b.n	801108c <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8010fe2:	7fbb      	ldrb	r3, [r7, #30]
 8010fe4:	2b40      	cmp	r3, #64	; 0x40
 8010fe6:	d907      	bls.n	8010ff8 <create_name+0xdc>
 8010fe8:	7fbb      	ldrb	r3, [r7, #30]
 8010fea:	2b5a      	cmp	r3, #90	; 0x5a
 8010fec:	d804      	bhi.n	8010ff8 <create_name+0xdc>
				b |= 2;
 8010fee:	7ffb      	ldrb	r3, [r7, #31]
 8010ff0:	f043 0302 	orr.w	r3, r3, #2
 8010ff4:	77fb      	strb	r3, [r7, #31]
 8010ff6:	e00c      	b.n	8011012 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8010ff8:	7fbb      	ldrb	r3, [r7, #30]
 8010ffa:	2b60      	cmp	r3, #96	; 0x60
 8010ffc:	d909      	bls.n	8011012 <create_name+0xf6>
 8010ffe:	7fbb      	ldrb	r3, [r7, #30]
 8011000:	2b7a      	cmp	r3, #122	; 0x7a
 8011002:	d806      	bhi.n	8011012 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8011004:	7ffb      	ldrb	r3, [r7, #31]
 8011006:	f043 0301 	orr.w	r3, r3, #1
 801100a:	77fb      	strb	r3, [r7, #31]
 801100c:	7fbb      	ldrb	r3, [r7, #30]
 801100e:	3b20      	subs	r3, #32
 8011010:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8011012:	693b      	ldr	r3, [r7, #16]
 8011014:	1c5a      	adds	r2, r3, #1
 8011016:	613a      	str	r2, [r7, #16]
 8011018:	68ba      	ldr	r2, [r7, #8]
 801101a:	4413      	add	r3, r2
 801101c:	7fba      	ldrb	r2, [r7, #30]
 801101e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8011020:	e7a1      	b.n	8010f66 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8011022:	68fa      	ldr	r2, [r7, #12]
 8011024:	697b      	ldr	r3, [r7, #20]
 8011026:	441a      	add	r2, r3
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 801102c:	7fbb      	ldrb	r3, [r7, #30]
 801102e:	2b20      	cmp	r3, #32
 8011030:	d801      	bhi.n	8011036 <create_name+0x11a>
 8011032:	2304      	movs	r3, #4
 8011034:	e000      	b.n	8011038 <create_name+0x11c>
 8011036:	2300      	movs	r3, #0
 8011038:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 801103a:	693b      	ldr	r3, [r7, #16]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d101      	bne.n	8011044 <create_name+0x128>
 8011040:	2306      	movs	r3, #6
 8011042:	e023      	b.n	801108c <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	781b      	ldrb	r3, [r3, #0]
 8011048:	2be5      	cmp	r3, #229	; 0xe5
 801104a:	d102      	bne.n	8011052 <create_name+0x136>
 801104c:	68bb      	ldr	r3, [r7, #8]
 801104e:	2205      	movs	r2, #5
 8011050:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8011052:	69bb      	ldr	r3, [r7, #24]
 8011054:	2b08      	cmp	r3, #8
 8011056:	d102      	bne.n	801105e <create_name+0x142>
 8011058:	7ffb      	ldrb	r3, [r7, #31]
 801105a:	009b      	lsls	r3, r3, #2
 801105c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 801105e:	7ffb      	ldrb	r3, [r7, #31]
 8011060:	f003 0303 	and.w	r3, r3, #3
 8011064:	2b01      	cmp	r3, #1
 8011066:	d103      	bne.n	8011070 <create_name+0x154>
 8011068:	7fbb      	ldrb	r3, [r7, #30]
 801106a:	f043 0310 	orr.w	r3, r3, #16
 801106e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8011070:	7ffb      	ldrb	r3, [r7, #31]
 8011072:	f003 030c 	and.w	r3, r3, #12
 8011076:	2b04      	cmp	r3, #4
 8011078:	d103      	bne.n	8011082 <create_name+0x166>
 801107a:	7fbb      	ldrb	r3, [r7, #30]
 801107c:	f043 0308 	orr.w	r3, r3, #8
 8011080:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8011082:	68bb      	ldr	r3, [r7, #8]
 8011084:	330b      	adds	r3, #11
 8011086:	7fba      	ldrb	r2, [r7, #30]
 8011088:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801108a:	2300      	movs	r3, #0
#endif
}
 801108c:	4618      	mov	r0, r3
 801108e:	3720      	adds	r7, #32
 8011090:	46bd      	mov	sp, r7
 8011092:	bd80      	pop	{r7, pc}
 8011094:	0801a92c 	.word	0x0801a92c
 8011098:	0801a8bc 	.word	0x0801a8bc

0801109c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b084      	sub	sp, #16
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
 80110a4:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	781b      	ldrb	r3, [r3, #0]
 80110aa:	2b2f      	cmp	r3, #47	; 0x2f
 80110ac:	d003      	beq.n	80110b6 <follow_path+0x1a>
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	781b      	ldrb	r3, [r3, #0]
 80110b2:	2b5c      	cmp	r3, #92	; 0x5c
 80110b4:	d102      	bne.n	80110bc <follow_path+0x20>
		path++;
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	3301      	adds	r3, #1
 80110ba:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	2200      	movs	r2, #0
 80110c0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80110c4:	683b      	ldr	r3, [r7, #0]
 80110c6:	781b      	ldrb	r3, [r3, #0]
 80110c8:	2b1f      	cmp	r3, #31
 80110ca:	d80a      	bhi.n	80110e2 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 80110cc:	2100      	movs	r1, #0
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f7ff fba4 	bl	801081c <dir_sdi>
 80110d4:	4603      	mov	r3, r0
 80110d6:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2200      	movs	r2, #0
 80110dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80110e0:	e045      	b.n	801116e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80110e2:	463b      	mov	r3, r7
 80110e4:	4619      	mov	r1, r3
 80110e6:	6878      	ldr	r0, [r7, #4]
 80110e8:	f7ff ff18 	bl	8010f1c <create_name>
 80110ec:	4603      	mov	r3, r0
 80110ee:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80110f0:	7bfb      	ldrb	r3, [r7, #15]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d136      	bne.n	8011164 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80110f6:	6878      	ldr	r0, [r7, #4]
 80110f8:	f7ff fdb8 	bl	8010c6c <dir_find>
 80110fc:	4603      	mov	r3, r0
 80110fe:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011106:	7adb      	ldrb	r3, [r3, #11]
 8011108:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 801110a:	7bfb      	ldrb	r3, [r7, #15]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d00a      	beq.n	8011126 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011110:	7bfb      	ldrb	r3, [r7, #15]
 8011112:	2b04      	cmp	r3, #4
 8011114:	d128      	bne.n	8011168 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011116:	7bbb      	ldrb	r3, [r7, #14]
 8011118:	f003 0304 	and.w	r3, r3, #4
 801111c:	2b00      	cmp	r3, #0
 801111e:	d123      	bne.n	8011168 <follow_path+0xcc>
 8011120:	2305      	movs	r3, #5
 8011122:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8011124:	e020      	b.n	8011168 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011126:	7bbb      	ldrb	r3, [r7, #14]
 8011128:	f003 0304 	and.w	r3, r3, #4
 801112c:	2b00      	cmp	r3, #0
 801112e:	d11d      	bne.n	801116c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011136:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8011138:	68bb      	ldr	r3, [r7, #8]
 801113a:	330b      	adds	r3, #11
 801113c:	781b      	ldrb	r3, [r3, #0]
 801113e:	f003 0310 	and.w	r3, r3, #16
 8011142:	2b00      	cmp	r3, #0
 8011144:	d102      	bne.n	801114c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8011146:	2305      	movs	r3, #5
 8011148:	73fb      	strb	r3, [r7, #15]
 801114a:	e010      	b.n	801116e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011152:	68b9      	ldr	r1, [r7, #8]
 8011154:	4618      	mov	r0, r3
 8011156:	f7ff fd36 	bl	8010bc6 <ld_clust>
 801115a:	4602      	mov	r2, r0
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011162:	e7be      	b.n	80110e2 <follow_path+0x46>
			if (res != FR_OK) break;
 8011164:	bf00      	nop
 8011166:	e002      	b.n	801116e <follow_path+0xd2>
				break;
 8011168:	bf00      	nop
 801116a:	e000      	b.n	801116e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801116c:	bf00      	nop
		}
	}

	return res;
 801116e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011170:	4618      	mov	r0, r3
 8011172:	3710      	adds	r7, #16
 8011174:	46bd      	mov	sp, r7
 8011176:	bd80      	pop	{r7, pc}

08011178 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011178:	b480      	push	{r7}
 801117a:	b087      	sub	sp, #28
 801117c:	af00      	add	r7, sp, #0
 801117e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011180:	f04f 33ff 	mov.w	r3, #4294967295
 8011184:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d031      	beq.n	80111f2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	617b      	str	r3, [r7, #20]
 8011194:	e002      	b.n	801119c <get_ldnumber+0x24>
 8011196:	697b      	ldr	r3, [r7, #20]
 8011198:	3301      	adds	r3, #1
 801119a:	617b      	str	r3, [r7, #20]
 801119c:	697b      	ldr	r3, [r7, #20]
 801119e:	781b      	ldrb	r3, [r3, #0]
 80111a0:	2b20      	cmp	r3, #32
 80111a2:	d903      	bls.n	80111ac <get_ldnumber+0x34>
 80111a4:	697b      	ldr	r3, [r7, #20]
 80111a6:	781b      	ldrb	r3, [r3, #0]
 80111a8:	2b3a      	cmp	r3, #58	; 0x3a
 80111aa:	d1f4      	bne.n	8011196 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80111ac:	697b      	ldr	r3, [r7, #20]
 80111ae:	781b      	ldrb	r3, [r3, #0]
 80111b0:	2b3a      	cmp	r3, #58	; 0x3a
 80111b2:	d11c      	bne.n	80111ee <get_ldnumber+0x76>
			tp = *path;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	1c5a      	adds	r2, r3, #1
 80111be:	60fa      	str	r2, [r7, #12]
 80111c0:	781b      	ldrb	r3, [r3, #0]
 80111c2:	3b30      	subs	r3, #48	; 0x30
 80111c4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	2b09      	cmp	r3, #9
 80111ca:	d80e      	bhi.n	80111ea <get_ldnumber+0x72>
 80111cc:	68fa      	ldr	r2, [r7, #12]
 80111ce:	697b      	ldr	r3, [r7, #20]
 80111d0:	429a      	cmp	r2, r3
 80111d2:	d10a      	bne.n	80111ea <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80111d4:	68bb      	ldr	r3, [r7, #8]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d107      	bne.n	80111ea <get_ldnumber+0x72>
					vol = (int)i;
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80111de:	697b      	ldr	r3, [r7, #20]
 80111e0:	3301      	adds	r3, #1
 80111e2:	617b      	str	r3, [r7, #20]
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	697a      	ldr	r2, [r7, #20]
 80111e8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80111ea:	693b      	ldr	r3, [r7, #16]
 80111ec:	e002      	b.n	80111f4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80111ee:	2300      	movs	r3, #0
 80111f0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80111f2:	693b      	ldr	r3, [r7, #16]
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	371c      	adds	r7, #28
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bc80      	pop	{r7}
 80111fc:	4770      	bx	lr
	...

08011200 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b082      	sub	sp, #8
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]
 8011208:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	2200      	movs	r2, #0
 801120e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	f04f 32ff 	mov.w	r2, #4294967295
 8011218:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 801121c:	6839      	ldr	r1, [r7, #0]
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f7fe ff0d 	bl	801003e <move_window>
 8011224:	4603      	mov	r3, r0
 8011226:	2b00      	cmp	r3, #0
 8011228:	d001      	beq.n	801122e <check_fs+0x2e>
		return 3;
 801122a:	2303      	movs	r3, #3
 801122c:	e04a      	b.n	80112c4 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011234:	3301      	adds	r3, #1
 8011236:	781b      	ldrb	r3, [r3, #0]
 8011238:	021b      	lsls	r3, r3, #8
 801123a:	b21a      	sxth	r2, r3
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8011242:	b21b      	sxth	r3, r3
 8011244:	4313      	orrs	r3, r2
 8011246:	b21b      	sxth	r3, r3
 8011248:	4a20      	ldr	r2, [pc, #128]	; (80112cc <check_fs+0xcc>)
 801124a:	4293      	cmp	r3, r2
 801124c:	d001      	beq.n	8011252 <check_fs+0x52>
		return 2;
 801124e:	2302      	movs	r3, #2
 8011250:	e038      	b.n	80112c4 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	3336      	adds	r3, #54	; 0x36
 8011256:	3303      	adds	r3, #3
 8011258:	781b      	ldrb	r3, [r3, #0]
 801125a:	061a      	lsls	r2, r3, #24
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	3336      	adds	r3, #54	; 0x36
 8011260:	3302      	adds	r3, #2
 8011262:	781b      	ldrb	r3, [r3, #0]
 8011264:	041b      	lsls	r3, r3, #16
 8011266:	4313      	orrs	r3, r2
 8011268:	687a      	ldr	r2, [r7, #4]
 801126a:	3236      	adds	r2, #54	; 0x36
 801126c:	3201      	adds	r2, #1
 801126e:	7812      	ldrb	r2, [r2, #0]
 8011270:	0212      	lsls	r2, r2, #8
 8011272:	4313      	orrs	r3, r2
 8011274:	687a      	ldr	r2, [r7, #4]
 8011276:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 801127a:	4313      	orrs	r3, r2
 801127c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011280:	4a13      	ldr	r2, [pc, #76]	; (80112d0 <check_fs+0xd0>)
 8011282:	4293      	cmp	r3, r2
 8011284:	d101      	bne.n	801128a <check_fs+0x8a>
		return 0;
 8011286:	2300      	movs	r3, #0
 8011288:	e01c      	b.n	80112c4 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	3352      	adds	r3, #82	; 0x52
 801128e:	3303      	adds	r3, #3
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	061a      	lsls	r2, r3, #24
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	3352      	adds	r3, #82	; 0x52
 8011298:	3302      	adds	r3, #2
 801129a:	781b      	ldrb	r3, [r3, #0]
 801129c:	041b      	lsls	r3, r3, #16
 801129e:	4313      	orrs	r3, r2
 80112a0:	687a      	ldr	r2, [r7, #4]
 80112a2:	3252      	adds	r2, #82	; 0x52
 80112a4:	3201      	adds	r2, #1
 80112a6:	7812      	ldrb	r2, [r2, #0]
 80112a8:	0212      	lsls	r2, r2, #8
 80112aa:	4313      	orrs	r3, r2
 80112ac:	687a      	ldr	r2, [r7, #4]
 80112ae:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 80112b2:	4313      	orrs	r3, r2
 80112b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80112b8:	4a05      	ldr	r2, [pc, #20]	; (80112d0 <check_fs+0xd0>)
 80112ba:	4293      	cmp	r3, r2
 80112bc:	d101      	bne.n	80112c2 <check_fs+0xc2>
		return 0;
 80112be:	2300      	movs	r3, #0
 80112c0:	e000      	b.n	80112c4 <check_fs+0xc4>

	return 1;
 80112c2:	2301      	movs	r3, #1
}
 80112c4:	4618      	mov	r0, r3
 80112c6:	3708      	adds	r7, #8
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}
 80112cc:	ffffaa55 	.word	0xffffaa55
 80112d0:	00544146 	.word	0x00544146

080112d4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b096      	sub	sp, #88	; 0x58
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	60b9      	str	r1, [r7, #8]
 80112de:	4613      	mov	r3, r2
 80112e0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	2200      	movs	r2, #0
 80112e6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80112e8:	68b8      	ldr	r0, [r7, #8]
 80112ea:	f7ff ff45 	bl	8011178 <get_ldnumber>
 80112ee:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80112f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	da01      	bge.n	80112fa <find_volume+0x26>
 80112f6:	230b      	movs	r3, #11
 80112f8:	e2b2      	b.n	8011860 <find_volume+0x58c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80112fa:	4aa2      	ldr	r2, [pc, #648]	; (8011584 <find_volume+0x2b0>)
 80112fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011302:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011306:	2b00      	cmp	r3, #0
 8011308:	d101      	bne.n	801130e <find_volume+0x3a>
 801130a:	230c      	movs	r3, #12
 801130c:	e2a8      	b.n	8011860 <find_volume+0x58c>

	ENTER_FF(fs);						/* Lock the volume */
 801130e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011310:	f7fe fc6a 	bl	800fbe8 <lock_fs>
 8011314:	4603      	mov	r3, r0
 8011316:	2b00      	cmp	r3, #0
 8011318:	d101      	bne.n	801131e <find_volume+0x4a>
 801131a:	230f      	movs	r3, #15
 801131c:	e2a0      	b.n	8011860 <find_volume+0x58c>
	*rfs = fs;							/* Return pointer to the file system object */
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011322:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8011324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011326:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801132a:	2b00      	cmp	r3, #0
 801132c:	d01b      	beq.n	8011366 <find_volume+0x92>
		stat = disk_status(fs->drv);
 801132e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011330:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8011334:	4618      	mov	r0, r3
 8011336:	f7fe fb41 	bl	800f9bc <disk_status>
 801133a:	4603      	mov	r3, r0
 801133c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011340:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011344:	f003 0301 	and.w	r3, r3, #1
 8011348:	2b00      	cmp	r3, #0
 801134a:	d10c      	bne.n	8011366 <find_volume+0x92>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 801134c:	79fb      	ldrb	r3, [r7, #7]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d007      	beq.n	8011362 <find_volume+0x8e>
 8011352:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011356:	f003 0304 	and.w	r3, r3, #4
 801135a:	2b00      	cmp	r3, #0
 801135c:	d001      	beq.n	8011362 <find_volume+0x8e>
				return FR_WRITE_PROTECTED;
 801135e:	230a      	movs	r3, #10
 8011360:	e27e      	b.n	8011860 <find_volume+0x58c>
			return FR_OK;				/* The file system object is valid */
 8011362:	2300      	movs	r3, #0
 8011364:	e27c      	b.n	8011860 <find_volume+0x58c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011368:	2200      	movs	r2, #0
 801136a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801136e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011370:	b2da      	uxtb	r2, r3
 8011372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011374:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801137a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 801137e:	4618      	mov	r0, r3
 8011380:	f7fe fb36 	bl	800f9f0 <disk_initialize>
 8011384:	4603      	mov	r3, r0
 8011386:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 801138a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801138e:	f003 0301 	and.w	r3, r3, #1
 8011392:	2b00      	cmp	r3, #0
 8011394:	d001      	beq.n	801139a <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011396:	2303      	movs	r3, #3
 8011398:	e262      	b.n	8011860 <find_volume+0x58c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 801139a:	79fb      	ldrb	r3, [r7, #7]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d007      	beq.n	80113b0 <find_volume+0xdc>
 80113a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80113a4:	f003 0304 	and.w	r3, r3, #4
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d001      	beq.n	80113b0 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 80113ac:	230a      	movs	r3, #10
 80113ae:	e257      	b.n	8011860 <find_volume+0x58c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80113b0:	2300      	movs	r3, #0
 80113b2:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80113b4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80113b6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80113b8:	f7ff ff22 	bl	8011200 <check_fs>
 80113bc:	4603      	mov	r3, r0
 80113be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80113c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113c6:	2b01      	cmp	r3, #1
 80113c8:	d155      	bne.n	8011476 <find_volume+0x1a2>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80113ca:	2300      	movs	r3, #0
 80113cc:	643b      	str	r3, [r7, #64]	; 0x40
 80113ce:	e029      	b.n	8011424 <find_volume+0x150>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80113d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80113d4:	011b      	lsls	r3, r3, #4
 80113d6:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80113da:	4413      	add	r3, r2
 80113dc:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80113de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113e0:	3304      	adds	r3, #4
 80113e2:	781b      	ldrb	r3, [r3, #0]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d012      	beq.n	801140e <find_volume+0x13a>
 80113e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ea:	330b      	adds	r3, #11
 80113ec:	781b      	ldrb	r3, [r3, #0]
 80113ee:	061a      	lsls	r2, r3, #24
 80113f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113f2:	330a      	adds	r3, #10
 80113f4:	781b      	ldrb	r3, [r3, #0]
 80113f6:	041b      	lsls	r3, r3, #16
 80113f8:	4313      	orrs	r3, r2
 80113fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80113fc:	3209      	adds	r2, #9
 80113fe:	7812      	ldrb	r2, [r2, #0]
 8011400:	0212      	lsls	r2, r2, #8
 8011402:	4313      	orrs	r3, r2
 8011404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011406:	3208      	adds	r2, #8
 8011408:	7812      	ldrb	r2, [r2, #0]
 801140a:	431a      	orrs	r2, r3
 801140c:	e000      	b.n	8011410 <find_volume+0x13c>
 801140e:	2200      	movs	r2, #0
 8011410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011412:	009b      	lsls	r3, r3, #2
 8011414:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8011418:	440b      	add	r3, r1
 801141a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 801141e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011420:	3301      	adds	r3, #1
 8011422:	643b      	str	r3, [r7, #64]	; 0x40
 8011424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011426:	2b03      	cmp	r3, #3
 8011428:	d9d2      	bls.n	80113d0 <find_volume+0xfc>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 801142a:	2300      	movs	r3, #0
 801142c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801142e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011430:	2b00      	cmp	r3, #0
 8011432:	d002      	beq.n	801143a <find_volume+0x166>
 8011434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011436:	3b01      	subs	r3, #1
 8011438:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 801143a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801143c:	009b      	lsls	r3, r3, #2
 801143e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8011442:	4413      	add	r3, r2
 8011444:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011448:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 801144a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801144c:	2b00      	cmp	r3, #0
 801144e:	d005      	beq.n	801145c <find_volume+0x188>
 8011450:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011452:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011454:	f7ff fed4 	bl	8011200 <check_fs>
 8011458:	4603      	mov	r3, r0
 801145a:	e000      	b.n	801145e <find_volume+0x18a>
 801145c:	2302      	movs	r3, #2
 801145e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8011462:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011466:	2b00      	cmp	r3, #0
 8011468:	d005      	beq.n	8011476 <find_volume+0x1a2>
 801146a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801146c:	3301      	adds	r3, #1
 801146e:	643b      	str	r3, [r7, #64]	; 0x40
 8011470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011472:	2b03      	cmp	r3, #3
 8011474:	d9e1      	bls.n	801143a <find_volume+0x166>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011476:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801147a:	2b03      	cmp	r3, #3
 801147c:	d101      	bne.n	8011482 <find_volume+0x1ae>
 801147e:	2301      	movs	r3, #1
 8011480:	e1ee      	b.n	8011860 <find_volume+0x58c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8011482:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011486:	2b00      	cmp	r3, #0
 8011488:	d001      	beq.n	801148e <find_volume+0x1ba>
 801148a:	230d      	movs	r3, #13
 801148c:	e1e8      	b.n	8011860 <find_volume+0x58c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801148e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011490:	7b1b      	ldrb	r3, [r3, #12]
 8011492:	021b      	lsls	r3, r3, #8
 8011494:	b21a      	sxth	r2, r3
 8011496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011498:	7adb      	ldrb	r3, [r3, #11]
 801149a:	b21b      	sxth	r3, r3
 801149c:	4313      	orrs	r3, r2
 801149e:	b21b      	sxth	r3, r3
 80114a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80114a4:	d001      	beq.n	80114aa <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;
 80114a6:	230d      	movs	r3, #13
 80114a8:	e1da      	b.n	8011860 <find_volume+0x58c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80114aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ac:	7ddb      	ldrb	r3, [r3, #23]
 80114ae:	021b      	lsls	r3, r3, #8
 80114b0:	b21a      	sxth	r2, r3
 80114b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114b4:	7d9b      	ldrb	r3, [r3, #22]
 80114b6:	b21b      	sxth	r3, r3
 80114b8:	4313      	orrs	r3, r2
 80114ba:	b21b      	sxth	r3, r3
 80114bc:	b29b      	uxth	r3, r3
 80114be:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80114c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d112      	bne.n	80114ec <find_volume+0x218>
 80114c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114c8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80114cc:	061a      	lsls	r2, r3, #24
 80114ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114d0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80114d4:	041b      	lsls	r3, r3, #16
 80114d6:	4313      	orrs	r3, r2
 80114d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80114da:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80114de:	0212      	lsls	r2, r2, #8
 80114e0:	4313      	orrs	r3, r2
 80114e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80114e4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80114e8:	4313      	orrs	r3, r2
 80114ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80114ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80114f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80114f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f6:	7c1a      	ldrb	r2, [r3, #16]
 80114f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114fa:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80114fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011500:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8011504:	2b01      	cmp	r3, #1
 8011506:	d006      	beq.n	8011516 <find_volume+0x242>
 8011508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801150a:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 801150e:	2b02      	cmp	r3, #2
 8011510:	d001      	beq.n	8011516 <find_volume+0x242>
		return FR_NO_FILESYSTEM;
 8011512:	230d      	movs	r3, #13
 8011514:	e1a4      	b.n	8011860 <find_volume+0x58c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8011516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011518:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 801151c:	461a      	mov	r2, r3
 801151e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011520:	fb02 f303 	mul.w	r3, r2, r3
 8011524:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8011526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011528:	7b5a      	ldrb	r2, [r3, #13]
 801152a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801152c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8011530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011532:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011536:	2b00      	cmp	r3, #0
 8011538:	d00a      	beq.n	8011550 <find_volume+0x27c>
 801153a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801153c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011540:	461a      	mov	r2, r3
 8011542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011544:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011548:	3b01      	subs	r3, #1
 801154a:	4013      	ands	r3, r2
 801154c:	2b00      	cmp	r3, #0
 801154e:	d001      	beq.n	8011554 <find_volume+0x280>
		return FR_NO_FILESYSTEM;
 8011550:	230d      	movs	r3, #13
 8011552:	e185      	b.n	8011860 <find_volume+0x58c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8011554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011556:	7c9b      	ldrb	r3, [r3, #18]
 8011558:	021b      	lsls	r3, r3, #8
 801155a:	b21a      	sxth	r2, r3
 801155c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801155e:	7c5b      	ldrb	r3, [r3, #17]
 8011560:	b21b      	sxth	r3, r3
 8011562:	4313      	orrs	r3, r2
 8011564:	b21b      	sxth	r3, r3
 8011566:	b29a      	uxth	r2, r3
 8011568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801156a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 801156e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011570:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8011574:	f003 030f 	and.w	r3, r3, #15
 8011578:	b29b      	uxth	r3, r3
 801157a:	2b00      	cmp	r3, #0
 801157c:	d004      	beq.n	8011588 <find_volume+0x2b4>
		return FR_NO_FILESYSTEM;
 801157e:	230d      	movs	r3, #13
 8011580:	e16e      	b.n	8011860 <find_volume+0x58c>
 8011582:	bf00      	nop
 8011584:	200056f4 	.word	0x200056f4

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8011588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801158a:	7d1b      	ldrb	r3, [r3, #20]
 801158c:	021b      	lsls	r3, r3, #8
 801158e:	b21a      	sxth	r2, r3
 8011590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011592:	7cdb      	ldrb	r3, [r3, #19]
 8011594:	b21b      	sxth	r3, r3
 8011596:	4313      	orrs	r3, r2
 8011598:	b21b      	sxth	r3, r3
 801159a:	b29b      	uxth	r3, r3
 801159c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 801159e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d112      	bne.n	80115ca <find_volume+0x2f6>
 80115a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115a6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80115aa:	061a      	lsls	r2, r3, #24
 80115ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80115b2:	041b      	lsls	r3, r3, #16
 80115b4:	4313      	orrs	r3, r2
 80115b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80115b8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80115bc:	0212      	lsls	r2, r2, #8
 80115be:	4313      	orrs	r3, r2
 80115c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80115c2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80115c6:	4313      	orrs	r3, r2
 80115c8:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80115ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115cc:	7bdb      	ldrb	r3, [r3, #15]
 80115ce:	021b      	lsls	r3, r3, #8
 80115d0:	b21a      	sxth	r2, r3
 80115d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115d4:	7b9b      	ldrb	r3, [r3, #14]
 80115d6:	b21b      	sxth	r3, r3
 80115d8:	4313      	orrs	r3, r2
 80115da:	b21b      	sxth	r3, r3
 80115dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80115de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d101      	bne.n	80115e8 <find_volume+0x314>
 80115e4:	230d      	movs	r3, #13
 80115e6:	e13b      	b.n	8011860 <find_volume+0x58c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80115e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80115ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80115ec:	4413      	add	r3, r2
 80115ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80115f0:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80115f4:	0912      	lsrs	r2, r2, #4
 80115f6:	b292      	uxth	r2, r2
 80115f8:	4413      	add	r3, r2
 80115fa:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80115fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80115fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011600:	429a      	cmp	r2, r3
 8011602:	d201      	bcs.n	8011608 <find_volume+0x334>
 8011604:	230d      	movs	r3, #13
 8011606:	e12b      	b.n	8011860 <find_volume+0x58c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8011608:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801160a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801160c:	1ad3      	subs	r3, r2, r3
 801160e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011610:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8011614:	fbb3 f3f2 	udiv	r3, r3, r2
 8011618:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 801161a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801161c:	2b00      	cmp	r3, #0
 801161e:	d101      	bne.n	8011624 <find_volume+0x350>
 8011620:	230d      	movs	r3, #13
 8011622:	e11d      	b.n	8011860 <find_volume+0x58c>
	fmt = FS_FAT12;
 8011624:	2301      	movs	r3, #1
 8011626:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 801162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801162c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011630:	4293      	cmp	r3, r2
 8011632:	d902      	bls.n	801163a <find_volume+0x366>
 8011634:	2302      	movs	r3, #2
 8011636:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 801163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801163c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011640:	4293      	cmp	r3, r2
 8011642:	d902      	bls.n	801164a <find_volume+0x376>
 8011644:	2303      	movs	r3, #3
 8011646:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 801164a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801164c:	1c9a      	adds	r2, r3, #2
 801164e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011650:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	fs->volbase = bsect;								/* Volume start sector */
 8011654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011656:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011658:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 801165c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801165e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011660:	441a      	add	r2, r3
 8011662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011664:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	fs->database = bsect + sysect;						/* Data start sector */
 8011668:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801166a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801166c:	441a      	add	r2, r3
 801166e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011670:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (fmt == FS_FAT32) {
 8011674:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011678:	2b03      	cmp	r3, #3
 801167a:	d121      	bne.n	80116c0 <find_volume+0x3ec>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 801167c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801167e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8011682:	2b00      	cmp	r3, #0
 8011684:	d001      	beq.n	801168a <find_volume+0x3b6>
 8011686:	230d      	movs	r3, #13
 8011688:	e0ea      	b.n	8011860 <find_volume+0x58c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 801168a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801168c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011690:	061a      	lsls	r2, r3, #24
 8011692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011694:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8011698:	041b      	lsls	r3, r3, #16
 801169a:	4313      	orrs	r3, r2
 801169c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801169e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80116a2:	0212      	lsls	r2, r2, #8
 80116a4:	4313      	orrs	r3, r2
 80116a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80116a8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80116ac:	431a      	orrs	r2, r3
 80116ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116b0:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80116b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116b6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80116ba:	009b      	lsls	r3, r3, #2
 80116bc:	647b      	str	r3, [r7, #68]	; 0x44
 80116be:	e025      	b.n	801170c <find_volume+0x438>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80116c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116c2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d101      	bne.n	80116ce <find_volume+0x3fa>
 80116ca:	230d      	movs	r3, #13
 80116cc:	e0c8      	b.n	8011860 <find_volume+0x58c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80116ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116d0:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80116d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80116d6:	441a      	add	r2, r3
 80116d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116da:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80116de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80116e2:	2b02      	cmp	r3, #2
 80116e4:	d104      	bne.n	80116f0 <find_volume+0x41c>
 80116e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80116ec:	005b      	lsls	r3, r3, #1
 80116ee:	e00c      	b.n	801170a <find_volume+0x436>
 80116f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116f2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80116f6:	4613      	mov	r3, r2
 80116f8:	005b      	lsls	r3, r3, #1
 80116fa:	4413      	add	r3, r2
 80116fc:	085a      	lsrs	r2, r3, #1
 80116fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011700:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011704:	f003 0301 	and.w	r3, r3, #1
 8011708:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 801170a:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 801170c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801170e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8011712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011714:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8011718:	0a5b      	lsrs	r3, r3, #9
 801171a:	429a      	cmp	r2, r3
 801171c:	d201      	bcs.n	8011722 <find_volume+0x44e>
		return FR_NO_FILESYSTEM;
 801171e:	230d      	movs	r3, #13
 8011720:	e09e      	b.n	8011860 <find_volume+0x58c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8011722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011724:	f04f 32ff 	mov.w	r2, #4294967295
 8011728:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 801172c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801172e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8011732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011734:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8011738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801173a:	2280      	movs	r2, #128	; 0x80
 801173c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8011740:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011744:	2b03      	cmp	r3, #3
 8011746:	d177      	bne.n	8011838 <find_volume+0x564>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8011748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801174a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801174e:	021b      	lsls	r3, r3, #8
 8011750:	b21a      	sxth	r2, r3
 8011752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011754:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011758:	b21b      	sxth	r3, r3
 801175a:	4313      	orrs	r3, r2
 801175c:	b21b      	sxth	r3, r3
 801175e:	2b01      	cmp	r3, #1
 8011760:	d16a      	bne.n	8011838 <find_volume+0x564>
		&& move_window(fs, bsect + 1) == FR_OK)
 8011762:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011764:	3301      	adds	r3, #1
 8011766:	4619      	mov	r1, r3
 8011768:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801176a:	f7fe fc68 	bl	801003e <move_window>
 801176e:	4603      	mov	r3, r0
 8011770:	2b00      	cmp	r3, #0
 8011772:	d161      	bne.n	8011838 <find_volume+0x564>
	{
		fs->fsi_flag = 0;
 8011774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011776:	2200      	movs	r2, #0
 8011778:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801177c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801177e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8011782:	021b      	lsls	r3, r3, #8
 8011784:	b21a      	sxth	r2, r3
 8011786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011788:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 801178c:	b21b      	sxth	r3, r3
 801178e:	4313      	orrs	r3, r2
 8011790:	b21b      	sxth	r3, r3
 8011792:	4a35      	ldr	r2, [pc, #212]	; (8011868 <find_volume+0x594>)
 8011794:	4293      	cmp	r3, r2
 8011796:	d14f      	bne.n	8011838 <find_volume+0x564>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8011798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801179a:	78db      	ldrb	r3, [r3, #3]
 801179c:	061a      	lsls	r2, r3, #24
 801179e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a0:	789b      	ldrb	r3, [r3, #2]
 80117a2:	041b      	lsls	r3, r3, #16
 80117a4:	4313      	orrs	r3, r2
 80117a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117a8:	7852      	ldrb	r2, [r2, #1]
 80117aa:	0212      	lsls	r2, r2, #8
 80117ac:	4313      	orrs	r3, r2
 80117ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117b0:	7812      	ldrb	r2, [r2, #0]
 80117b2:	4313      	orrs	r3, r2
 80117b4:	4a2d      	ldr	r2, [pc, #180]	; (801186c <find_volume+0x598>)
 80117b6:	4293      	cmp	r3, r2
 80117b8:	d13e      	bne.n	8011838 <find_volume+0x564>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80117ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117bc:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80117c0:	061a      	lsls	r2, r3, #24
 80117c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117c4:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80117c8:	041b      	lsls	r3, r3, #16
 80117ca:	4313      	orrs	r3, r2
 80117cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117ce:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80117d2:	0212      	lsls	r2, r2, #8
 80117d4:	4313      	orrs	r3, r2
 80117d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117d8:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80117dc:	4313      	orrs	r3, r2
 80117de:	4a24      	ldr	r2, [pc, #144]	; (8011870 <find_volume+0x59c>)
 80117e0:	4293      	cmp	r3, r2
 80117e2:	d129      	bne.n	8011838 <find_volume+0x564>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80117e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e6:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80117ea:	061a      	lsls	r2, r3, #24
 80117ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117ee:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80117f2:	041b      	lsls	r3, r3, #16
 80117f4:	4313      	orrs	r3, r2
 80117f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117f8:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80117fc:	0212      	lsls	r2, r2, #8
 80117fe:	4313      	orrs	r3, r2
 8011800:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011802:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8011806:	431a      	orrs	r2, r3
 8011808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801180a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 801180e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011810:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8011814:	061a      	lsls	r2, r3, #24
 8011816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011818:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 801181c:	041b      	lsls	r3, r3, #16
 801181e:	4313      	orrs	r3, r2
 8011820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011822:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8011826:	0212      	lsls	r2, r2, #8
 8011828:	4313      	orrs	r3, r2
 801182a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801182c:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8011830:	431a      	orrs	r2, r3
 8011832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011834:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8011838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801183a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801183e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8011842:	4b0c      	ldr	r3, [pc, #48]	; (8011874 <find_volume+0x5a0>)
 8011844:	881b      	ldrh	r3, [r3, #0]
 8011846:	3301      	adds	r3, #1
 8011848:	b29a      	uxth	r2, r3
 801184a:	4b0a      	ldr	r3, [pc, #40]	; (8011874 <find_volume+0x5a0>)
 801184c:	801a      	strh	r2, [r3, #0]
 801184e:	4b09      	ldr	r3, [pc, #36]	; (8011874 <find_volume+0x5a0>)
 8011850:	881a      	ldrh	r2, [r3, #0]
 8011852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011854:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8011858:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801185a:	f7fe fb7d 	bl	800ff58 <clear_lock>
#endif

	return FR_OK;
 801185e:	2300      	movs	r3, #0
}
 8011860:	4618      	mov	r0, r3
 8011862:	3758      	adds	r7, #88	; 0x58
 8011864:	46bd      	mov	sp, r7
 8011866:	bd80      	pop	{r7, pc}
 8011868:	ffffaa55 	.word	0xffffaa55
 801186c:	41615252 	.word	0x41615252
 8011870:	61417272 	.word	0x61417272
 8011874:	200056f8 	.word	0x200056f8

08011878 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b084      	sub	sp, #16
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d022      	beq.n	80118d0 <validate+0x58>
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011890:	2b00      	cmp	r3, #0
 8011892:	d01d      	beq.n	80118d0 <validate+0x58>
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801189a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d016      	beq.n	80118d0 <validate+0x58>
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118a8:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d10c      	bne.n	80118d0 <validate+0x58>
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118bc:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80118c0:	4618      	mov	r0, r3
 80118c2:	f7fe f87b 	bl	800f9bc <disk_status>
 80118c6:	4603      	mov	r3, r0
 80118c8:	f003 0301 	and.w	r3, r3, #1
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d001      	beq.n	80118d4 <validate+0x5c>
		return FR_INVALID_OBJECT;
 80118d0:	2309      	movs	r3, #9
 80118d2:	e00b      	b.n	80118ec <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118da:	4618      	mov	r0, r3
 80118dc:	f7fe f984 	bl	800fbe8 <lock_fs>
 80118e0:	4603      	mov	r3, r0
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d101      	bne.n	80118ea <validate+0x72>
 80118e6:	230f      	movs	r3, #15
 80118e8:	e000      	b.n	80118ec <validate+0x74>

	return FR_OK;
 80118ea:	2300      	movs	r3, #0
}
 80118ec:	4618      	mov	r0, r3
 80118ee:	3710      	adds	r7, #16
 80118f0:	46bd      	mov	sp, r7
 80118f2:	bd80      	pop	{r7, pc}

080118f4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	b088      	sub	sp, #32
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	60f8      	str	r0, [r7, #12]
 80118fc:	60b9      	str	r1, [r7, #8]
 80118fe:	4613      	mov	r3, r2
 8011900:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8011906:	f107 0310 	add.w	r3, r7, #16
 801190a:	4618      	mov	r0, r3
 801190c:	f7ff fc34 	bl	8011178 <get_ldnumber>
 8011910:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011912:	69fb      	ldr	r3, [r7, #28]
 8011914:	2b00      	cmp	r3, #0
 8011916:	da01      	bge.n	801191c <f_mount+0x28>
 8011918:	230b      	movs	r3, #11
 801191a:	e04c      	b.n	80119b6 <f_mount+0xc2>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801191c:	4a28      	ldr	r2, [pc, #160]	; (80119c0 <f_mount+0xcc>)
 801191e:	69fb      	ldr	r3, [r7, #28]
 8011920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011924:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011926:	69bb      	ldr	r3, [r7, #24]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d011      	beq.n	8011950 <f_mount+0x5c>
#if _FS_LOCK
		clear_lock(cfs);
 801192c:	69b8      	ldr	r0, [r7, #24]
 801192e:	f7fe fb13 	bl	800ff58 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8011932:	69bb      	ldr	r3, [r7, #24]
 8011934:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011938:	4618      	mov	r0, r3
 801193a:	f001 f917 	bl	8012b6c <ff_del_syncobj>
 801193e:	4603      	mov	r3, r0
 8011940:	2b00      	cmp	r3, #0
 8011942:	d101      	bne.n	8011948 <f_mount+0x54>
 8011944:	2302      	movs	r3, #2
 8011946:	e036      	b.n	80119b6 <f_mount+0xc2>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011948:	69bb      	ldr	r3, [r7, #24]
 801194a:	2200      	movs	r2, #0
 801194c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d011      	beq.n	801197a <f_mount+0x86>
		fs->fs_type = 0;				/* Clear new fs object */
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	2200      	movs	r2, #0
 801195a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 801195e:	69fb      	ldr	r3, [r7, #28]
 8011960:	b2da      	uxtb	r2, r3
 8011962:	68fb      	ldr	r3, [r7, #12]
 8011964:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8011968:	4619      	mov	r1, r3
 801196a:	4610      	mov	r0, r2
 801196c:	f001 f8de 	bl	8012b2c <ff_cre_syncobj>
 8011970:	4603      	mov	r3, r0
 8011972:	2b00      	cmp	r3, #0
 8011974:	d101      	bne.n	801197a <f_mount+0x86>
 8011976:	2302      	movs	r3, #2
 8011978:	e01d      	b.n	80119b6 <f_mount+0xc2>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801197a:	68fa      	ldr	r2, [r7, #12]
 801197c:	4910      	ldr	r1, [pc, #64]	; (80119c0 <f_mount+0xcc>)
 801197e:	69fb      	ldr	r3, [r7, #28]
 8011980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d002      	beq.n	8011990 <f_mount+0x9c>
 801198a:	79fb      	ldrb	r3, [r7, #7]
 801198c:	2b01      	cmp	r3, #1
 801198e:	d001      	beq.n	8011994 <f_mount+0xa0>
 8011990:	2300      	movs	r3, #0
 8011992:	e010      	b.n	80119b6 <f_mount+0xc2>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8011994:	f107 0108 	add.w	r1, r7, #8
 8011998:	f107 030c 	add.w	r3, r7, #12
 801199c:	2200      	movs	r2, #0
 801199e:	4618      	mov	r0, r3
 80119a0:	f7ff fc98 	bl	80112d4 <find_volume>
 80119a4:	4603      	mov	r3, r0
 80119a6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	7dfa      	ldrb	r2, [r7, #23]
 80119ac:	4611      	mov	r1, r2
 80119ae:	4618      	mov	r0, r3
 80119b0:	f7fe f929 	bl	800fc06 <unlock_fs>
 80119b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80119b6:	4618      	mov	r0, r3
 80119b8:	3720      	adds	r7, #32
 80119ba:	46bd      	mov	sp, r7
 80119bc:	bd80      	pop	{r7, pc}
 80119be:	bf00      	nop
 80119c0:	200056f4 	.word	0x200056f4

080119c4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80119c4:	b580      	push	{r7, lr}
 80119c6:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 80119ca:	af00      	add	r7, sp, #0
 80119cc:	f107 030c 	add.w	r3, r7, #12
 80119d0:	6018      	str	r0, [r3, #0]
 80119d2:	f107 0308 	add.w	r3, r7, #8
 80119d6:	6019      	str	r1, [r3, #0]
 80119d8:	1dfb      	adds	r3, r7, #7
 80119da:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 80119dc:	f107 030c 	add.w	r3, r7, #12
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d101      	bne.n	80119ea <f_open+0x26>
 80119e6:	2309      	movs	r3, #9
 80119e8:	e1fc      	b.n	8011de4 <f_open+0x420>
	fp->fs = 0;			/* Clear file object */
 80119ea:	f107 030c 	add.w	r3, r7, #12
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	2200      	movs	r2, #0
 80119f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80119f6:	1dfb      	adds	r3, r7, #7
 80119f8:	1dfa      	adds	r2, r7, #7
 80119fa:	7812      	ldrb	r2, [r2, #0]
 80119fc:	f002 021f 	and.w	r2, r2, #31
 8011a00:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8011a02:	1dfb      	adds	r3, r7, #7
 8011a04:	781b      	ldrb	r3, [r3, #0]
 8011a06:	f023 0301 	bic.w	r3, r3, #1
 8011a0a:	b2da      	uxtb	r2, r3
 8011a0c:	f107 0108 	add.w	r1, r7, #8
 8011a10:	f107 0320 	add.w	r3, r7, #32
 8011a14:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8011a18:	4618      	mov	r0, r3
 8011a1a:	f7ff fc5b 	bl	80112d4 <find_volume>
 8011a1e:	4603      	mov	r3, r0
 8011a20:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8011a24:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	f040 81cf 	bne.w	8011dcc <f_open+0x408>
		INIT_BUF(dj);
 8011a2e:	f107 0320 	add.w	r3, r7, #32
 8011a32:	f107 0214 	add.w	r2, r7, #20
 8011a36:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8011a3a:	f107 0308 	add.w	r3, r7, #8
 8011a3e:	681a      	ldr	r2, [r3, #0]
 8011a40:	f107 0320 	add.w	r3, r7, #32
 8011a44:	4611      	mov	r1, r2
 8011a46:	4618      	mov	r0, r3
 8011a48:	f7ff fb28 	bl	801109c <follow_path>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 8011a52:	f107 0320 	add.w	r3, r7, #32
 8011a56:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011a5a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011a5e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d11a      	bne.n	8011a9c <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 8011a66:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d103      	bne.n	8011a76 <f_open+0xb2>
				res = FR_INVALID_NAME;
 8011a6e:	2306      	movs	r3, #6
 8011a70:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011a74:	e012      	b.n	8011a9c <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011a76:	1dfb      	adds	r3, r7, #7
 8011a78:	781b      	ldrb	r3, [r3, #0]
 8011a7a:	f023 0301 	bic.w	r3, r3, #1
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	bf14      	ite	ne
 8011a82:	2301      	movne	r3, #1
 8011a84:	2300      	moveq	r3, #0
 8011a86:	b2db      	uxtb	r3, r3
 8011a88:	461a      	mov	r2, r3
 8011a8a:	f107 0320 	add.w	r3, r7, #32
 8011a8e:	4611      	mov	r1, r2
 8011a90:	4618      	mov	r0, r3
 8011a92:	f7fe f8d7 	bl	800fc44 <chk_lock>
 8011a96:	4603      	mov	r3, r0
 8011a98:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011a9c:	1dfb      	adds	r3, r7, #7
 8011a9e:	781b      	ldrb	r3, [r3, #0]
 8011aa0:	f003 031c 	and.w	r3, r3, #28
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	f000 80cc 	beq.w	8011c42 <f_open+0x27e>
			if (res != FR_OK) {					/* No file, create new */
 8011aaa:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d01f      	beq.n	8011af2 <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8011ab2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011ab6:	2b04      	cmp	r3, #4
 8011ab8:	d10e      	bne.n	8011ad8 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011aba:	f7fe f92f 	bl	800fd1c <enq_lock>
 8011abe:	4603      	mov	r3, r0
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d006      	beq.n	8011ad2 <f_open+0x10e>
 8011ac4:	f107 0320 	add.w	r3, r7, #32
 8011ac8:	4618      	mov	r0, r3
 8011aca:	f7ff f97d 	bl	8010dc8 <dir_register>
 8011ace:	4603      	mov	r3, r0
 8011ad0:	e000      	b.n	8011ad4 <f_open+0x110>
 8011ad2:	2312      	movs	r3, #18
 8011ad4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011ad8:	1dfb      	adds	r3, r7, #7
 8011ada:	1dfa      	adds	r2, r7, #7
 8011adc:	7812      	ldrb	r2, [r2, #0]
 8011ade:	f042 0208 	orr.w	r2, r2, #8
 8011ae2:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8011ae4:	f107 0320 	add.w	r3, r7, #32
 8011ae8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011aec:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8011af0:	e014      	b.n	8011b1c <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011af2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011af6:	330b      	adds	r3, #11
 8011af8:	781b      	ldrb	r3, [r3, #0]
 8011afa:	f003 0311 	and.w	r3, r3, #17
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d003      	beq.n	8011b0a <f_open+0x146>
					res = FR_DENIED;
 8011b02:	2307      	movs	r3, #7
 8011b04:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011b08:	e008      	b.n	8011b1c <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8011b0a:	1dfb      	adds	r3, r7, #7
 8011b0c:	781b      	ldrb	r3, [r3, #0]
 8011b0e:	f003 0304 	and.w	r3, r3, #4
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d002      	beq.n	8011b1c <f_open+0x158>
						res = FR_EXIST;
 8011b16:	2308      	movs	r3, #8
 8011b18:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011b1c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	f040 80af 	bne.w	8011c84 <f_open+0x2c0>
 8011b26:	1dfb      	adds	r3, r7, #7
 8011b28:	781b      	ldrb	r3, [r3, #0]
 8011b2a:	f003 0308 	and.w	r3, r3, #8
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	f000 80a8 	beq.w	8011c84 <f_open+0x2c0>
				dw = GET_FATTIME();				/* Created time */
 8011b34:	f7fa feaa 	bl	800c88c <get_fattime>
 8011b38:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8011b3c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b40:	330e      	adds	r3, #14
 8011b42:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8011b46:	b2d2      	uxtb	r2, r2
 8011b48:	701a      	strb	r2, [r3, #0]
 8011b4a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011b4e:	b29b      	uxth	r3, r3
 8011b50:	0a1b      	lsrs	r3, r3, #8
 8011b52:	b29a      	uxth	r2, r3
 8011b54:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b58:	330f      	adds	r3, #15
 8011b5a:	b2d2      	uxtb	r2, r2
 8011b5c:	701a      	strb	r2, [r3, #0]
 8011b5e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011b62:	0c1a      	lsrs	r2, r3, #16
 8011b64:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b68:	3310      	adds	r3, #16
 8011b6a:	b2d2      	uxtb	r2, r2
 8011b6c:	701a      	strb	r2, [r3, #0]
 8011b6e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011b72:	0e1a      	lsrs	r2, r3, #24
 8011b74:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b78:	3311      	adds	r3, #17
 8011b7a:	b2d2      	uxtb	r2, r2
 8011b7c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8011b7e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b82:	330b      	adds	r3, #11
 8011b84:	2200      	movs	r2, #0
 8011b86:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8011b88:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b8c:	331c      	adds	r3, #28
 8011b8e:	2200      	movs	r2, #0
 8011b90:	701a      	strb	r2, [r3, #0]
 8011b92:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011b96:	331d      	adds	r3, #29
 8011b98:	2200      	movs	r2, #0
 8011b9a:	701a      	strb	r2, [r3, #0]
 8011b9c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011ba0:	331e      	adds	r3, #30
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	701a      	strb	r2, [r3, #0]
 8011ba6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011baa:	331f      	adds	r3, #31
 8011bac:	2200      	movs	r2, #0
 8011bae:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8011bb0:	f107 0320 	add.w	r3, r7, #32
 8011bb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011bb8:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f7ff f802 	bl	8010bc6 <ld_clust>
 8011bc2:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8011bc6:	2100      	movs	r1, #0
 8011bc8:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8011bcc:	f7ff f828 	bl	8010c20 <st_clust>
				dj.fs->wflag = 1;
 8011bd0:	f107 0320 	add.w	r3, r7, #32
 8011bd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011bd8:	2201      	movs	r2, #1
 8011bda:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8011bde:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d04e      	beq.n	8011c84 <f_open+0x2c0>
					dw = dj.fs->winsect;
 8011be6:	f107 0320 	add.w	r3, r7, #32
 8011bea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011bee:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8011bf2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8011bf6:	f107 0320 	add.w	r3, r7, #32
 8011bfa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011bfe:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8011c02:	4618      	mov	r0, r3
 8011c04:	f7fe fcdf 	bl	80105c6 <remove_chain>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8011c0e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d136      	bne.n	8011c84 <f_open+0x2c0>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8011c16:	f107 0320 	add.w	r3, r7, #32
 8011c1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c1e:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8011c22:	3a01      	subs	r2, #1
 8011c24:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
						res = move_window(dj.fs, dw);
 8011c28:	f107 0320 	add.w	r3, r7, #32
 8011c2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c30:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8011c34:	4618      	mov	r0, r3
 8011c36:	f7fe fa02 	bl	801003e <move_window>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011c40:	e020      	b.n	8011c84 <f_open+0x2c0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8011c42:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d11c      	bne.n	8011c84 <f_open+0x2c0>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8011c4a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011c4e:	330b      	adds	r3, #11
 8011c50:	781b      	ldrb	r3, [r3, #0]
 8011c52:	f003 0310 	and.w	r3, r3, #16
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d003      	beq.n	8011c62 <f_open+0x29e>
					res = FR_NO_FILE;
 8011c5a:	2304      	movs	r3, #4
 8011c5c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011c60:	e010      	b.n	8011c84 <f_open+0x2c0>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8011c62:	1dfb      	adds	r3, r7, #7
 8011c64:	781b      	ldrb	r3, [r3, #0]
 8011c66:	f003 0302 	and.w	r3, r3, #2
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d00a      	beq.n	8011c84 <f_open+0x2c0>
 8011c6e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011c72:	330b      	adds	r3, #11
 8011c74:	781b      	ldrb	r3, [r3, #0]
 8011c76:	f003 0301 	and.w	r3, r3, #1
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d002      	beq.n	8011c84 <f_open+0x2c0>
						res = FR_DENIED;
 8011c7e:	2307      	movs	r3, #7
 8011c80:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8011c84:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d13d      	bne.n	8011d08 <f_open+0x344>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011c8c:	1dfb      	adds	r3, r7, #7
 8011c8e:	781b      	ldrb	r3, [r3, #0]
 8011c90:	f003 0308 	and.w	r3, r3, #8
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d005      	beq.n	8011ca4 <f_open+0x2e0>
				mode |= FA__WRITTEN;
 8011c98:	1dfb      	adds	r3, r7, #7
 8011c9a:	1dfa      	adds	r2, r7, #7
 8011c9c:	7812      	ldrb	r2, [r2, #0]
 8011c9e:	f042 0220 	orr.w	r2, r2, #32
 8011ca2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8011ca4:	f107 0320 	add.w	r3, r7, #32
 8011ca8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011cac:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8011cb0:	f107 030c 	add.w	r3, r7, #12
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8011cba:	f107 030c 	add.w	r3, r7, #12
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8011cc4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011cc8:	1dfb      	adds	r3, r7, #7
 8011cca:	781b      	ldrb	r3, [r3, #0]
 8011ccc:	f023 0301 	bic.w	r3, r3, #1
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	bf14      	ite	ne
 8011cd4:	2301      	movne	r3, #1
 8011cd6:	2300      	moveq	r3, #0
 8011cd8:	b2db      	uxtb	r3, r3
 8011cda:	461a      	mov	r2, r3
 8011cdc:	f107 0320 	add.w	r3, r7, #32
 8011ce0:	4611      	mov	r1, r2
 8011ce2:	4618      	mov	r0, r3
 8011ce4:	f7fe f83e 	bl	800fd64 <inc_lock>
 8011ce8:	4602      	mov	r2, r0
 8011cea:	f107 030c 	add.w	r3, r7, #12
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8011cf4:	f107 030c 	add.w	r3, r7, #12
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d102      	bne.n	8011d08 <f_open+0x344>
 8011d02:	2302      	movs	r3, #2
 8011d04:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8011d08:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d15d      	bne.n	8011dcc <f_open+0x408>
			fp->flag = mode;					/* File access mode */
 8011d10:	f107 030c 	add.w	r3, r7, #12
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	1dfa      	adds	r2, r7, #7
 8011d18:	7812      	ldrb	r2, [r2, #0]
 8011d1a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8011d1e:	f107 030c 	add.w	r3, r7, #12
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	2200      	movs	r2, #0
 8011d26:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8011d2a:	f107 0320 	add.w	r3, r7, #32
 8011d2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011d32:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011d36:	4618      	mov	r0, r3
 8011d38:	f7fe ff45 	bl	8010bc6 <ld_clust>
 8011d3c:	4602      	mov	r2, r0
 8011d3e:	f107 030c 	add.w	r3, r7, #12
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8011d48:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011d4c:	331f      	adds	r3, #31
 8011d4e:	781b      	ldrb	r3, [r3, #0]
 8011d50:	061a      	lsls	r2, r3, #24
 8011d52:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011d56:	331e      	adds	r3, #30
 8011d58:	781b      	ldrb	r3, [r3, #0]
 8011d5a:	041b      	lsls	r3, r3, #16
 8011d5c:	4313      	orrs	r3, r2
 8011d5e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8011d62:	321d      	adds	r2, #29
 8011d64:	7812      	ldrb	r2, [r2, #0]
 8011d66:	0212      	lsls	r2, r2, #8
 8011d68:	4313      	orrs	r3, r2
 8011d6a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8011d6e:	321c      	adds	r2, #28
 8011d70:	7812      	ldrb	r2, [r2, #0]
 8011d72:	431a      	orrs	r2, r3
 8011d74:	f107 030c 	add.w	r3, r7, #12
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8011d7e:	f107 030c 	add.w	r3, r7, #12
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	2200      	movs	r2, #0
 8011d86:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8011d8a:	f107 030c 	add.w	r3, r7, #12
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	2200      	movs	r2, #0
 8011d92:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8011d96:	f107 030c 	add.w	r3, r7, #12
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8011da2:	f107 0320 	add.w	r3, r7, #32
 8011da6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011daa:	f107 030c 	add.w	r3, r7, #12
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8011db4:	f107 030c 	add.w	r3, r7, #12
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011dbe:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8011dc2:	f107 030c 	add.w	r3, r7, #12
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8011dcc:	f107 0320 	add.w	r3, r7, #32
 8011dd0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011dd4:	f897 224f 	ldrb.w	r2, [r7, #591]	; 0x24f
 8011dd8:	4611      	mov	r1, r2
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f7fd ff13 	bl	800fc06 <unlock_fs>
 8011de0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8011de4:	4618      	mov	r0, r3
 8011de6:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8011dea:	46bd      	mov	sp, r7
 8011dec:	bd80      	pop	{r7, pc}

08011dee <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011dee:	b580      	push	{r7, lr}
 8011df0:	b08a      	sub	sp, #40	; 0x28
 8011df2:	af00      	add	r7, sp, #0
 8011df4:	60f8      	str	r0, [r7, #12]
 8011df6:	60b9      	str	r1, [r7, #8]
 8011df8:	607a      	str	r2, [r7, #4]
 8011dfa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8011dfc:	68bb      	ldr	r3, [r7, #8]
 8011dfe:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	2200      	movs	r2, #0
 8011e04:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8011e06:	68f8      	ldr	r0, [r7, #12]
 8011e08:	f7ff fd36 	bl	8011878 <validate>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8011e10:	7dfb      	ldrb	r3, [r7, #23]
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d009      	beq.n	8011e2a <f_write+0x3c>
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011e1c:	7dfa      	ldrb	r2, [r7, #23]
 8011e1e:	4611      	mov	r1, r2
 8011e20:	4618      	mov	r0, r3
 8011e22:	f7fd fef0 	bl	800fc06 <unlock_fs>
 8011e26:	7dfb      	ldrb	r3, [r7, #23]
 8011e28:	e1d4      	b.n	80121d4 <f_write+0x3e6>
	if (fp->err)							/* Check error */
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d00d      	beq.n	8011e50 <f_write+0x62>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011e40:	4619      	mov	r1, r3
 8011e42:	4610      	mov	r0, r2
 8011e44:	f7fd fedf 	bl	800fc06 <unlock_fs>
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011e4e:	e1c1      	b.n	80121d4 <f_write+0x3e6>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011e56:	f003 0302 	and.w	r3, r3, #2
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d108      	bne.n	8011e70 <f_write+0x82>
		LEAVE_FF(fp->fs, FR_DENIED);
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011e64:	2107      	movs	r1, #7
 8011e66:	4618      	mov	r0, r3
 8011e68:	f7fd fecd 	bl	800fc06 <unlock_fs>
 8011e6c:	2307      	movs	r3, #7
 8011e6e:	e1b1      	b.n	80121d4 <f_write+0x3e6>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	441a      	add	r2, r3
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011e80:	429a      	cmp	r2, r3
 8011e82:	f080 8182 	bcs.w	801218a <f_write+0x39c>
 8011e86:	2300      	movs	r3, #0
 8011e88:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8011e8a:	e17e      	b.n	801218a <f_write+0x39c>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	f040 813e 	bne.w	8012118 <f_write+0x32a>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011ea2:	0a5b      	lsrs	r3, r3, #9
 8011ea4:	b2da      	uxtb	r2, r3
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011eac:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011eb0:	3b01      	subs	r3, #1
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	4013      	ands	r3, r2
 8011eb6:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8011eb8:	7dbb      	ldrb	r3, [r7, #22]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d15f      	bne.n	8011f7e <f_write+0x190>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d10f      	bne.n	8011ee8 <f_write+0xfa>
					clst = fp->sclust;		/* Follow from the origin */
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011ece:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8011ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d121      	bne.n	8011f1a <f_write+0x12c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011edc:	2100      	movs	r1, #0
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7fe fbcb 	bl	801067a <create_chain>
 8011ee4:	6278      	str	r0, [r7, #36]	; 0x24
 8011ee6:	e018      	b.n	8011f1a <f_write+0x12c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d008      	beq.n	8011f04 <f_write+0x116>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011ef8:	4619      	mov	r1, r3
 8011efa:	68f8      	ldr	r0, [r7, #12]
 8011efc:	f7fe fc5a 	bl	80107b4 <clmt_clust>
 8011f00:	6278      	str	r0, [r7, #36]	; 0x24
 8011f02:	e00a      	b.n	8011f1a <f_write+0x12c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011f10:	4619      	mov	r1, r3
 8011f12:	4610      	mov	r0, r2
 8011f14:	f7fe fbb1 	bl	801067a <create_chain>
 8011f18:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	f000 8139 	beq.w	8012194 <f_write+0x3a6>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8011f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f24:	2b01      	cmp	r3, #1
 8011f26:	d10c      	bne.n	8011f42 <f_write+0x154>
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	2202      	movs	r2, #2
 8011f2c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f36:	2102      	movs	r1, #2
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f7fd fe64 	bl	800fc06 <unlock_fs>
 8011f3e:	2302      	movs	r3, #2
 8011f40:	e148      	b.n	80121d4 <f_write+0x3e6>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8011f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f48:	d10c      	bne.n	8011f64 <f_write+0x176>
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	2201      	movs	r2, #1
 8011f4e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f58:	2101      	movs	r1, #1
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f7fd fe53 	bl	800fc06 <unlock_fs>
 8011f60:	2301      	movs	r3, #1
 8011f62:	e137      	b.n	80121d4 <f_write+0x3e6>
				fp->clust = clst;			/* Update current cluster */
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d103      	bne.n	8011f7e <f_write+0x190>
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f7a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d024      	beq.n	8011fd6 <f_write+0x1e8>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f92:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011f96:	68f9      	ldr	r1, [r7, #12]
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011f9e:	2301      	movs	r3, #1
 8011fa0:	f7fd fd6c 	bl	800fa7c <disk_write>
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d00c      	beq.n	8011fc4 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	2201      	movs	r2, #1
 8011fae:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011fb8:	2101      	movs	r1, #1
 8011fba:	4618      	mov	r0, r3
 8011fbc:	f7fd fe23 	bl	800fc06 <unlock_fs>
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	e107      	b.n	80121d4 <f_write+0x3e6>
				fp->flag &= ~FA__DIRTY;
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011fca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011fce:	b2da      	uxtb	r2, r3
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011fe2:	4619      	mov	r1, r3
 8011fe4:	4610      	mov	r0, r2
 8011fe6:	f7fe f905 	bl	80101f4 <clust2sect>
 8011fea:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8011fec:	693b      	ldr	r3, [r7, #16]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d10c      	bne.n	801200c <f_write+0x21e>
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	2202      	movs	r2, #2
 8011ff6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012000:	2102      	movs	r1, #2
 8012002:	4618      	mov	r0, r3
 8012004:	f7fd fdff 	bl	800fc06 <unlock_fs>
 8012008:	2302      	movs	r3, #2
 801200a:	e0e3      	b.n	80121d4 <f_write+0x3e6>
			sect += csect;
 801200c:	7dbb      	ldrb	r3, [r7, #22]
 801200e:	693a      	ldr	r2, [r7, #16]
 8012010:	4413      	add	r3, r2
 8012012:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	0a5b      	lsrs	r3, r3, #9
 8012018:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801201a:	69fb      	ldr	r3, [r7, #28]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d04f      	beq.n	80120c0 <f_write+0x2d2>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8012020:	7dba      	ldrb	r2, [r7, #22]
 8012022:	69fb      	ldr	r3, [r7, #28]
 8012024:	4413      	add	r3, r2
 8012026:	68fa      	ldr	r2, [r7, #12]
 8012028:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 801202c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8012030:	4293      	cmp	r3, r2
 8012032:	d908      	bls.n	8012046 <f_write+0x258>
					cc = fp->fs->csize - csect;
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801203a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 801203e:	461a      	mov	r2, r3
 8012040:	7dbb      	ldrb	r3, [r7, #22]
 8012042:	1ad3      	subs	r3, r2, r3
 8012044:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801204c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8012050:	69fb      	ldr	r3, [r7, #28]
 8012052:	693a      	ldr	r2, [r7, #16]
 8012054:	69b9      	ldr	r1, [r7, #24]
 8012056:	f7fd fd11 	bl	800fa7c <disk_write>
 801205a:	4603      	mov	r3, r0
 801205c:	2b00      	cmp	r3, #0
 801205e:	d00c      	beq.n	801207a <f_write+0x28c>
					ABORT(fp->fs, FR_DISK_ERR);
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	2201      	movs	r2, #1
 8012064:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801206e:	2101      	movs	r1, #1
 8012070:	4618      	mov	r0, r3
 8012072:	f7fd fdc8 	bl	800fc06 <unlock_fs>
 8012076:	2301      	movs	r3, #1
 8012078:	e0ac      	b.n	80121d4 <f_write+0x3e6>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8012080:	693b      	ldr	r3, [r7, #16]
 8012082:	1ad3      	subs	r3, r2, r3
 8012084:	69fa      	ldr	r2, [r7, #28]
 8012086:	429a      	cmp	r2, r3
 8012088:	d916      	bls.n	80120b8 <f_write+0x2ca>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 801208a:	68f8      	ldr	r0, [r7, #12]
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	1ad3      	subs	r3, r2, r3
 8012096:	025b      	lsls	r3, r3, #9
 8012098:	69ba      	ldr	r2, [r7, #24]
 801209a:	4413      	add	r3, r2
 801209c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80120a0:	4619      	mov	r1, r3
 80120a2:	f7fd fd29 	bl	800faf8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80120ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80120b0:	b2da      	uxtb	r2, r3
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80120b8:	69fb      	ldr	r3, [r7, #28]
 80120ba:	025b      	lsls	r3, r3, #9
 80120bc:	623b      	str	r3, [r7, #32]
				continue;
 80120be:	e04e      	b.n	801215e <f_write+0x370>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80120c6:	693a      	ldr	r2, [r7, #16]
 80120c8:	429a      	cmp	r2, r3
 80120ca:	d021      	beq.n	8012110 <f_write+0x322>
				if (fp->fptr < fp->fsize &&
 80120cc:	68fb      	ldr	r3, [r7, #12]
 80120ce:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80120d8:	429a      	cmp	r2, r3
 80120da:	d219      	bcs.n	8012110 <f_write+0x322>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80120e2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80120e6:	68f9      	ldr	r1, [r7, #12]
 80120e8:	2301      	movs	r3, #1
 80120ea:	693a      	ldr	r2, [r7, #16]
 80120ec:	f7fd fca6 	bl	800fa3c <disk_read>
 80120f0:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d00c      	beq.n	8012110 <f_write+0x322>
						ABORT(fp->fs, FR_DISK_ERR);
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	2201      	movs	r2, #1
 80120fa:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012104:	2101      	movs	r1, #1
 8012106:	4618      	mov	r0, r3
 8012108:	f7fd fd7d 	bl	800fc06 <unlock_fs>
 801210c:	2301      	movs	r3, #1
 801210e:	e061      	b.n	80121d4 <f_write+0x3e6>
			}
#endif
			fp->dsect = sect;
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	693a      	ldr	r2, [r7, #16]
 8012114:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 801211e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012122:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8012126:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8012128:	6a3a      	ldr	r2, [r7, #32]
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	429a      	cmp	r2, r3
 801212e:	d901      	bls.n	8012134 <f_write+0x346>
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 801213a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801213e:	68fa      	ldr	r2, [r7, #12]
 8012140:	4413      	add	r3, r2
 8012142:	6a3a      	ldr	r2, [r7, #32]
 8012144:	69b9      	ldr	r1, [r7, #24]
 8012146:	4618      	mov	r0, r3
 8012148:	f7fd fcd6 	bl	800faf8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8012152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012156:	b2da      	uxtb	r2, r3
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 801215e:	69ba      	ldr	r2, [r7, #24]
 8012160:	6a3b      	ldr	r3, [r7, #32]
 8012162:	4413      	add	r3, r2
 8012164:	61bb      	str	r3, [r7, #24]
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801216c:	6a3b      	ldr	r3, [r7, #32]
 801216e:	441a      	add	r2, r3
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8012176:	683b      	ldr	r3, [r7, #0]
 8012178:	681a      	ldr	r2, [r3, #0]
 801217a:	6a3b      	ldr	r3, [r7, #32]
 801217c:	441a      	add	r2, r3
 801217e:	683b      	ldr	r3, [r7, #0]
 8012180:	601a      	str	r2, [r3, #0]
 8012182:	687a      	ldr	r2, [r7, #4]
 8012184:	6a3b      	ldr	r3, [r7, #32]
 8012186:	1ad3      	subs	r3, r2, r3
 8012188:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	2b00      	cmp	r3, #0
 801218e:	f47f ae7d 	bne.w	8011e8c <f_write+0x9e>
 8012192:	e000      	b.n	8012196 <f_write+0x3a8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012194:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80121a2:	429a      	cmp	r2, r3
 80121a4:	d905      	bls.n	80121b2 <f_write+0x3c4>
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80121b8:	f043 0320 	orr.w	r3, r3, #32
 80121bc:	b2da      	uxtb	r2, r3
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80121ca:	2100      	movs	r1, #0
 80121cc:	4618      	mov	r0, r3
 80121ce:	f7fd fd1a 	bl	800fc06 <unlock_fs>
 80121d2:	2300      	movs	r3, #0
}
 80121d4:	4618      	mov	r0, r3
 80121d6:	3728      	adds	r7, #40	; 0x28
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}

080121dc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b086      	sub	sp, #24
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80121e4:	6878      	ldr	r0, [r7, #4]
 80121e6:	f7ff fb47 	bl	8011878 <validate>
 80121ea:	4603      	mov	r3, r0
 80121ec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80121ee:	7dfb      	ldrb	r3, [r7, #23]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	f040 80af 	bne.w	8012354 <f_sync+0x178>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80121fc:	f003 0320 	and.w	r3, r3, #32
 8012200:	2b00      	cmp	r3, #0
 8012202:	f000 80a7 	beq.w	8012354 <f_sync+0x178>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801220c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012210:	2b00      	cmp	r3, #0
 8012212:	d020      	beq.n	8012256 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801221a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801221e:	6879      	ldr	r1, [r7, #4]
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8012226:	2301      	movs	r3, #1
 8012228:	f7fd fc28 	bl	800fa7c <disk_write>
 801222c:	4603      	mov	r3, r0
 801222e:	2b00      	cmp	r3, #0
 8012230:	d008      	beq.n	8012244 <f_sync+0x68>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012238:	2101      	movs	r1, #1
 801223a:	4618      	mov	r0, r3
 801223c:	f7fd fce3 	bl	800fc06 <unlock_fs>
 8012240:	2301      	movs	r3, #1
 8012242:	e090      	b.n	8012366 <f_sync+0x18a>
				fp->flag &= ~FA__DIRTY;
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801224a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801224e:	b2da      	uxtb	r2, r3
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8012262:	4619      	mov	r1, r3
 8012264:	4610      	mov	r0, r2
 8012266:	f7fd feea 	bl	801003e <move_window>
 801226a:	4603      	mov	r3, r0
 801226c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 801226e:	7dfb      	ldrb	r3, [r7, #23]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d16f      	bne.n	8012354 <f_sync+0x178>
				dir = fp->dir_ptr;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801227a:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 801227c:	693b      	ldr	r3, [r7, #16]
 801227e:	330b      	adds	r3, #11
 8012280:	781a      	ldrb	r2, [r3, #0]
 8012282:	693b      	ldr	r3, [r7, #16]
 8012284:	330b      	adds	r3, #11
 8012286:	f042 0220 	orr.w	r2, r2, #32
 801228a:	b2d2      	uxtb	r2, r2
 801228c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8012294:	693b      	ldr	r3, [r7, #16]
 8012296:	331c      	adds	r3, #28
 8012298:	b2d2      	uxtb	r2, r2
 801229a:	701a      	strb	r2, [r3, #0]
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	0a1b      	lsrs	r3, r3, #8
 80122a6:	b29a      	uxth	r2, r3
 80122a8:	693b      	ldr	r3, [r7, #16]
 80122aa:	331d      	adds	r3, #29
 80122ac:	b2d2      	uxtb	r2, r2
 80122ae:	701a      	strb	r2, [r3, #0]
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80122b6:	0c1a      	lsrs	r2, r3, #16
 80122b8:	693b      	ldr	r3, [r7, #16]
 80122ba:	331e      	adds	r3, #30
 80122bc:	b2d2      	uxtb	r2, r2
 80122be:	701a      	strb	r2, [r3, #0]
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80122c6:	0e1a      	lsrs	r2, r3, #24
 80122c8:	693b      	ldr	r3, [r7, #16]
 80122ca:	331f      	adds	r3, #31
 80122cc:	b2d2      	uxtb	r2, r2
 80122ce:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80122d6:	4619      	mov	r1, r3
 80122d8:	6938      	ldr	r0, [r7, #16]
 80122da:	f7fe fca1 	bl	8010c20 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 80122de:	f7fa fad5 	bl	800c88c <get_fattime>
 80122e2:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	3316      	adds	r3, #22
 80122e8:	68fa      	ldr	r2, [r7, #12]
 80122ea:	b2d2      	uxtb	r2, r2
 80122ec:	701a      	strb	r2, [r3, #0]
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	b29b      	uxth	r3, r3
 80122f2:	0a1b      	lsrs	r3, r3, #8
 80122f4:	b29a      	uxth	r2, r3
 80122f6:	693b      	ldr	r3, [r7, #16]
 80122f8:	3317      	adds	r3, #23
 80122fa:	b2d2      	uxtb	r2, r2
 80122fc:	701a      	strb	r2, [r3, #0]
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	0c1a      	lsrs	r2, r3, #16
 8012302:	693b      	ldr	r3, [r7, #16]
 8012304:	3318      	adds	r3, #24
 8012306:	b2d2      	uxtb	r2, r2
 8012308:	701a      	strb	r2, [r3, #0]
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	0e1a      	lsrs	r2, r3, #24
 801230e:	693b      	ldr	r3, [r7, #16]
 8012310:	3319      	adds	r3, #25
 8012312:	b2d2      	uxtb	r2, r2
 8012314:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8012316:	693b      	ldr	r3, [r7, #16]
 8012318:	3312      	adds	r3, #18
 801231a:	2200      	movs	r2, #0
 801231c:	701a      	strb	r2, [r3, #0]
 801231e:	693b      	ldr	r3, [r7, #16]
 8012320:	3313      	adds	r3, #19
 8012322:	2200      	movs	r2, #0
 8012324:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801232c:	f023 0320 	bic.w	r3, r3, #32
 8012330:	b2da      	uxtb	r2, r3
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801233e:	2201      	movs	r2, #1
 8012340:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801234a:	4618      	mov	r0, r3
 801234c:	f7fd fea5 	bl	801009a <sync_fs>
 8012350:	4603      	mov	r3, r0
 8012352:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801235a:	7dfa      	ldrb	r2, [r7, #23]
 801235c:	4611      	mov	r1, r2
 801235e:	4618      	mov	r0, r3
 8012360:	f7fd fc51 	bl	800fc06 <unlock_fs>
 8012364:	7dfb      	ldrb	r3, [r7, #23]
}
 8012366:	4618      	mov	r0, r3
 8012368:	3718      	adds	r7, #24
 801236a:	46bd      	mov	sp, r7
 801236c:	bd80      	pop	{r7, pc}

0801236e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 801236e:	b580      	push	{r7, lr}
 8012370:	b084      	sub	sp, #16
 8012372:	af00      	add	r7, sp, #0
 8012374:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f7ff ff30 	bl	80121dc <f_sync>
 801237c:	4603      	mov	r3, r0
 801237e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012380:	7bfb      	ldrb	r3, [r7, #15]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d11e      	bne.n	80123c4 <f_close+0x56>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f7ff fa76 	bl	8011878 <validate>
 801238c:	4603      	mov	r3, r0
 801238e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012390:	7bfb      	ldrb	r3, [r7, #15]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d116      	bne.n	80123c4 <f_close+0x56>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801239c:	60bb      	str	r3, [r7, #8]
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7fd fd93 	bl	800fed0 <dec_lock>
 80123aa:	4603      	mov	r3, r0
 80123ac:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80123ae:	7bfb      	ldrb	r3, [r7, #15]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d103      	bne.n	80123bc <f_close+0x4e>
#endif
				fp->fs = 0;				/* Invalidate file object */
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	2200      	movs	r2, #0
 80123b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80123bc:	2100      	movs	r1, #0
 80123be:	68b8      	ldr	r0, [r7, #8]
 80123c0:	f7fd fc21 	bl	800fc06 <unlock_fs>
#endif
		}
	}
	return res;
 80123c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80123c6:	4618      	mov	r0, r3
 80123c8:	3710      	adds	r7, #16
 80123ca:	46bd      	mov	sp, r7
 80123cc:	bd80      	pop	{r7, pc}

080123ce <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80123ce:	b580      	push	{r7, lr}
 80123d0:	b088      	sub	sp, #32
 80123d2:	af00      	add	r7, sp, #0
 80123d4:	6078      	str	r0, [r7, #4]
 80123d6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d101      	bne.n	80123e2 <f_opendir+0x14>
 80123de:	2309      	movs	r3, #9
 80123e0:	e079      	b.n	80124d6 <f_opendir+0x108>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 80123e2:	4639      	mov	r1, r7
 80123e4:	f107 0318 	add.w	r3, r7, #24
 80123e8:	2200      	movs	r2, #0
 80123ea:	4618      	mov	r0, r3
 80123ec:	f7fe ff72 	bl	80112d4 <find_volume>
 80123f0:	4603      	mov	r3, r0
 80123f2:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) {
 80123f4:	7ffb      	ldrb	r3, [r7, #31]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d15f      	bne.n	80124ba <f_opendir+0xec>
		dp->fs = fs;
 80123fa:	69ba      	ldr	r2, [r7, #24]
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		INIT_BUF(*dp);
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	f107 020c 	add.w	r2, r7, #12
 8012408:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801240c:	683b      	ldr	r3, [r7, #0]
 801240e:	4619      	mov	r1, r3
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f7fe fe43 	bl	801109c <follow_path>
 8012416:	4603      	mov	r3, r0
 8012418:	77fb      	strb	r3, [r7, #31]
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 801241a:	7ffb      	ldrb	r3, [r7, #31]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d147      	bne.n	80124b0 <f_opendir+0xe2>
			if (dp->dir) {						/* It is not the origin directory itself */
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012426:	2b00      	cmp	r3, #0
 8012428:	d017      	beq.n	801245a <f_opendir+0x8c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012430:	330b      	adds	r3, #11
 8012432:	781b      	ldrb	r3, [r3, #0]
 8012434:	f003 0310 	and.w	r3, r3, #16
 8012438:	2b00      	cmp	r3, #0
 801243a:	d00c      	beq.n	8012456 <f_opendir+0x88>
					dp->sclust = ld_clust(fs, dp->dir);
 801243c:	69ba      	ldr	r2, [r7, #24]
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012444:	4619      	mov	r1, r3
 8012446:	4610      	mov	r0, r2
 8012448:	f7fe fbbd 	bl	8010bc6 <ld_clust>
 801244c:	4602      	mov	r2, r0
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8012454:	e001      	b.n	801245a <f_opendir+0x8c>
				else							/* The object is a file */
					res = FR_NO_PATH;
 8012456:	2305      	movs	r3, #5
 8012458:	77fb      	strb	r3, [r7, #31]
			}
			if (res == FR_OK) {
 801245a:	7ffb      	ldrb	r3, [r7, #31]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d127      	bne.n	80124b0 <f_opendir+0xe2>
				dp->id = fs->id;
 8012460:	69bb      	ldr	r3, [r7, #24]
 8012462:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801246c:	2100      	movs	r1, #0
 801246e:	6878      	ldr	r0, [r7, #4]
 8012470:	f7fe f9d4 	bl	801081c <dir_sdi>
 8012474:	4603      	mov	r3, r0
 8012476:	77fb      	strb	r3, [r7, #31]
#if _FS_LOCK
				if (res == FR_OK) {
 8012478:	7ffb      	ldrb	r3, [r7, #31]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d118      	bne.n	80124b0 <f_opendir+0xe2>
					if (dp->sclust) {
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8012484:	2b00      	cmp	r3, #0
 8012486:	d00f      	beq.n	80124a8 <f_opendir+0xda>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8012488:	2100      	movs	r1, #0
 801248a:	6878      	ldr	r0, [r7, #4]
 801248c:	f7fd fc6a 	bl	800fd64 <inc_lock>
 8012490:	4602      	mov	r2, r0
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
						if (!dp->lockid)
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d106      	bne.n	80124b0 <f_opendir+0xe2>
							res = FR_TOO_MANY_OPEN_FILES;
 80124a2:	2312      	movs	r3, #18
 80124a4:	77fb      	strb	r3, [r7, #31]
 80124a6:	e003      	b.n	80124b0 <f_opendir+0xe2>
					} else {
						dp->lockid = 0;	/* Root directory need not to be locked */
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	2200      	movs	r2, #0
 80124ac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80124b0:	7ffb      	ldrb	r3, [r7, #31]
 80124b2:	2b04      	cmp	r3, #4
 80124b4:	d101      	bne.n	80124ba <f_opendir+0xec>
 80124b6:	2305      	movs	r3, #5
 80124b8:	77fb      	strb	r3, [r7, #31]
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 80124ba:	7ffb      	ldrb	r3, [r7, #31]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d003      	beq.n	80124c8 <f_opendir+0xfa>
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2200      	movs	r2, #0
 80124c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	LEAVE_FF(fs, res);
 80124c8:	69bb      	ldr	r3, [r7, #24]
 80124ca:	7ffa      	ldrb	r2, [r7, #31]
 80124cc:	4611      	mov	r1, r2
 80124ce:	4618      	mov	r0, r3
 80124d0:	f7fd fb99 	bl	800fc06 <unlock_fs>
 80124d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80124d6:	4618      	mov	r0, r3
 80124d8:	3720      	adds	r7, #32
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}

080124de <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80124de:	b580      	push	{r7, lr}
 80124e0:	b084      	sub	sp, #16
 80124e2:	af00      	add	r7, sp, #0
 80124e4:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = validate(dp);
 80124e6:	6878      	ldr	r0, [r7, #4]
 80124e8:	f7ff f9c6 	bl	8011878 <validate>
 80124ec:	4603      	mov	r3, r0
 80124ee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80124f0:	7bfb      	ldrb	r3, [r7, #15]
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d11b      	bne.n	801252e <f_closedir+0x50>
#if _FS_REENTRANT
		FATFS *fs = dp->fs;
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80124fc:	60bb      	str	r3, [r7, #8]
#endif
#if _FS_LOCK
		if (dp->lockid)				/* Decrement sub-directory open counter */
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8012504:	2b00      	cmp	r3, #0
 8012506:	d007      	beq.n	8012518 <f_closedir+0x3a>
			res = dec_lock(dp->lockid);
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 801250e:	4618      	mov	r0, r3
 8012510:	f7fd fcde 	bl	800fed0 <dec_lock>
 8012514:	4603      	mov	r3, r0
 8012516:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK)
 8012518:	7bfb      	ldrb	r3, [r7, #15]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d103      	bne.n	8012526 <f_closedir+0x48>
#endif
			dp->fs = 0;				/* Invalidate directory object */
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	2200      	movs	r2, #0
 8012522:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8012526:	2100      	movs	r1, #0
 8012528:	68b8      	ldr	r0, [r7, #8]
 801252a:	f7fd fb6c 	bl	800fc06 <unlock_fs>
#endif
	}
	return res;
 801252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012530:	4618      	mov	r0, r3
 8012532:	3710      	adds	r7, #16
 8012534:	46bd      	mov	sp, r7
 8012536:	bd80      	pop	{r7, pc}

08012538 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b086      	sub	sp, #24
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
 8012540:	6039      	str	r1, [r7, #0]
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 8012542:	6878      	ldr	r0, [r7, #4]
 8012544:	f7ff f998 	bl	8011878 <validate>
 8012548:	4603      	mov	r3, r0
 801254a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801254c:	7dfb      	ldrb	r3, [r7, #23]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d133      	bne.n	80125ba <f_readdir+0x82>
		if (!fno) {
 8012552:	683b      	ldr	r3, [r7, #0]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d106      	bne.n	8012566 <f_readdir+0x2e>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8012558:	2100      	movs	r1, #0
 801255a:	6878      	ldr	r0, [r7, #4]
 801255c:	f7fe f95e 	bl	801081c <dir_sdi>
 8012560:	4603      	mov	r3, r0
 8012562:	75fb      	strb	r3, [r7, #23]
 8012564:	e029      	b.n	80125ba <f_readdir+0x82>
		} else {
			INIT_BUF(*dp);
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	f107 0208 	add.w	r2, r7, #8
 801256c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 8012570:	2100      	movs	r1, #0
 8012572:	6878      	ldr	r0, [r7, #4]
 8012574:	f7fe fbc9 	bl	8010d0a <dir_read>
 8012578:	4603      	mov	r3, r0
 801257a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 801257c:	7dfb      	ldrb	r3, [r7, #23]
 801257e:	2b04      	cmp	r3, #4
 8012580:	d105      	bne.n	801258e <f_readdir+0x56>
				dp->sect = 0;
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2200      	movs	r2, #0
 8012586:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				res = FR_OK;
 801258a:	2300      	movs	r3, #0
 801258c:	75fb      	strb	r3, [r7, #23]
			}
			if (res == FR_OK) {				/* A valid entry is found */
 801258e:	7dfb      	ldrb	r3, [r7, #23]
 8012590:	2b00      	cmp	r3, #0
 8012592:	d112      	bne.n	80125ba <f_readdir+0x82>
				get_fileinfo(dp, fno);		/* Get the object information */
 8012594:	6839      	ldr	r1, [r7, #0]
 8012596:	6878      	ldr	r0, [r7, #4]
 8012598:	f7fe fc4f 	bl	8010e3a <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801259c:	2100      	movs	r1, #0
 801259e:	6878      	ldr	r0, [r7, #4]
 80125a0:	f7fe f9d0 	bl	8010944 <dir_next>
 80125a4:	4603      	mov	r3, r0
 80125a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) {
 80125a8:	7dfb      	ldrb	r3, [r7, #23]
 80125aa:	2b04      	cmp	r3, #4
 80125ac:	d105      	bne.n	80125ba <f_readdir+0x82>
					dp->sect = 0;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2200      	movs	r2, #0
 80125b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
					res = FR_OK;
 80125b6:	2300      	movs	r3, #0
 80125b8:	75fb      	strb	r3, [r7, #23]
			}
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80125c0:	7dfa      	ldrb	r2, [r7, #23]
 80125c2:	4611      	mov	r1, r2
 80125c4:	4618      	mov	r0, r3
 80125c6:	f7fd fb1e 	bl	800fc06 <unlock_fs>
 80125ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80125cc:	4618      	mov	r0, r3
 80125ce:	3718      	adds	r7, #24
 80125d0:	46bd      	mov	sp, r7
 80125d2:	bd80      	pop	{r7, pc}

080125d4 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 80125da:	af00      	add	r7, sp, #0
 80125dc:	1d3b      	adds	r3, r7, #4
 80125de:	6018      	str	r0, [r3, #0]
 80125e0:	463b      	mov	r3, r7
 80125e2:	6019      	str	r1, [r3, #0]
	DIR dj;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 0);
 80125e4:	1d39      	adds	r1, r7, #4
 80125e6:	f107 0314 	add.w	r3, r7, #20
 80125ea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80125ee:	2200      	movs	r2, #0
 80125f0:	4618      	mov	r0, r3
 80125f2:	f7fe fe6f 	bl	80112d4 <find_volume>
 80125f6:	4603      	mov	r3, r0
 80125f8:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
	if (res == FR_OK) {
 80125fc:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8012600:	2b00      	cmp	r3, #0
 8012602:	d129      	bne.n	8012658 <f_stat+0x84>
		INIT_BUF(dj);
 8012604:	f107 0314 	add.w	r3, r7, #20
 8012608:	f107 0208 	add.w	r2, r7, #8
 801260c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8012610:	1d3b      	adds	r3, r7, #4
 8012612:	681a      	ldr	r2, [r3, #0]
 8012614:	f107 0314 	add.w	r3, r7, #20
 8012618:	4611      	mov	r1, r2
 801261a:	4618      	mov	r0, r3
 801261c:	f7fe fd3e 	bl	801109c <follow_path>
 8012620:	4603      	mov	r3, r0
 8012622:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
		if (res == FR_OK) {				/* Follow completed */
 8012626:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 801262a:	2b00      	cmp	r3, #0
 801262c:	d114      	bne.n	8012658 <f_stat+0x84>
			if (dj.dir) {		/* Found an object */
 801262e:	f107 0314 	add.w	r3, r7, #20
 8012632:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012636:	2b00      	cmp	r3, #0
 8012638:	d00b      	beq.n	8012652 <f_stat+0x7e>
				if (fno) get_fileinfo(&dj, fno);
 801263a:	463b      	mov	r3, r7
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d00a      	beq.n	8012658 <f_stat+0x84>
 8012642:	463b      	mov	r3, r7
 8012644:	f107 0214 	add.w	r2, r7, #20
 8012648:	6819      	ldr	r1, [r3, #0]
 801264a:	4610      	mov	r0, r2
 801264c:	f7fe fbf5 	bl	8010e3a <get_fileinfo>
 8012650:	e002      	b.n	8012658 <f_stat+0x84>
			} else {			/* It is root directory */
				res = FR_INVALID_NAME;
 8012652:	2306      	movs	r3, #6
 8012654:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
			}
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
 8012658:	f107 0314 	add.w	r3, r7, #20
 801265c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012660:	f897 2237 	ldrb.w	r2, [r7, #567]	; 0x237
 8012664:	4611      	mov	r1, r2
 8012666:	4618      	mov	r0, r3
 8012668:	f7fd facd 	bl	800fc06 <unlock_fs>
 801266c:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
}
 8012670:	4618      	mov	r0, r3
 8012672:	f507 770e 	add.w	r7, r7, #568	; 0x238
 8012676:	46bd      	mov	sp, r7
 8012678:	bd80      	pop	{r7, pc}

0801267a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 801267a:	b580      	push	{r7, lr}
 801267c:	b08e      	sub	sp, #56	; 0x38
 801267e:	af00      	add	r7, sp, #0
 8012680:	60f8      	str	r0, [r7, #12]
 8012682:	60b9      	str	r1, [r7, #8]
 8012684:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8012686:	f107 030c 	add.w	r3, r7, #12
 801268a:	2200      	movs	r2, #0
 801268c:	4619      	mov	r1, r3
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f7fe fe20 	bl	80112d4 <find_volume>
 8012694:	4603      	mov	r3, r0
 8012696:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 80126a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	f040 80af 	bne.w	8012808 <f_getfree+0x18e>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 80126aa:	69fb      	ldr	r3, [r7, #28]
 80126ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80126b0:	69fb      	ldr	r3, [r7, #28]
 80126b2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80126b6:	3b02      	subs	r3, #2
 80126b8:	429a      	cmp	r2, r3
 80126ba:	d805      	bhi.n	80126c8 <f_getfree+0x4e>
			*nclst = fs->free_clust;
 80126bc:	69fb      	ldr	r3, [r7, #28]
 80126be:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80126c2:	68bb      	ldr	r3, [r7, #8]
 80126c4:	601a      	str	r2, [r3, #0]
 80126c6:	e09f      	b.n	8012808 <f_getfree+0x18e>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 80126c8:	69fb      	ldr	r3, [r7, #28]
 80126ca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80126ce:	76fb      	strb	r3, [r7, #27]
			n = 0;
 80126d0:	2300      	movs	r3, #0
 80126d2:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 80126d4:	7efb      	ldrb	r3, [r7, #27]
 80126d6:	2b01      	cmp	r3, #1
 80126d8:	d125      	bne.n	8012726 <f_getfree+0xac>
				clst = 2;
 80126da:	2302      	movs	r3, #2
 80126dc:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 80126de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80126e0:	69f8      	ldr	r0, [r7, #28]
 80126e2:	f7fd fda8 	bl	8010236 <get_fat>
 80126e6:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80126e8:	697b      	ldr	r3, [r7, #20]
 80126ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126ee:	d103      	bne.n	80126f8 <f_getfree+0x7e>
 80126f0:	2301      	movs	r3, #1
 80126f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80126f6:	e077      	b.n	80127e8 <f_getfree+0x16e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80126f8:	697b      	ldr	r3, [r7, #20]
 80126fa:	2b01      	cmp	r3, #1
 80126fc:	d103      	bne.n	8012706 <f_getfree+0x8c>
 80126fe:	2302      	movs	r3, #2
 8012700:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012704:	e070      	b.n	80127e8 <f_getfree+0x16e>
					if (stat == 0) n++;
 8012706:	697b      	ldr	r3, [r7, #20]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d102      	bne.n	8012712 <f_getfree+0x98>
 801270c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801270e:	3301      	adds	r3, #1
 8012710:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8012712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012714:	3301      	adds	r3, #1
 8012716:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012718:	69fb      	ldr	r3, [r7, #28]
 801271a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801271e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012720:	429a      	cmp	r2, r3
 8012722:	d3dc      	bcc.n	80126de <f_getfree+0x64>
 8012724:	e060      	b.n	80127e8 <f_getfree+0x16e>
			} else {
				clst = fs->n_fatent;
 8012726:	69fb      	ldr	r3, [r7, #28]
 8012728:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801272c:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 801272e:	69fb      	ldr	r3, [r7, #28]
 8012730:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012734:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8012736:	2300      	movs	r3, #0
 8012738:	627b      	str	r3, [r7, #36]	; 0x24
 801273a:	2300      	movs	r3, #0
 801273c:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 801273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012740:	2b00      	cmp	r3, #0
 8012742:	d112      	bne.n	801276a <f_getfree+0xf0>
						res = move_window(fs, sect++);
 8012744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012746:	1c5a      	adds	r2, r3, #1
 8012748:	62ba      	str	r2, [r7, #40]	; 0x28
 801274a:	4619      	mov	r1, r3
 801274c:	69f8      	ldr	r0, [r7, #28]
 801274e:	f7fd fc76 	bl	801003e <move_window>
 8012752:	4603      	mov	r3, r0
 8012754:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8012758:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801275c:	2b00      	cmp	r3, #0
 801275e:	d142      	bne.n	80127e6 <f_getfree+0x16c>
						p = fs->win.d8;
 8012760:	69fb      	ldr	r3, [r7, #28]
 8012762:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8012764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012768:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 801276a:	7efb      	ldrb	r3, [r7, #27]
 801276c:	2b02      	cmp	r3, #2
 801276e:	d115      	bne.n	801279c <f_getfree+0x122>
						if (LD_WORD(p) == 0) n++;
 8012770:	6a3b      	ldr	r3, [r7, #32]
 8012772:	3301      	adds	r3, #1
 8012774:	781b      	ldrb	r3, [r3, #0]
 8012776:	021b      	lsls	r3, r3, #8
 8012778:	b21a      	sxth	r2, r3
 801277a:	6a3b      	ldr	r3, [r7, #32]
 801277c:	781b      	ldrb	r3, [r3, #0]
 801277e:	b21b      	sxth	r3, r3
 8012780:	4313      	orrs	r3, r2
 8012782:	b21b      	sxth	r3, r3
 8012784:	2b00      	cmp	r3, #0
 8012786:	d102      	bne.n	801278e <f_getfree+0x114>
 8012788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801278a:	3301      	adds	r3, #1
 801278c:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 801278e:	6a3b      	ldr	r3, [r7, #32]
 8012790:	3302      	adds	r3, #2
 8012792:	623b      	str	r3, [r7, #32]
 8012794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012796:	3b02      	subs	r3, #2
 8012798:	627b      	str	r3, [r7, #36]	; 0x24
 801279a:	e01d      	b.n	80127d8 <f_getfree+0x15e>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 801279c:	6a3b      	ldr	r3, [r7, #32]
 801279e:	3303      	adds	r3, #3
 80127a0:	781b      	ldrb	r3, [r3, #0]
 80127a2:	061a      	lsls	r2, r3, #24
 80127a4:	6a3b      	ldr	r3, [r7, #32]
 80127a6:	3302      	adds	r3, #2
 80127a8:	781b      	ldrb	r3, [r3, #0]
 80127aa:	041b      	lsls	r3, r3, #16
 80127ac:	4313      	orrs	r3, r2
 80127ae:	6a3a      	ldr	r2, [r7, #32]
 80127b0:	3201      	adds	r2, #1
 80127b2:	7812      	ldrb	r2, [r2, #0]
 80127b4:	0212      	lsls	r2, r2, #8
 80127b6:	4313      	orrs	r3, r2
 80127b8:	6a3a      	ldr	r2, [r7, #32]
 80127ba:	7812      	ldrb	r2, [r2, #0]
 80127bc:	4313      	orrs	r3, r2
 80127be:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d102      	bne.n	80127cc <f_getfree+0x152>
 80127c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127c8:	3301      	adds	r3, #1
 80127ca:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 80127cc:	6a3b      	ldr	r3, [r7, #32]
 80127ce:	3304      	adds	r3, #4
 80127d0:	623b      	str	r3, [r7, #32]
 80127d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127d4:	3b04      	subs	r3, #4
 80127d6:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 80127d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127da:	3b01      	subs	r3, #1
 80127dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80127de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d1ac      	bne.n	801273e <f_getfree+0xc4>
 80127e4:	e000      	b.n	80127e8 <f_getfree+0x16e>
						if (res != FR_OK) break;
 80127e6:	bf00      	nop
			}
			fs->free_clust = n;
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80127ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			fs->fsi_flag |= 1;
 80127f0:	69fb      	ldr	r3, [r7, #28]
 80127f2:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80127f6:	f043 0301 	orr.w	r3, r3, #1
 80127fa:	b2da      	uxtb	r2, r3
 80127fc:	69fb      	ldr	r3, [r7, #28]
 80127fe:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
			*nclst = n;
 8012802:	68bb      	ldr	r3, [r7, #8]
 8012804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012806:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8012808:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801280c:	4619      	mov	r1, r3
 801280e:	69f8      	ldr	r0, [r7, #28]
 8012810:	f7fd f9f9 	bl	800fc06 <unlock_fs>
 8012814:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8012818:	4618      	mov	r0, r3
 801281a:	3738      	adds	r7, #56	; 0x38
 801281c:	46bd      	mov	sp, r7
 801281e:	bd80      	pop	{r7, pc}

08012820 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012820:	b480      	push	{r7}
 8012822:	b087      	sub	sp, #28
 8012824:	af00      	add	r7, sp, #0
 8012826:	60f8      	str	r0, [r7, #12]
 8012828:	60b9      	str	r1, [r7, #8]
 801282a:	4613      	mov	r3, r2
 801282c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801282e:	2301      	movs	r3, #1
 8012830:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012832:	2300      	movs	r3, #0
 8012834:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8012836:	4b1e      	ldr	r3, [pc, #120]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012838:	7a5b      	ldrb	r3, [r3, #9]
 801283a:	b2db      	uxtb	r3, r3
 801283c:	2b01      	cmp	r3, #1
 801283e:	d831      	bhi.n	80128a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012840:	4b1b      	ldr	r3, [pc, #108]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012842:	7a5b      	ldrb	r3, [r3, #9]
 8012844:	b2db      	uxtb	r3, r3
 8012846:	461a      	mov	r2, r3
 8012848:	4b19      	ldr	r3, [pc, #100]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 801284a:	2100      	movs	r1, #0
 801284c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 801284e:	4b18      	ldr	r3, [pc, #96]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012850:	7a5b      	ldrb	r3, [r3, #9]
 8012852:	b2db      	uxtb	r3, r3
 8012854:	4a16      	ldr	r2, [pc, #88]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012856:	009b      	lsls	r3, r3, #2
 8012858:	4413      	add	r3, r2
 801285a:	68fa      	ldr	r2, [r7, #12]
 801285c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 801285e:	4b14      	ldr	r3, [pc, #80]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012860:	7a5b      	ldrb	r3, [r3, #9]
 8012862:	b2db      	uxtb	r3, r3
 8012864:	461a      	mov	r2, r3
 8012866:	4b12      	ldr	r3, [pc, #72]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012868:	4413      	add	r3, r2
 801286a:	79fa      	ldrb	r2, [r7, #7]
 801286c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801286e:	4b10      	ldr	r3, [pc, #64]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 8012870:	7a5b      	ldrb	r3, [r3, #9]
 8012872:	b2db      	uxtb	r3, r3
 8012874:	1c5a      	adds	r2, r3, #1
 8012876:	b2d1      	uxtb	r1, r2
 8012878:	4a0d      	ldr	r2, [pc, #52]	; (80128b0 <FATFS_LinkDriverEx+0x90>)
 801287a:	7251      	strb	r1, [r2, #9]
 801287c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801287e:	7dbb      	ldrb	r3, [r7, #22]
 8012880:	3330      	adds	r3, #48	; 0x30
 8012882:	b2da      	uxtb	r2, r3
 8012884:	68bb      	ldr	r3, [r7, #8]
 8012886:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012888:	68bb      	ldr	r3, [r7, #8]
 801288a:	3301      	adds	r3, #1
 801288c:	223a      	movs	r2, #58	; 0x3a
 801288e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	3302      	adds	r3, #2
 8012894:	222f      	movs	r2, #47	; 0x2f
 8012896:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012898:	68bb      	ldr	r3, [r7, #8]
 801289a:	3303      	adds	r3, #3
 801289c:	2200      	movs	r2, #0
 801289e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80128a0:	2300      	movs	r3, #0
 80128a2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80128a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80128a6:	4618      	mov	r0, r3
 80128a8:	371c      	adds	r7, #28
 80128aa:	46bd      	mov	sp, r7
 80128ac:	bc80      	pop	{r7}
 80128ae:	4770      	bx	lr
 80128b0:	20005714 	.word	0x20005714

080128b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b082      	sub	sp, #8
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	6078      	str	r0, [r7, #4]
 80128bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80128be:	2200      	movs	r2, #0
 80128c0:	6839      	ldr	r1, [r7, #0]
 80128c2:	6878      	ldr	r0, [r7, #4]
 80128c4:	f7ff ffac 	bl	8012820 <FATFS_LinkDriverEx>
 80128c8:	4603      	mov	r3, r0
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3708      	adds	r7, #8
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}

080128d2 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 80128d2:	b480      	push	{r7}
 80128d4:	b083      	sub	sp, #12
 80128d6:	af00      	add	r7, sp, #0
 80128d8:	4603      	mov	r3, r0
 80128da:	71fb      	strb	r3, [r7, #7]
  return RES_OK;
 80128dc:	2300      	movs	r3, #0
}
 80128de:	4618      	mov	r0, r3
 80128e0:	370c      	adds	r7, #12
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bc80      	pop	{r7}
 80128e6:	4770      	bx	lr

080128e8 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b084      	sub	sp, #16
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	4603      	mov	r3, r0
 80128f0:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80128f2:	2301      	movs	r3, #1
 80128f4:	73fb      	strb	r3, [r7, #15]
  
  if(USBH_MSC_UnitIsReady(&HOST_HANDLE, lun))
 80128f6:	79fb      	ldrb	r3, [r7, #7]
 80128f8:	4619      	mov	r1, r3
 80128fa:	4808      	ldr	r0, [pc, #32]	; (801291c <USBH_status+0x34>)
 80128fc:	f7fa fd30 	bl	800d360 <USBH_MSC_UnitIsReady>
 8012900:	4603      	mov	r3, r0
 8012902:	2b00      	cmp	r3, #0
 8012904:	d002      	beq.n	801290c <USBH_status+0x24>
  {
    res = RES_OK;
 8012906:	2300      	movs	r3, #0
 8012908:	73fb      	strb	r3, [r7, #15]
 801290a:	e001      	b.n	8012910 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 801290c:	2301      	movs	r3, #1
 801290e:	73fb      	strb	r3, [r7, #15]
  }
  
  return res;
 8012910:	7bfb      	ldrb	r3, [r7, #15]
}
 8012912:	4618      	mov	r0, r3
 8012914:	3710      	adds	r7, #16
 8012916:	46bd      	mov	sp, r7
 8012918:	bd80      	pop	{r7, pc}
 801291a:	bf00      	nop
 801291c:	2000dda8 	.word	0x2000dda8

08012920 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b094      	sub	sp, #80	; 0x50
 8012924:	af02      	add	r7, sp, #8
 8012926:	60b9      	str	r1, [r7, #8]
 8012928:	607a      	str	r2, [r7, #4]
 801292a:	603b      	str	r3, [r7, #0]
 801292c:	4603      	mov	r3, r0
 801292e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012930:	2301      	movs	r3, #1
 8012932:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 8012936:	2300      	movs	r3, #0
 8012938:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 801293c:	68bb      	ldr	r3, [r7, #8]
 801293e:	f003 0303 	and.w	r3, r3, #3
 8012942:	2b00      	cmp	r3, #0
 8012944:	d002      	beq.n	801294c <USBH_read+0x2c>
      {
        break;
      }
    }
#else
    return res;
 8012946:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801294a:	e02c      	b.n	80129a6 <USBH_read+0x86>
#endif
  }
  else
  {
    status = USBH_MSC_Read(&HOST_HANDLE, lun, sector, buff, count);
 801294c:	7bf9      	ldrb	r1, [r7, #15]
 801294e:	683b      	ldr	r3, [r7, #0]
 8012950:	9300      	str	r3, [sp, #0]
 8012952:	68bb      	ldr	r3, [r7, #8]
 8012954:	687a      	ldr	r2, [r7, #4]
 8012956:	4816      	ldr	r0, [pc, #88]	; (80129b0 <USBH_read+0x90>)
 8012958:	f7fa fd4b 	bl	800d3f2 <USBH_MSC_Read>
 801295c:	4603      	mov	r3, r0
 801295e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 8012962:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012966:	2b00      	cmp	r3, #0
 8012968:	d103      	bne.n	8012972 <USBH_read+0x52>
  {
    res = RES_OK;
 801296a:	2300      	movs	r3, #0
 801296c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8012970:	e017      	b.n	80129a2 <USBH_read+0x82>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 8012972:	f107 0210 	add.w	r2, r7, #16
 8012976:	7bfb      	ldrb	r3, [r7, #15]
 8012978:	4619      	mov	r1, r3
 801297a:	480d      	ldr	r0, [pc, #52]	; (80129b0 <USBH_read+0x90>)
 801297c:	f7fa fd15 	bl	800d3aa <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 8012980:	7f7b      	ldrb	r3, [r7, #29]
 8012982:	2b3a      	cmp	r3, #58	; 0x3a
 8012984:	d005      	beq.n	8012992 <USBH_read+0x72>
 8012986:	2b3a      	cmp	r3, #58	; 0x3a
 8012988:	dc07      	bgt.n	801299a <USBH_read+0x7a>
 801298a:	2b04      	cmp	r3, #4
 801298c:	d001      	beq.n	8012992 <USBH_read+0x72>
 801298e:	2b28      	cmp	r3, #40	; 0x28
 8012990:	d103      	bne.n	801299a <USBH_read+0x7a>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE: 
      USBH_ErrLog ("USB Disk is not ready!");  
      res = RES_NOTRDY;
 8012992:	2303      	movs	r3, #3
 8012994:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 8012998:	e003      	b.n	80129a2 <USBH_read+0x82>
      
    default:
      res = RES_ERROR;
 801299a:	2301      	movs	r3, #1
 801299c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80129a0:	bf00      	nop
    }
  }
  
  return res;
 80129a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80129a6:	4618      	mov	r0, r3
 80129a8:	3748      	adds	r7, #72	; 0x48
 80129aa:	46bd      	mov	sp, r7
 80129ac:	bd80      	pop	{r7, pc}
 80129ae:	bf00      	nop
 80129b0:	2000dda8 	.word	0x2000dda8

080129b4 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b094      	sub	sp, #80	; 0x50
 80129b8:	af02      	add	r7, sp, #8
 80129ba:	60b9      	str	r1, [r7, #8]
 80129bc:	607a      	str	r2, [r7, #4]
 80129be:	603b      	str	r3, [r7, #0]
 80129c0:	4603      	mov	r3, r0
 80129c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR; 
 80129c4:	2301      	movs	r3, #1
 80129c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;  
 80129ca:	2300      	movs	r3, #0
 80129cc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 80129d0:	68bb      	ldr	r3, [r7, #8]
 80129d2:	f003 0303 	and.w	r3, r3, #3
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d002      	beq.n	80129e0 <USBH_write+0x2c>
      {
        break;
      }
    }
#else
    return res;
 80129da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80129de:	e034      	b.n	8012a4a <USBH_write+0x96>
#endif
  }
  else
  {
    status = USBH_MSC_Write(&HOST_HANDLE, lun, sector, (BYTE *)buff, count);
 80129e0:	7bf9      	ldrb	r1, [r7, #15]
 80129e2:	683b      	ldr	r3, [r7, #0]
 80129e4:	9300      	str	r3, [sp, #0]
 80129e6:	68bb      	ldr	r3, [r7, #8]
 80129e8:	687a      	ldr	r2, [r7, #4]
 80129ea:	481a      	ldr	r0, [pc, #104]	; (8012a54 <USBH_write+0xa0>)
 80129ec:	f7fa fd6a 	bl	800d4c4 <USBH_MSC_Write>
 80129f0:	4603      	mov	r3, r0
 80129f2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 80129f6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d103      	bne.n	8012a06 <USBH_write+0x52>
  {
    res = RES_OK;
 80129fe:	2300      	movs	r3, #0
 8012a00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8012a04:	e01f      	b.n	8012a46 <USBH_write+0x92>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 8012a06:	f107 0210 	add.w	r2, r7, #16
 8012a0a:	7bfb      	ldrb	r3, [r7, #15]
 8012a0c:	4619      	mov	r1, r3
 8012a0e:	4811      	ldr	r0, [pc, #68]	; (8012a54 <USBH_write+0xa0>)
 8012a10:	f7fa fccb 	bl	800d3aa <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 8012a14:	7f7b      	ldrb	r3, [r7, #29]
 8012a16:	2b3a      	cmp	r3, #58	; 0x3a
 8012a18:	d00d      	beq.n	8012a36 <USBH_write+0x82>
 8012a1a:	2b3a      	cmp	r3, #58	; 0x3a
 8012a1c:	dc0f      	bgt.n	8012a3e <USBH_write+0x8a>
 8012a1e:	2b28      	cmp	r3, #40	; 0x28
 8012a20:	d009      	beq.n	8012a36 <USBH_write+0x82>
 8012a22:	2b28      	cmp	r3, #40	; 0x28
 8012a24:	dc0b      	bgt.n	8012a3e <USBH_write+0x8a>
 8012a26:	2b04      	cmp	r3, #4
 8012a28:	d005      	beq.n	8012a36 <USBH_write+0x82>
 8012a2a:	2b27      	cmp	r3, #39	; 0x27
 8012a2c:	d107      	bne.n	8012a3e <USBH_write+0x8a>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8012a2e:	2302      	movs	r3, #2
 8012a30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8012a34:	e007      	b.n	8012a46 <USBH_write+0x92>
      
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");      
      res = RES_NOTRDY;
 8012a36:	2303      	movs	r3, #3
 8012a38:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 8012a3c:	e003      	b.n	8012a46 <USBH_write+0x92>
      
    default:
      res = RES_ERROR;
 8012a3e:	2301      	movs	r3, #1
 8012a40:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8012a44:	bf00      	nop
    }
  }
  
  return res;   
 8012a46:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	3748      	adds	r7, #72	; 0x48
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	bd80      	pop	{r7, pc}
 8012a52:	bf00      	nop
 8012a54:	2000dda8 	.word	0x2000dda8

08012a58 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012a58:	b580      	push	{r7, lr}
 8012a5a:	b090      	sub	sp, #64	; 0x40
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	4603      	mov	r3, r0
 8012a60:	603a      	str	r2, [r7, #0]
 8012a62:	71fb      	strb	r3, [r7, #7]
 8012a64:	460b      	mov	r3, r1
 8012a66:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012a68:	2301      	movs	r3, #1
 8012a6a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;
  
  switch (cmd)
 8012a6e:	79bb      	ldrb	r3, [r7, #6]
 8012a70:	2b03      	cmp	r3, #3
 8012a72:	d850      	bhi.n	8012b16 <USBH_ioctl+0xbe>
 8012a74:	a201      	add	r2, pc, #4	; (adr r2, 8012a7c <USBH_ioctl+0x24>)
 8012a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a7a:	bf00      	nop
 8012a7c:	08012a8d 	.word	0x08012a8d
 8012a80:	08012a95 	.word	0x08012a95
 8012a84:	08012abf 	.word	0x08012abf
 8012a88:	08012aeb 	.word	0x08012aeb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC: 
    res = RES_OK;
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012a92:	e043      	b.n	8012b1c <USBH_ioctl+0xc4>
    
  /* Get number of sectors on the disk (DWORD) */  
  case GET_SECTOR_COUNT : 
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 8012a94:	f107 0208 	add.w	r2, r7, #8
 8012a98:	79fb      	ldrb	r3, [r7, #7]
 8012a9a:	4619      	mov	r1, r3
 8012a9c:	4822      	ldr	r0, [pc, #136]	; (8012b28 <USBH_ioctl+0xd0>)
 8012a9e:	f7fa fc84 	bl	800d3aa <USBH_MSC_GetLUNInfo>
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d106      	bne.n	8012ab6 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8012aa8:	68fa      	ldr	r2, [r7, #12]
 8012aaa:	683b      	ldr	r3, [r7, #0]
 8012aac:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012aae:	2300      	movs	r3, #0
 8012ab0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012ab4:	e032      	b.n	8012b1c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 8012ab6:	2301      	movs	r3, #1
 8012ab8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012abc:	e02e      	b.n	8012b1c <USBH_ioctl+0xc4>
    
  /* Get R/W sector size (WORD) */  
  case GET_SECTOR_SIZE :	
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 8012abe:	f107 0208 	add.w	r2, r7, #8
 8012ac2:	79fb      	ldrb	r3, [r7, #7]
 8012ac4:	4619      	mov	r1, r3
 8012ac6:	4818      	ldr	r0, [pc, #96]	; (8012b28 <USBH_ioctl+0xd0>)
 8012ac8:	f7fa fc6f 	bl	800d3aa <USBH_MSC_GetLUNInfo>
 8012acc:	4603      	mov	r3, r0
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d107      	bne.n	8012ae2 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8012ad2:	8a3b      	ldrh	r3, [r7, #16]
 8012ad4:	461a      	mov	r2, r3
 8012ad6:	683b      	ldr	r3, [r7, #0]
 8012ad8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012ada:	2300      	movs	r3, #0
 8012adc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012ae0:	e01c      	b.n	8012b1c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 8012ae2:	2301      	movs	r3, #1
 8012ae4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012ae8:	e018      	b.n	8012b1c <USBH_ioctl+0xc4>
    
    /* Get erase block size in unit of sector (DWORD) */ 
  case GET_BLOCK_SIZE : 
    
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 8012aea:	f107 0208 	add.w	r2, r7, #8
 8012aee:	79fb      	ldrb	r3, [r7, #7]
 8012af0:	4619      	mov	r1, r3
 8012af2:	480d      	ldr	r0, [pc, #52]	; (8012b28 <USBH_ioctl+0xd0>)
 8012af4:	f7fa fc59 	bl	800d3aa <USBH_MSC_GetLUNInfo>
 8012af8:	4603      	mov	r3, r0
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d107      	bne.n	8012b0e <USBH_ioctl+0xb6>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8012afe:	8a3b      	ldrh	r3, [r7, #16]
 8012b00:	461a      	mov	r2, r3
 8012b02:	683b      	ldr	r3, [r7, #0]
 8012b04:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012b06:	2300      	movs	r3, #0
 8012b08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012b0c:	e006      	b.n	8012b1c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 8012b0e:	2301      	movs	r3, #1
 8012b10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012b14:	e002      	b.n	8012b1c <USBH_ioctl+0xc4>
    
  default:
    res = RES_PARERR;
 8012b16:	2304      	movs	r3, #4
 8012b18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
  
  return res;
 8012b1c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	3740      	adds	r7, #64	; 0x40
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	2000dda8 	.word	0x2000dda8

08012b2c <ff_cre_syncobj>:

int ff_cre_syncobj (	/* TRUE:Function succeeded, FALSE:Could not create due to any error */
	BYTE vol,			/* Corresponding logical drive being processed */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b086      	sub	sp, #24
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	4603      	mov	r3, r0
 8012b34:	6039      	str	r1, [r7, #0]
 8012b36:	71fb      	strb	r3, [r7, #7]
  int ret;
  
  osSemaphoreDef(SEM);
 8012b38:	2300      	movs	r3, #0
 8012b3a:	60fb      	str	r3, [r7, #12]
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	613b      	str	r3, [r7, #16]
  *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);		
 8012b40:	f107 030c 	add.w	r3, r7, #12
 8012b44:	2101      	movs	r1, #1
 8012b46:	4618      	mov	r0, r3
 8012b48:	f000 f8cb 	bl	8012ce2 <osSemaphoreCreate>
 8012b4c:	4602      	mov	r2, r0
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	601a      	str	r2, [r3, #0]
  ret = (*sobj != NULL);
 8012b52:	683b      	ldr	r3, [r7, #0]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	bf14      	ite	ne
 8012b5a:	2301      	movne	r3, #1
 8012b5c:	2300      	moveq	r3, #0
 8012b5e:	b2db      	uxtb	r3, r3
 8012b60:	617b      	str	r3, [r7, #20]
  
  return ret;
 8012b62:	697b      	ldr	r3, [r7, #20]
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	3718      	adds	r7, #24
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bd80      	pop	{r7, pc}

08012b6c <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* TRUE:Function succeeded, FALSE:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b082      	sub	sp, #8
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	6078      	str	r0, [r7, #4]
  osSemaphoreDelete (sobj);
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f000 f96b 	bl	8012e50 <osSemaphoreDelete>
  return 1;
 8012b7a:	2301      	movs	r3, #1
}
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	3708      	adds	r7, #8
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd80      	pop	{r7, pc}

08012b84 <ff_req_grant>:
*/

int ff_req_grant (	/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b084      	sub	sp, #16
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	60fb      	str	r3, [r7, #12]
  
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8012b90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f000 f8d7 	bl	8012d48 <osSemaphoreWait>
 8012b9a:	4603      	mov	r3, r0
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d101      	bne.n	8012ba4 <ff_req_grant+0x20>
  {
    ret = 1;
 8012ba0:	2301      	movs	r3, #1
 8012ba2:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8012ba4:	68fb      	ldr	r3, [r7, #12]
}
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	3710      	adds	r7, #16
 8012baa:	46bd      	mov	sp, r7
 8012bac:	bd80      	pop	{r7, pc}

08012bae <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012bae:	b580      	push	{r7, lr}
 8012bb0:	b082      	sub	sp, #8
 8012bb2:	af00      	add	r7, sp, #0
 8012bb4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(sobj);
 8012bb6:	6878      	ldr	r0, [r7, #4]
 8012bb8:	f000 f914 	bl	8012de4 <osSemaphoreRelease>
}
 8012bbc:	bf00      	nop
 8012bbe:	3708      	adds	r7, #8
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	bd80      	pop	{r7, pc}

08012bc4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b085      	sub	sp, #20
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	4603      	mov	r3, r0
 8012bcc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012bce:	2300      	movs	r3, #0
 8012bd0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012bd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012bd6:	2b84      	cmp	r3, #132	; 0x84
 8012bd8:	d005      	beq.n	8012be6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012bda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	4413      	add	r3, r2
 8012be2:	3303      	adds	r3, #3
 8012be4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012be6:	68fb      	ldr	r3, [r7, #12]
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	3714      	adds	r7, #20
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bc80      	pop	{r7}
 8012bf0:	4770      	bx	lr

08012bf2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8012bf2:	b480      	push	{r7}
 8012bf4:	b083      	sub	sp, #12
 8012bf6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012bf8:	f3ef 8305 	mrs	r3, IPSR
 8012bfc:	607b      	str	r3, [r7, #4]
  return(result);
 8012bfe:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	bf14      	ite	ne
 8012c04:	2301      	movne	r3, #1
 8012c06:	2300      	moveq	r3, #0
 8012c08:	b2db      	uxtb	r3, r3
}
 8012c0a:	4618      	mov	r0, r3
 8012c0c:	370c      	adds	r7, #12
 8012c0e:	46bd      	mov	sp, r7
 8012c10:	bc80      	pop	{r7}
 8012c12:	4770      	bx	lr

08012c14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012c18:	f001 fbd0 	bl	80143bc <vTaskStartScheduler>
  
  return osOK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	bd80      	pop	{r7, pc}

08012c22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012c22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c24:	b089      	sub	sp, #36	; 0x24
 8012c26:	af04      	add	r7, sp, #16
 8012c28:	6078      	str	r0, [r7, #4]
 8012c2a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	695b      	ldr	r3, [r3, #20]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d020      	beq.n	8012c76 <osThreadCreate+0x54>
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	699b      	ldr	r3, [r3, #24]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d01c      	beq.n	8012c76 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	685c      	ldr	r4, [r3, #4]
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	681d      	ldr	r5, [r3, #0]
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	691e      	ldr	r6, [r3, #16]
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012c4e:	4618      	mov	r0, r3
 8012c50:	f7ff ffb8 	bl	8012bc4 <makeFreeRtosPriority>
 8012c54:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	695b      	ldr	r3, [r3, #20]
 8012c5a:	687a      	ldr	r2, [r7, #4]
 8012c5c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012c5e:	9202      	str	r2, [sp, #8]
 8012c60:	9301      	str	r3, [sp, #4]
 8012c62:	9100      	str	r1, [sp, #0]
 8012c64:	683b      	ldr	r3, [r7, #0]
 8012c66:	4632      	mov	r2, r6
 8012c68:	4629      	mov	r1, r5
 8012c6a:	4620      	mov	r0, r4
 8012c6c:	f001 f9d0 	bl	8014010 <xTaskCreateStatic>
 8012c70:	4603      	mov	r3, r0
 8012c72:	60fb      	str	r3, [r7, #12]
 8012c74:	e01c      	b.n	8012cb0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	685c      	ldr	r4, [r3, #4]
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012c82:	b29e      	uxth	r6, r3
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f7ff ff9a 	bl	8012bc4 <makeFreeRtosPriority>
 8012c90:	4602      	mov	r2, r0
 8012c92:	f107 030c 	add.w	r3, r7, #12
 8012c96:	9301      	str	r3, [sp, #4]
 8012c98:	9200      	str	r2, [sp, #0]
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	4632      	mov	r2, r6
 8012c9e:	4629      	mov	r1, r5
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	f001 fa11 	bl	80140c8 <xTaskCreate>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	2b01      	cmp	r3, #1
 8012caa:	d001      	beq.n	8012cb0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012cac:	2300      	movs	r3, #0
 8012cae:	e000      	b.n	8012cb2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012cb0:	68fb      	ldr	r3, [r7, #12]
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	3714      	adds	r7, #20
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012cba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012cba:	b580      	push	{r7, lr}
 8012cbc:	b084      	sub	sp, #16
 8012cbe:	af00      	add	r7, sp, #0
 8012cc0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d001      	beq.n	8012cd0 <osDelay+0x16>
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	e000      	b.n	8012cd2 <osDelay+0x18>
 8012cd0:	2301      	movs	r3, #1
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	f001 fb3e 	bl	8014354 <vTaskDelay>
  
  return osOK;
 8012cd8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012cda:	4618      	mov	r0, r3
 8012cdc:	3710      	adds	r7, #16
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	bd80      	pop	{r7, pc}

08012ce2 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8012ce2:	b580      	push	{r7, lr}
 8012ce4:	b086      	sub	sp, #24
 8012ce6:	af02      	add	r7, sp, #8
 8012ce8:	6078      	str	r0, [r7, #4]
 8012cea:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	685b      	ldr	r3, [r3, #4]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d00f      	beq.n	8012d14 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8012cf4:	683b      	ldr	r3, [r7, #0]
 8012cf6:	2b01      	cmp	r3, #1
 8012cf8:	d10a      	bne.n	8012d10 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	685b      	ldr	r3, [r3, #4]
 8012cfe:	2203      	movs	r2, #3
 8012d00:	9200      	str	r2, [sp, #0]
 8012d02:	2200      	movs	r2, #0
 8012d04:	2100      	movs	r1, #0
 8012d06:	2001      	movs	r0, #1
 8012d08:	f000 faaa 	bl	8013260 <xQueueGenericCreateStatic>
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	e016      	b.n	8012d3e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8012d10:	2300      	movs	r3, #0
 8012d12:	e014      	b.n	8012d3e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8012d14:	683b      	ldr	r3, [r7, #0]
 8012d16:	2b01      	cmp	r3, #1
 8012d18:	d110      	bne.n	8012d3c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8012d1a:	2203      	movs	r2, #3
 8012d1c:	2100      	movs	r1, #0
 8012d1e:	2001      	movs	r0, #1
 8012d20:	f000 fb15 	bl	801334e <xQueueGenericCreate>
 8012d24:	60f8      	str	r0, [r7, #12]
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d005      	beq.n	8012d38 <osSemaphoreCreate+0x56>
 8012d2c:	2300      	movs	r3, #0
 8012d2e:	2200      	movs	r2, #0
 8012d30:	2100      	movs	r1, #0
 8012d32:	68f8      	ldr	r0, [r7, #12]
 8012d34:	f000 fb68 	bl	8013408 <xQueueGenericSend>
      return sema;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	e000      	b.n	8012d3e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8012d3c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8012d3e:	4618      	mov	r0, r3
 8012d40:	3710      	adds	r7, #16
 8012d42:	46bd      	mov	sp, r7
 8012d44:	bd80      	pop	{r7, pc}
	...

08012d48 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8012d48:	b580      	push	{r7, lr}
 8012d4a:	b084      	sub	sp, #16
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	6078      	str	r0, [r7, #4]
 8012d50:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8012d52:	2300      	movs	r3, #0
 8012d54:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d101      	bne.n	8012d60 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8012d5c:	2380      	movs	r3, #128	; 0x80
 8012d5e:	e03a      	b.n	8012dd6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8012d60:	2300      	movs	r3, #0
 8012d62:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8012d64:	683b      	ldr	r3, [r7, #0]
 8012d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d6a:	d103      	bne.n	8012d74 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8012d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d70:	60fb      	str	r3, [r7, #12]
 8012d72:	e009      	b.n	8012d88 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8012d74:	683b      	ldr	r3, [r7, #0]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d006      	beq.n	8012d88 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8012d7a:	683b      	ldr	r3, [r7, #0]
 8012d7c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d101      	bne.n	8012d88 <osSemaphoreWait+0x40>
      ticks = 1;
 8012d84:	2301      	movs	r3, #1
 8012d86:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8012d88:	f7ff ff33 	bl	8012bf2 <inHandlerMode>
 8012d8c:	4603      	mov	r3, r0
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d017      	beq.n	8012dc2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012d92:	f107 0308 	add.w	r3, r7, #8
 8012d96:	461a      	mov	r2, r3
 8012d98:	2100      	movs	r1, #0
 8012d9a:	6878      	ldr	r0, [r7, #4]
 8012d9c:	f000 ff44 	bl	8013c28 <xQueueReceiveFromISR>
 8012da0:	4603      	mov	r3, r0
 8012da2:	2b01      	cmp	r3, #1
 8012da4:	d001      	beq.n	8012daa <osSemaphoreWait+0x62>
      return osErrorOS;
 8012da6:	23ff      	movs	r3, #255	; 0xff
 8012da8:	e015      	b.n	8012dd6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8012daa:	68bb      	ldr	r3, [r7, #8]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d011      	beq.n	8012dd4 <osSemaphoreWait+0x8c>
 8012db0:	4b0b      	ldr	r3, [pc, #44]	; (8012de0 <osSemaphoreWait+0x98>)
 8012db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012db6:	601a      	str	r2, [r3, #0]
 8012db8:	f3bf 8f4f 	dsb	sy
 8012dbc:	f3bf 8f6f 	isb	sy
 8012dc0:	e008      	b.n	8012dd4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8012dc2:	68f9      	ldr	r1, [r7, #12]
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f000 fe23 	bl	8013a10 <xQueueSemaphoreTake>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	2b01      	cmp	r3, #1
 8012dce:	d001      	beq.n	8012dd4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8012dd0:	23ff      	movs	r3, #255	; 0xff
 8012dd2:	e000      	b.n	8012dd6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8012dd4:	2300      	movs	r3, #0
}
 8012dd6:	4618      	mov	r0, r3
 8012dd8:	3710      	adds	r7, #16
 8012dda:	46bd      	mov	sp, r7
 8012ddc:	bd80      	pop	{r7, pc}
 8012dde:	bf00      	nop
 8012de0:	e000ed04 	.word	0xe000ed04

08012de4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8012dec:	2300      	movs	r3, #0
 8012dee:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8012df0:	2300      	movs	r3, #0
 8012df2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8012df4:	f7ff fefd 	bl	8012bf2 <inHandlerMode>
 8012df8:	4603      	mov	r3, r0
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d016      	beq.n	8012e2c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012dfe:	f107 0308 	add.w	r3, r7, #8
 8012e02:	4619      	mov	r1, r3
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f000 fc95 	bl	8013734 <xQueueGiveFromISR>
 8012e0a:	4603      	mov	r3, r0
 8012e0c:	2b01      	cmp	r3, #1
 8012e0e:	d001      	beq.n	8012e14 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8012e10:	23ff      	movs	r3, #255	; 0xff
 8012e12:	e017      	b.n	8012e44 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012e14:	68bb      	ldr	r3, [r7, #8]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d013      	beq.n	8012e42 <osSemaphoreRelease+0x5e>
 8012e1a:	4b0c      	ldr	r3, [pc, #48]	; (8012e4c <osSemaphoreRelease+0x68>)
 8012e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e20:	601a      	str	r2, [r3, #0]
 8012e22:	f3bf 8f4f 	dsb	sy
 8012e26:	f3bf 8f6f 	isb	sy
 8012e2a:	e00a      	b.n	8012e42 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8012e2c:	2300      	movs	r3, #0
 8012e2e:	2200      	movs	r2, #0
 8012e30:	2100      	movs	r1, #0
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f000 fae8 	bl	8013408 <xQueueGenericSend>
 8012e38:	4603      	mov	r3, r0
 8012e3a:	2b01      	cmp	r3, #1
 8012e3c:	d001      	beq.n	8012e42 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8012e3e:	23ff      	movs	r3, #255	; 0xff
 8012e40:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8012e42:	68fb      	ldr	r3, [r7, #12]
}
 8012e44:	4618      	mov	r0, r3
 8012e46:	3710      	adds	r7, #16
 8012e48:	46bd      	mov	sp, r7
 8012e4a:	bd80      	pop	{r7, pc}
 8012e4c:	e000ed04 	.word	0xe000ed04

08012e50 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b082      	sub	sp, #8
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8012e58:	f7ff fecb 	bl	8012bf2 <inHandlerMode>
 8012e5c:	4603      	mov	r3, r0
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d001      	beq.n	8012e66 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8012e62:	2382      	movs	r3, #130	; 0x82
 8012e64:	e003      	b.n	8012e6e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f000 ff5e 	bl	8013d28 <vQueueDelete>

  return osOK; 
 8012e6c:	2300      	movs	r3, #0
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3708      	adds	r7, #8
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}

08012e76 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8012e76:	b590      	push	{r4, r7, lr}
 8012e78:	b085      	sub	sp, #20
 8012e7a:	af02      	add	r7, sp, #8
 8012e7c:	6078      	str	r0, [r7, #4]
 8012e7e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	689b      	ldr	r3, [r3, #8]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d011      	beq.n	8012eac <osMessageCreate+0x36>
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	68db      	ldr	r3, [r3, #12]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d00d      	beq.n	8012eac <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	6818      	ldr	r0, [r3, #0]
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	6859      	ldr	r1, [r3, #4]
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	689a      	ldr	r2, [r3, #8]
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	68db      	ldr	r3, [r3, #12]
 8012ea0:	2400      	movs	r4, #0
 8012ea2:	9400      	str	r4, [sp, #0]
 8012ea4:	f000 f9dc 	bl	8013260 <xQueueGenericCreateStatic>
 8012ea8:	4603      	mov	r3, r0
 8012eaa:	e008      	b.n	8012ebe <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	6818      	ldr	r0, [r3, #0]
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	685b      	ldr	r3, [r3, #4]
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	4619      	mov	r1, r3
 8012eb8:	f000 fa49 	bl	801334e <xQueueGenericCreate>
 8012ebc:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	370c      	adds	r7, #12
 8012ec2:	46bd      	mov	sp, r7
 8012ec4:	bd90      	pop	{r4, r7, pc}
	...

08012ec8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b086      	sub	sp, #24
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	60f8      	str	r0, [r7, #12]
 8012ed0:	60b9      	str	r1, [r7, #8]
 8012ed2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8012edc:	697b      	ldr	r3, [r7, #20]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d101      	bne.n	8012ee6 <osMessagePut+0x1e>
    ticks = 1;
 8012ee2:	2301      	movs	r3, #1
 8012ee4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8012ee6:	f7ff fe84 	bl	8012bf2 <inHandlerMode>
 8012eea:	4603      	mov	r3, r0
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d018      	beq.n	8012f22 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8012ef0:	f107 0210 	add.w	r2, r7, #16
 8012ef4:	f107 0108 	add.w	r1, r7, #8
 8012ef8:	2300      	movs	r3, #0
 8012efa:	68f8      	ldr	r0, [r7, #12]
 8012efc:	f000 fb82 	bl	8013604 <xQueueGenericSendFromISR>
 8012f00:	4603      	mov	r3, r0
 8012f02:	2b01      	cmp	r3, #1
 8012f04:	d001      	beq.n	8012f0a <osMessagePut+0x42>
      return osErrorOS;
 8012f06:	23ff      	movs	r3, #255	; 0xff
 8012f08:	e018      	b.n	8012f3c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012f0a:	693b      	ldr	r3, [r7, #16]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d014      	beq.n	8012f3a <osMessagePut+0x72>
 8012f10:	4b0c      	ldr	r3, [pc, #48]	; (8012f44 <osMessagePut+0x7c>)
 8012f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f16:	601a      	str	r2, [r3, #0]
 8012f18:	f3bf 8f4f 	dsb	sy
 8012f1c:	f3bf 8f6f 	isb	sy
 8012f20:	e00b      	b.n	8012f3a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8012f22:	f107 0108 	add.w	r1, r7, #8
 8012f26:	2300      	movs	r3, #0
 8012f28:	697a      	ldr	r2, [r7, #20]
 8012f2a:	68f8      	ldr	r0, [r7, #12]
 8012f2c:	f000 fa6c 	bl	8013408 <xQueueGenericSend>
 8012f30:	4603      	mov	r3, r0
 8012f32:	2b01      	cmp	r3, #1
 8012f34:	d001      	beq.n	8012f3a <osMessagePut+0x72>
      return osErrorOS;
 8012f36:	23ff      	movs	r3, #255	; 0xff
 8012f38:	e000      	b.n	8012f3c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8012f3a:	2300      	movs	r3, #0
}
 8012f3c:	4618      	mov	r0, r3
 8012f3e:	3718      	adds	r7, #24
 8012f40:	46bd      	mov	sp, r7
 8012f42:	bd80      	pop	{r7, pc}
 8012f44:	e000ed04 	.word	0xe000ed04

08012f48 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8012f48:	b590      	push	{r4, r7, lr}
 8012f4a:	b08b      	sub	sp, #44	; 0x2c
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	60f8      	str	r0, [r7, #12]
 8012f50:	60b9      	str	r1, [r7, #8]
 8012f52:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8012f54:	68bb      	ldr	r3, [r7, #8]
 8012f56:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8012f58:	2300      	movs	r3, #0
 8012f5a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8012f5c:	68bb      	ldr	r3, [r7, #8]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d10a      	bne.n	8012f78 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8012f62:	2380      	movs	r3, #128	; 0x80
 8012f64:	617b      	str	r3, [r7, #20]
    return event;
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	461c      	mov	r4, r3
 8012f6a:	f107 0314 	add.w	r3, r7, #20
 8012f6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012f72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012f76:	e054      	b.n	8013022 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8012f78:	2300      	movs	r3, #0
 8012f7a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f86:	d103      	bne.n	8012f90 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8012f88:	f04f 33ff 	mov.w	r3, #4294967295
 8012f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8012f8e:	e009      	b.n	8012fa4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d006      	beq.n	8012fa4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8012f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d101      	bne.n	8012fa4 <osMessageGet+0x5c>
      ticks = 1;
 8012fa0:	2301      	movs	r3, #1
 8012fa2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8012fa4:	f7ff fe25 	bl	8012bf2 <inHandlerMode>
 8012fa8:	4603      	mov	r3, r0
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d01c      	beq.n	8012fe8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8012fae:	f107 0220 	add.w	r2, r7, #32
 8012fb2:	f107 0314 	add.w	r3, r7, #20
 8012fb6:	3304      	adds	r3, #4
 8012fb8:	4619      	mov	r1, r3
 8012fba:	68b8      	ldr	r0, [r7, #8]
 8012fbc:	f000 fe34 	bl	8013c28 <xQueueReceiveFromISR>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	2b01      	cmp	r3, #1
 8012fc4:	d102      	bne.n	8012fcc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8012fc6:	2310      	movs	r3, #16
 8012fc8:	617b      	str	r3, [r7, #20]
 8012fca:	e001      	b.n	8012fd0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012fd0:	6a3b      	ldr	r3, [r7, #32]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d01d      	beq.n	8013012 <osMessageGet+0xca>
 8012fd6:	4b15      	ldr	r3, [pc, #84]	; (801302c <osMessageGet+0xe4>)
 8012fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fdc:	601a      	str	r2, [r3, #0]
 8012fde:	f3bf 8f4f 	dsb	sy
 8012fe2:	f3bf 8f6f 	isb	sy
 8012fe6:	e014      	b.n	8013012 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8012fe8:	f107 0314 	add.w	r3, r7, #20
 8012fec:	3304      	adds	r3, #4
 8012fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012ff0:	4619      	mov	r1, r3
 8012ff2:	68b8      	ldr	r0, [r7, #8]
 8012ff4:	f000 fc2c 	bl	8013850 <xQueueReceive>
 8012ff8:	4603      	mov	r3, r0
 8012ffa:	2b01      	cmp	r3, #1
 8012ffc:	d102      	bne.n	8013004 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8012ffe:	2310      	movs	r3, #16
 8013000:	617b      	str	r3, [r7, #20]
 8013002:	e006      	b.n	8013012 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8013004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013006:	2b00      	cmp	r3, #0
 8013008:	d101      	bne.n	801300e <osMessageGet+0xc6>
 801300a:	2300      	movs	r3, #0
 801300c:	e000      	b.n	8013010 <osMessageGet+0xc8>
 801300e:	2340      	movs	r3, #64	; 0x40
 8013010:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	461c      	mov	r4, r3
 8013016:	f107 0314 	add.w	r3, r7, #20
 801301a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801301e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8013022:	68f8      	ldr	r0, [r7, #12]
 8013024:	372c      	adds	r7, #44	; 0x2c
 8013026:	46bd      	mov	sp, r7
 8013028:	bd90      	pop	{r4, r7, pc}
 801302a:	bf00      	nop
 801302c:	e000ed04 	.word	0xe000ed04

08013030 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013030:	b480      	push	{r7}
 8013032:	b083      	sub	sp, #12
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	f103 0208 	add.w	r2, r3, #8
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f04f 32ff 	mov.w	r2, #4294967295
 8013048:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	f103 0208 	add.w	r2, r3, #8
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	f103 0208 	add.w	r2, r3, #8
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	2200      	movs	r2, #0
 8013062:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013064:	bf00      	nop
 8013066:	370c      	adds	r7, #12
 8013068:	46bd      	mov	sp, r7
 801306a:	bc80      	pop	{r7}
 801306c:	4770      	bx	lr

0801306e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801306e:	b480      	push	{r7}
 8013070:	b083      	sub	sp, #12
 8013072:	af00      	add	r7, sp, #0
 8013074:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	2200      	movs	r2, #0
 801307a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801307c:	bf00      	nop
 801307e:	370c      	adds	r7, #12
 8013080:	46bd      	mov	sp, r7
 8013082:	bc80      	pop	{r7}
 8013084:	4770      	bx	lr

08013086 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013086:	b480      	push	{r7}
 8013088:	b085      	sub	sp, #20
 801308a:	af00      	add	r7, sp, #0
 801308c:	6078      	str	r0, [r7, #4]
 801308e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	685b      	ldr	r3, [r3, #4]
 8013094:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013096:	683b      	ldr	r3, [r7, #0]
 8013098:	68fa      	ldr	r2, [r7, #12]
 801309a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	689a      	ldr	r2, [r3, #8]
 80130a0:	683b      	ldr	r3, [r7, #0]
 80130a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	689b      	ldr	r3, [r3, #8]
 80130a8:	683a      	ldr	r2, [r7, #0]
 80130aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	683a      	ldr	r2, [r7, #0]
 80130b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80130b2:	683b      	ldr	r3, [r7, #0]
 80130b4:	687a      	ldr	r2, [r7, #4]
 80130b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	1c5a      	adds	r2, r3, #1
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	601a      	str	r2, [r3, #0]
}
 80130c2:	bf00      	nop
 80130c4:	3714      	adds	r7, #20
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bc80      	pop	{r7}
 80130ca:	4770      	bx	lr

080130cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80130cc:	b480      	push	{r7}
 80130ce:	b085      	sub	sp, #20
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
 80130d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80130d6:	683b      	ldr	r3, [r7, #0]
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80130dc:	68bb      	ldr	r3, [r7, #8]
 80130de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130e2:	d103      	bne.n	80130ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	691b      	ldr	r3, [r3, #16]
 80130e8:	60fb      	str	r3, [r7, #12]
 80130ea:	e00c      	b.n	8013106 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	3308      	adds	r3, #8
 80130f0:	60fb      	str	r3, [r7, #12]
 80130f2:	e002      	b.n	80130fa <vListInsert+0x2e>
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	685b      	ldr	r3, [r3, #4]
 80130f8:	60fb      	str	r3, [r7, #12]
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	685b      	ldr	r3, [r3, #4]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	68ba      	ldr	r2, [r7, #8]
 8013102:	429a      	cmp	r2, r3
 8013104:	d2f6      	bcs.n	80130f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	685a      	ldr	r2, [r3, #4]
 801310a:	683b      	ldr	r3, [r7, #0]
 801310c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	685b      	ldr	r3, [r3, #4]
 8013112:	683a      	ldr	r2, [r7, #0]
 8013114:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013116:	683b      	ldr	r3, [r7, #0]
 8013118:	68fa      	ldr	r2, [r7, #12]
 801311a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	683a      	ldr	r2, [r7, #0]
 8013120:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8013122:	683b      	ldr	r3, [r7, #0]
 8013124:	687a      	ldr	r2, [r7, #4]
 8013126:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	1c5a      	adds	r2, r3, #1
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	601a      	str	r2, [r3, #0]
}
 8013132:	bf00      	nop
 8013134:	3714      	adds	r7, #20
 8013136:	46bd      	mov	sp, r7
 8013138:	bc80      	pop	{r7}
 801313a:	4770      	bx	lr

0801313c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801313c:	b480      	push	{r7}
 801313e:	b085      	sub	sp, #20
 8013140:	af00      	add	r7, sp, #0
 8013142:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	691b      	ldr	r3, [r3, #16]
 8013148:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	685b      	ldr	r3, [r3, #4]
 801314e:	687a      	ldr	r2, [r7, #4]
 8013150:	6892      	ldr	r2, [r2, #8]
 8013152:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	689b      	ldr	r3, [r3, #8]
 8013158:	687a      	ldr	r2, [r7, #4]
 801315a:	6852      	ldr	r2, [r2, #4]
 801315c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	685b      	ldr	r3, [r3, #4]
 8013162:	687a      	ldr	r2, [r7, #4]
 8013164:	429a      	cmp	r2, r3
 8013166:	d103      	bne.n	8013170 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	689a      	ldr	r2, [r3, #8]
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	2200      	movs	r2, #0
 8013174:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	1e5a      	subs	r2, r3, #1
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	681b      	ldr	r3, [r3, #0]
}
 8013184:	4618      	mov	r0, r3
 8013186:	3714      	adds	r7, #20
 8013188:	46bd      	mov	sp, r7
 801318a:	bc80      	pop	{r7}
 801318c:	4770      	bx	lr
	...

08013190 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013190:	b580      	push	{r7, lr}
 8013192:	b084      	sub	sp, #16
 8013194:	af00      	add	r7, sp, #0
 8013196:	6078      	str	r0, [r7, #4]
 8013198:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d10a      	bne.n	80131ba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80131a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131a8:	f383 8811 	msr	BASEPRI, r3
 80131ac:	f3bf 8f6f 	isb	sy
 80131b0:	f3bf 8f4f 	dsb	sy
 80131b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80131b6:	bf00      	nop
 80131b8:	e7fe      	b.n	80131b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80131ba:	f002 f84f 	bl	801525c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	681a      	ldr	r2, [r3, #0]
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80131c6:	68f9      	ldr	r1, [r7, #12]
 80131c8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80131ca:	fb01 f303 	mul.w	r3, r1, r3
 80131ce:	441a      	add	r2, r3
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	2200      	movs	r2, #0
 80131d8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	681a      	ldr	r2, [r3, #0]
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	681a      	ldr	r2, [r3, #0]
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80131ea:	3b01      	subs	r3, #1
 80131ec:	68f9      	ldr	r1, [r7, #12]
 80131ee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80131f0:	fb01 f303 	mul.w	r3, r1, r3
 80131f4:	441a      	add	r2, r3
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	22ff      	movs	r2, #255	; 0xff
 80131fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	22ff      	movs	r2, #255	; 0xff
 8013206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801320a:	683b      	ldr	r3, [r7, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d114      	bne.n	801323a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	691b      	ldr	r3, [r3, #16]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d01a      	beq.n	801324e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	3310      	adds	r3, #16
 801321c:	4618      	mov	r0, r3
 801321e:	f001 fb25 	bl	801486c <xTaskRemoveFromEventList>
 8013222:	4603      	mov	r3, r0
 8013224:	2b00      	cmp	r3, #0
 8013226:	d012      	beq.n	801324e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013228:	4b0c      	ldr	r3, [pc, #48]	; (801325c <xQueueGenericReset+0xcc>)
 801322a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801322e:	601a      	str	r2, [r3, #0]
 8013230:	f3bf 8f4f 	dsb	sy
 8013234:	f3bf 8f6f 	isb	sy
 8013238:	e009      	b.n	801324e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	3310      	adds	r3, #16
 801323e:	4618      	mov	r0, r3
 8013240:	f7ff fef6 	bl	8013030 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	3324      	adds	r3, #36	; 0x24
 8013248:	4618      	mov	r0, r3
 801324a:	f7ff fef1 	bl	8013030 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801324e:	f002 f835 	bl	80152bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013252:	2301      	movs	r3, #1
}
 8013254:	4618      	mov	r0, r3
 8013256:	3710      	adds	r7, #16
 8013258:	46bd      	mov	sp, r7
 801325a:	bd80      	pop	{r7, pc}
 801325c:	e000ed04 	.word	0xe000ed04

08013260 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013260:	b580      	push	{r7, lr}
 8013262:	b08e      	sub	sp, #56	; 0x38
 8013264:	af02      	add	r7, sp, #8
 8013266:	60f8      	str	r0, [r7, #12]
 8013268:	60b9      	str	r1, [r7, #8]
 801326a:	607a      	str	r2, [r7, #4]
 801326c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d10a      	bne.n	801328a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8013274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013278:	f383 8811 	msr	BASEPRI, r3
 801327c:	f3bf 8f6f 	isb	sy
 8013280:	f3bf 8f4f 	dsb	sy
 8013284:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013286:	bf00      	nop
 8013288:	e7fe      	b.n	8013288 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801328a:	683b      	ldr	r3, [r7, #0]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d10a      	bne.n	80132a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8013290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013294:	f383 8811 	msr	BASEPRI, r3
 8013298:	f3bf 8f6f 	isb	sy
 801329c:	f3bf 8f4f 	dsb	sy
 80132a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80132a2:	bf00      	nop
 80132a4:	e7fe      	b.n	80132a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d002      	beq.n	80132b2 <xQueueGenericCreateStatic+0x52>
 80132ac:	68bb      	ldr	r3, [r7, #8]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d001      	beq.n	80132b6 <xQueueGenericCreateStatic+0x56>
 80132b2:	2301      	movs	r3, #1
 80132b4:	e000      	b.n	80132b8 <xQueueGenericCreateStatic+0x58>
 80132b6:	2300      	movs	r3, #0
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d10a      	bne.n	80132d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80132bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132c0:	f383 8811 	msr	BASEPRI, r3
 80132c4:	f3bf 8f6f 	isb	sy
 80132c8:	f3bf 8f4f 	dsb	sy
 80132cc:	623b      	str	r3, [r7, #32]
}
 80132ce:	bf00      	nop
 80132d0:	e7fe      	b.n	80132d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d102      	bne.n	80132de <xQueueGenericCreateStatic+0x7e>
 80132d8:	68bb      	ldr	r3, [r7, #8]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d101      	bne.n	80132e2 <xQueueGenericCreateStatic+0x82>
 80132de:	2301      	movs	r3, #1
 80132e0:	e000      	b.n	80132e4 <xQueueGenericCreateStatic+0x84>
 80132e2:	2300      	movs	r3, #0
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d10a      	bne.n	80132fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80132e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132ec:	f383 8811 	msr	BASEPRI, r3
 80132f0:	f3bf 8f6f 	isb	sy
 80132f4:	f3bf 8f4f 	dsb	sy
 80132f8:	61fb      	str	r3, [r7, #28]
}
 80132fa:	bf00      	nop
 80132fc:	e7fe      	b.n	80132fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80132fe:	2348      	movs	r3, #72	; 0x48
 8013300:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013302:	697b      	ldr	r3, [r7, #20]
 8013304:	2b48      	cmp	r3, #72	; 0x48
 8013306:	d00a      	beq.n	801331e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8013308:	f04f 0350 	mov.w	r3, #80	; 0x50
 801330c:	f383 8811 	msr	BASEPRI, r3
 8013310:	f3bf 8f6f 	isb	sy
 8013314:	f3bf 8f4f 	dsb	sy
 8013318:	61bb      	str	r3, [r7, #24]
}
 801331a:	bf00      	nop
 801331c:	e7fe      	b.n	801331c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801331e:	683b      	ldr	r3, [r7, #0]
 8013320:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8013322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013324:	2b00      	cmp	r3, #0
 8013326:	d00d      	beq.n	8013344 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801332a:	2201      	movs	r2, #1
 801332c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013330:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013336:	9300      	str	r3, [sp, #0]
 8013338:	4613      	mov	r3, r2
 801333a:	687a      	ldr	r2, [r7, #4]
 801333c:	68b9      	ldr	r1, [r7, #8]
 801333e:	68f8      	ldr	r0, [r7, #12]
 8013340:	f000 f843 	bl	80133ca <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8013344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013346:	4618      	mov	r0, r3
 8013348:	3730      	adds	r7, #48	; 0x30
 801334a:	46bd      	mov	sp, r7
 801334c:	bd80      	pop	{r7, pc}

0801334e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801334e:	b580      	push	{r7, lr}
 8013350:	b08a      	sub	sp, #40	; 0x28
 8013352:	af02      	add	r7, sp, #8
 8013354:	60f8      	str	r0, [r7, #12]
 8013356:	60b9      	str	r1, [r7, #8]
 8013358:	4613      	mov	r3, r2
 801335a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d10a      	bne.n	8013378 <xQueueGenericCreate+0x2a>
	__asm volatile
 8013362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013366:	f383 8811 	msr	BASEPRI, r3
 801336a:	f3bf 8f6f 	isb	sy
 801336e:	f3bf 8f4f 	dsb	sy
 8013372:	613b      	str	r3, [r7, #16]
}
 8013374:	bf00      	nop
 8013376:	e7fe      	b.n	8013376 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d102      	bne.n	8013384 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801337e:	2300      	movs	r3, #0
 8013380:	61fb      	str	r3, [r7, #28]
 8013382:	e004      	b.n	801338e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	68ba      	ldr	r2, [r7, #8]
 8013388:	fb02 f303 	mul.w	r3, r2, r3
 801338c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 801338e:	69fb      	ldr	r3, [r7, #28]
 8013390:	3348      	adds	r3, #72	; 0x48
 8013392:	4618      	mov	r0, r3
 8013394:	f002 f862 	bl	801545c <pvPortMalloc>
 8013398:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801339a:	69bb      	ldr	r3, [r7, #24]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d00f      	beq.n	80133c0 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80133a0:	69bb      	ldr	r3, [r7, #24]
 80133a2:	3348      	adds	r3, #72	; 0x48
 80133a4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80133a6:	69bb      	ldr	r3, [r7, #24]
 80133a8:	2200      	movs	r2, #0
 80133aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80133ae:	79fa      	ldrb	r2, [r7, #7]
 80133b0:	69bb      	ldr	r3, [r7, #24]
 80133b2:	9300      	str	r3, [sp, #0]
 80133b4:	4613      	mov	r3, r2
 80133b6:	697a      	ldr	r2, [r7, #20]
 80133b8:	68b9      	ldr	r1, [r7, #8]
 80133ba:	68f8      	ldr	r0, [r7, #12]
 80133bc:	f000 f805 	bl	80133ca <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80133c0:	69bb      	ldr	r3, [r7, #24]
	}
 80133c2:	4618      	mov	r0, r3
 80133c4:	3720      	adds	r7, #32
 80133c6:	46bd      	mov	sp, r7
 80133c8:	bd80      	pop	{r7, pc}

080133ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80133ca:	b580      	push	{r7, lr}
 80133cc:	b084      	sub	sp, #16
 80133ce:	af00      	add	r7, sp, #0
 80133d0:	60f8      	str	r0, [r7, #12]
 80133d2:	60b9      	str	r1, [r7, #8]
 80133d4:	607a      	str	r2, [r7, #4]
 80133d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80133d8:	68bb      	ldr	r3, [r7, #8]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d103      	bne.n	80133e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80133de:	69bb      	ldr	r3, [r7, #24]
 80133e0:	69ba      	ldr	r2, [r7, #24]
 80133e2:	601a      	str	r2, [r3, #0]
 80133e4:	e002      	b.n	80133ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80133e6:	69bb      	ldr	r3, [r7, #24]
 80133e8:	687a      	ldr	r2, [r7, #4]
 80133ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80133ec:	69bb      	ldr	r3, [r7, #24]
 80133ee:	68fa      	ldr	r2, [r7, #12]
 80133f0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80133f2:	69bb      	ldr	r3, [r7, #24]
 80133f4:	68ba      	ldr	r2, [r7, #8]
 80133f6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80133f8:	2101      	movs	r1, #1
 80133fa:	69b8      	ldr	r0, [r7, #24]
 80133fc:	f7ff fec8 	bl	8013190 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013400:	bf00      	nop
 8013402:	3710      	adds	r7, #16
 8013404:	46bd      	mov	sp, r7
 8013406:	bd80      	pop	{r7, pc}

08013408 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b08e      	sub	sp, #56	; 0x38
 801340c:	af00      	add	r7, sp, #0
 801340e:	60f8      	str	r0, [r7, #12]
 8013410:	60b9      	str	r1, [r7, #8]
 8013412:	607a      	str	r2, [r7, #4]
 8013414:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013416:	2300      	movs	r3, #0
 8013418:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801341e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013420:	2b00      	cmp	r3, #0
 8013422:	d10a      	bne.n	801343a <xQueueGenericSend+0x32>
	__asm volatile
 8013424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013428:	f383 8811 	msr	BASEPRI, r3
 801342c:	f3bf 8f6f 	isb	sy
 8013430:	f3bf 8f4f 	dsb	sy
 8013434:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013436:	bf00      	nop
 8013438:	e7fe      	b.n	8013438 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801343a:	68bb      	ldr	r3, [r7, #8]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d103      	bne.n	8013448 <xQueueGenericSend+0x40>
 8013440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013444:	2b00      	cmp	r3, #0
 8013446:	d101      	bne.n	801344c <xQueueGenericSend+0x44>
 8013448:	2301      	movs	r3, #1
 801344a:	e000      	b.n	801344e <xQueueGenericSend+0x46>
 801344c:	2300      	movs	r3, #0
 801344e:	2b00      	cmp	r3, #0
 8013450:	d10a      	bne.n	8013468 <xQueueGenericSend+0x60>
	__asm volatile
 8013452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013456:	f383 8811 	msr	BASEPRI, r3
 801345a:	f3bf 8f6f 	isb	sy
 801345e:	f3bf 8f4f 	dsb	sy
 8013462:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013464:	bf00      	nop
 8013466:	e7fe      	b.n	8013466 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013468:	683b      	ldr	r3, [r7, #0]
 801346a:	2b02      	cmp	r3, #2
 801346c:	d103      	bne.n	8013476 <xQueueGenericSend+0x6e>
 801346e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013472:	2b01      	cmp	r3, #1
 8013474:	d101      	bne.n	801347a <xQueueGenericSend+0x72>
 8013476:	2301      	movs	r3, #1
 8013478:	e000      	b.n	801347c <xQueueGenericSend+0x74>
 801347a:	2300      	movs	r3, #0
 801347c:	2b00      	cmp	r3, #0
 801347e:	d10a      	bne.n	8013496 <xQueueGenericSend+0x8e>
	__asm volatile
 8013480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013484:	f383 8811 	msr	BASEPRI, r3
 8013488:	f3bf 8f6f 	isb	sy
 801348c:	f3bf 8f4f 	dsb	sy
 8013490:	623b      	str	r3, [r7, #32]
}
 8013492:	bf00      	nop
 8013494:	e7fe      	b.n	8013494 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013496:	f001 fbad 	bl	8014bf4 <xTaskGetSchedulerState>
 801349a:	4603      	mov	r3, r0
 801349c:	2b00      	cmp	r3, #0
 801349e:	d102      	bne.n	80134a6 <xQueueGenericSend+0x9e>
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d101      	bne.n	80134aa <xQueueGenericSend+0xa2>
 80134a6:	2301      	movs	r3, #1
 80134a8:	e000      	b.n	80134ac <xQueueGenericSend+0xa4>
 80134aa:	2300      	movs	r3, #0
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d10a      	bne.n	80134c6 <xQueueGenericSend+0xbe>
	__asm volatile
 80134b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134b4:	f383 8811 	msr	BASEPRI, r3
 80134b8:	f3bf 8f6f 	isb	sy
 80134bc:	f3bf 8f4f 	dsb	sy
 80134c0:	61fb      	str	r3, [r7, #28]
}
 80134c2:	bf00      	nop
 80134c4:	e7fe      	b.n	80134c4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80134c6:	f001 fec9 	bl	801525c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80134ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80134ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134d2:	429a      	cmp	r2, r3
 80134d4:	d302      	bcc.n	80134dc <xQueueGenericSend+0xd4>
 80134d6:	683b      	ldr	r3, [r7, #0]
 80134d8:	2b02      	cmp	r3, #2
 80134da:	d129      	bne.n	8013530 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80134dc:	683a      	ldr	r2, [r7, #0]
 80134de:	68b9      	ldr	r1, [r7, #8]
 80134e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80134e2:	f000 fc5b 	bl	8013d9c <prvCopyDataToQueue>
 80134e6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80134e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d010      	beq.n	8013512 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80134f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134f2:	3324      	adds	r3, #36	; 0x24
 80134f4:	4618      	mov	r0, r3
 80134f6:	f001 f9b9 	bl	801486c <xTaskRemoveFromEventList>
 80134fa:	4603      	mov	r3, r0
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d013      	beq.n	8013528 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013500:	4b3f      	ldr	r3, [pc, #252]	; (8013600 <xQueueGenericSend+0x1f8>)
 8013502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013506:	601a      	str	r2, [r3, #0]
 8013508:	f3bf 8f4f 	dsb	sy
 801350c:	f3bf 8f6f 	isb	sy
 8013510:	e00a      	b.n	8013528 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013514:	2b00      	cmp	r3, #0
 8013516:	d007      	beq.n	8013528 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013518:	4b39      	ldr	r3, [pc, #228]	; (8013600 <xQueueGenericSend+0x1f8>)
 801351a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801351e:	601a      	str	r2, [r3, #0]
 8013520:	f3bf 8f4f 	dsb	sy
 8013524:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013528:	f001 fec8 	bl	80152bc <vPortExitCritical>
				return pdPASS;
 801352c:	2301      	movs	r3, #1
 801352e:	e063      	b.n	80135f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d103      	bne.n	801353e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013536:	f001 fec1 	bl	80152bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801353a:	2300      	movs	r3, #0
 801353c:	e05c      	b.n	80135f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801353e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013540:	2b00      	cmp	r3, #0
 8013542:	d106      	bne.n	8013552 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013544:	f107 0314 	add.w	r3, r7, #20
 8013548:	4618      	mov	r0, r3
 801354a:	f001 f9f1 	bl	8014930 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801354e:	2301      	movs	r3, #1
 8013550:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013552:	f001 feb3 	bl	80152bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013556:	f000 ff9b 	bl	8014490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801355a:	f001 fe7f 	bl	801525c <vPortEnterCritical>
 801355e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013560:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013564:	b25b      	sxtb	r3, r3
 8013566:	f1b3 3fff 	cmp.w	r3, #4294967295
 801356a:	d103      	bne.n	8013574 <xQueueGenericSend+0x16c>
 801356c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801356e:	2200      	movs	r2, #0
 8013570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013576:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801357a:	b25b      	sxtb	r3, r3
 801357c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013580:	d103      	bne.n	801358a <xQueueGenericSend+0x182>
 8013582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013584:	2200      	movs	r2, #0
 8013586:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801358a:	f001 fe97 	bl	80152bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801358e:	1d3a      	adds	r2, r7, #4
 8013590:	f107 0314 	add.w	r3, r7, #20
 8013594:	4611      	mov	r1, r2
 8013596:	4618      	mov	r0, r3
 8013598:	f001 f9e0 	bl	801495c <xTaskCheckForTimeOut>
 801359c:	4603      	mov	r3, r0
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d124      	bne.n	80135ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80135a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135a4:	f000 fcf2 	bl	8013f8c <prvIsQueueFull>
 80135a8:	4603      	mov	r3, r0
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d018      	beq.n	80135e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80135ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135b0:	3310      	adds	r3, #16
 80135b2:	687a      	ldr	r2, [r7, #4]
 80135b4:	4611      	mov	r1, r2
 80135b6:	4618      	mov	r0, r3
 80135b8:	f001 f934 	bl	8014824 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80135bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135be:	f000 fc7d 	bl	8013ebc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80135c2:	f000 ff73 	bl	80144ac <xTaskResumeAll>
 80135c6:	4603      	mov	r3, r0
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	f47f af7c 	bne.w	80134c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80135ce:	4b0c      	ldr	r3, [pc, #48]	; (8013600 <xQueueGenericSend+0x1f8>)
 80135d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135d4:	601a      	str	r2, [r3, #0]
 80135d6:	f3bf 8f4f 	dsb	sy
 80135da:	f3bf 8f6f 	isb	sy
 80135de:	e772      	b.n	80134c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80135e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135e2:	f000 fc6b 	bl	8013ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80135e6:	f000 ff61 	bl	80144ac <xTaskResumeAll>
 80135ea:	e76c      	b.n	80134c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80135ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135ee:	f000 fc65 	bl	8013ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80135f2:	f000 ff5b 	bl	80144ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80135f6:	2300      	movs	r3, #0
		}
	}
}
 80135f8:	4618      	mov	r0, r3
 80135fa:	3738      	adds	r7, #56	; 0x38
 80135fc:	46bd      	mov	sp, r7
 80135fe:	bd80      	pop	{r7, pc}
 8013600:	e000ed04 	.word	0xe000ed04

08013604 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b08e      	sub	sp, #56	; 0x38
 8013608:	af00      	add	r7, sp, #0
 801360a:	60f8      	str	r0, [r7, #12]
 801360c:	60b9      	str	r1, [r7, #8]
 801360e:	607a      	str	r2, [r7, #4]
 8013610:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013618:	2b00      	cmp	r3, #0
 801361a:	d10a      	bne.n	8013632 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801361c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013620:	f383 8811 	msr	BASEPRI, r3
 8013624:	f3bf 8f6f 	isb	sy
 8013628:	f3bf 8f4f 	dsb	sy
 801362c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801362e:	bf00      	nop
 8013630:	e7fe      	b.n	8013630 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013632:	68bb      	ldr	r3, [r7, #8]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d103      	bne.n	8013640 <xQueueGenericSendFromISR+0x3c>
 8013638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801363c:	2b00      	cmp	r3, #0
 801363e:	d101      	bne.n	8013644 <xQueueGenericSendFromISR+0x40>
 8013640:	2301      	movs	r3, #1
 8013642:	e000      	b.n	8013646 <xQueueGenericSendFromISR+0x42>
 8013644:	2300      	movs	r3, #0
 8013646:	2b00      	cmp	r3, #0
 8013648:	d10a      	bne.n	8013660 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801364a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801364e:	f383 8811 	msr	BASEPRI, r3
 8013652:	f3bf 8f6f 	isb	sy
 8013656:	f3bf 8f4f 	dsb	sy
 801365a:	623b      	str	r3, [r7, #32]
}
 801365c:	bf00      	nop
 801365e:	e7fe      	b.n	801365e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	2b02      	cmp	r3, #2
 8013664:	d103      	bne.n	801366e <xQueueGenericSendFromISR+0x6a>
 8013666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801366a:	2b01      	cmp	r3, #1
 801366c:	d101      	bne.n	8013672 <xQueueGenericSendFromISR+0x6e>
 801366e:	2301      	movs	r3, #1
 8013670:	e000      	b.n	8013674 <xQueueGenericSendFromISR+0x70>
 8013672:	2300      	movs	r3, #0
 8013674:	2b00      	cmp	r3, #0
 8013676:	d10a      	bne.n	801368e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013678:	f04f 0350 	mov.w	r3, #80	; 0x50
 801367c:	f383 8811 	msr	BASEPRI, r3
 8013680:	f3bf 8f6f 	isb	sy
 8013684:	f3bf 8f4f 	dsb	sy
 8013688:	61fb      	str	r3, [r7, #28]
}
 801368a:	bf00      	nop
 801368c:	e7fe      	b.n	801368c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801368e:	f001 fea7 	bl	80153e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013692:	f3ef 8211 	mrs	r2, BASEPRI
 8013696:	f04f 0350 	mov.w	r3, #80	; 0x50
 801369a:	f383 8811 	msr	BASEPRI, r3
 801369e:	f3bf 8f6f 	isb	sy
 80136a2:	f3bf 8f4f 	dsb	sy
 80136a6:	61ba      	str	r2, [r7, #24]
 80136a8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80136aa:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80136ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80136ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80136b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80136b6:	429a      	cmp	r2, r3
 80136b8:	d302      	bcc.n	80136c0 <xQueueGenericSendFromISR+0xbc>
 80136ba:	683b      	ldr	r3, [r7, #0]
 80136bc:	2b02      	cmp	r3, #2
 80136be:	d12c      	bne.n	801371a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80136c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80136c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80136ca:	683a      	ldr	r2, [r7, #0]
 80136cc:	68b9      	ldr	r1, [r7, #8]
 80136ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80136d0:	f000 fb64 	bl	8013d9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80136d4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80136d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136dc:	d112      	bne.n	8013704 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80136de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d016      	beq.n	8013714 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80136e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e8:	3324      	adds	r3, #36	; 0x24
 80136ea:	4618      	mov	r0, r3
 80136ec:	f001 f8be 	bl	801486c <xTaskRemoveFromEventList>
 80136f0:	4603      	mov	r3, r0
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d00e      	beq.n	8013714 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d00b      	beq.n	8013714 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	2201      	movs	r2, #1
 8013700:	601a      	str	r2, [r3, #0]
 8013702:	e007      	b.n	8013714 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013704:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013708:	3301      	adds	r3, #1
 801370a:	b2db      	uxtb	r3, r3
 801370c:	b25a      	sxtb	r2, r3
 801370e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013714:	2301      	movs	r3, #1
 8013716:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8013718:	e001      	b.n	801371e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801371a:	2300      	movs	r3, #0
 801371c:	637b      	str	r3, [r7, #52]	; 0x34
 801371e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013720:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013722:	693b      	ldr	r3, [r7, #16]
 8013724:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013728:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801372a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801372c:	4618      	mov	r0, r3
 801372e:	3738      	adds	r7, #56	; 0x38
 8013730:	46bd      	mov	sp, r7
 8013732:	bd80      	pop	{r7, pc}

08013734 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b08e      	sub	sp, #56	; 0x38
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013744:	2b00      	cmp	r3, #0
 8013746:	d10a      	bne.n	801375e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8013748:	f04f 0350 	mov.w	r3, #80	; 0x50
 801374c:	f383 8811 	msr	BASEPRI, r3
 8013750:	f3bf 8f6f 	isb	sy
 8013754:	f3bf 8f4f 	dsb	sy
 8013758:	623b      	str	r3, [r7, #32]
}
 801375a:	bf00      	nop
 801375c:	e7fe      	b.n	801375c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013762:	2b00      	cmp	r3, #0
 8013764:	d00a      	beq.n	801377c <xQueueGiveFromISR+0x48>
	__asm volatile
 8013766:	f04f 0350 	mov.w	r3, #80	; 0x50
 801376a:	f383 8811 	msr	BASEPRI, r3
 801376e:	f3bf 8f6f 	isb	sy
 8013772:	f3bf 8f4f 	dsb	sy
 8013776:	61fb      	str	r3, [r7, #28]
}
 8013778:	bf00      	nop
 801377a:	e7fe      	b.n	801377a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 801377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d103      	bne.n	801378c <xQueueGiveFromISR+0x58>
 8013784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013786:	685b      	ldr	r3, [r3, #4]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d101      	bne.n	8013790 <xQueueGiveFromISR+0x5c>
 801378c:	2301      	movs	r3, #1
 801378e:	e000      	b.n	8013792 <xQueueGiveFromISR+0x5e>
 8013790:	2300      	movs	r3, #0
 8013792:	2b00      	cmp	r3, #0
 8013794:	d10a      	bne.n	80137ac <xQueueGiveFromISR+0x78>
	__asm volatile
 8013796:	f04f 0350 	mov.w	r3, #80	; 0x50
 801379a:	f383 8811 	msr	BASEPRI, r3
 801379e:	f3bf 8f6f 	isb	sy
 80137a2:	f3bf 8f4f 	dsb	sy
 80137a6:	61bb      	str	r3, [r7, #24]
}
 80137a8:	bf00      	nop
 80137aa:	e7fe      	b.n	80137aa <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80137ac:	f001 fe18 	bl	80153e0 <vPortValidateInterruptPriority>
	__asm volatile
 80137b0:	f3ef 8211 	mrs	r2, BASEPRI
 80137b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137b8:	f383 8811 	msr	BASEPRI, r3
 80137bc:	f3bf 8f6f 	isb	sy
 80137c0:	f3bf 8f4f 	dsb	sy
 80137c4:	617a      	str	r2, [r7, #20]
 80137c6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80137c8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80137ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80137cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137d0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80137d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80137d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80137d8:	429a      	cmp	r2, r3
 80137da:	d22b      	bcs.n	8013834 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80137dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80137e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80137e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137e8:	1c5a      	adds	r2, r3, #1
 80137ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137ec:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80137ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80137f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137f6:	d112      	bne.n	801381e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80137f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d016      	beq.n	801382e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013802:	3324      	adds	r3, #36	; 0x24
 8013804:	4618      	mov	r0, r3
 8013806:	f001 f831 	bl	801486c <xTaskRemoveFromEventList>
 801380a:	4603      	mov	r3, r0
 801380c:	2b00      	cmp	r3, #0
 801380e:	d00e      	beq.n	801382e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d00b      	beq.n	801382e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	2201      	movs	r2, #1
 801381a:	601a      	str	r2, [r3, #0]
 801381c:	e007      	b.n	801382e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801381e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013822:	3301      	adds	r3, #1
 8013824:	b2db      	uxtb	r3, r3
 8013826:	b25a      	sxtb	r2, r3
 8013828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801382a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801382e:	2301      	movs	r3, #1
 8013830:	637b      	str	r3, [r7, #52]	; 0x34
 8013832:	e001      	b.n	8013838 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013834:	2300      	movs	r3, #0
 8013836:	637b      	str	r3, [r7, #52]	; 0x34
 8013838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801383a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	f383 8811 	msr	BASEPRI, r3
}
 8013842:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013846:	4618      	mov	r0, r3
 8013848:	3738      	adds	r7, #56	; 0x38
 801384a:	46bd      	mov	sp, r7
 801384c:	bd80      	pop	{r7, pc}
	...

08013850 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b08c      	sub	sp, #48	; 0x30
 8013854:	af00      	add	r7, sp, #0
 8013856:	60f8      	str	r0, [r7, #12]
 8013858:	60b9      	str	r1, [r7, #8]
 801385a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801385c:	2300      	movs	r3, #0
 801385e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013866:	2b00      	cmp	r3, #0
 8013868:	d10a      	bne.n	8013880 <xQueueReceive+0x30>
	__asm volatile
 801386a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801386e:	f383 8811 	msr	BASEPRI, r3
 8013872:	f3bf 8f6f 	isb	sy
 8013876:	f3bf 8f4f 	dsb	sy
 801387a:	623b      	str	r3, [r7, #32]
}
 801387c:	bf00      	nop
 801387e:	e7fe      	b.n	801387e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013880:	68bb      	ldr	r3, [r7, #8]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d103      	bne.n	801388e <xQueueReceive+0x3e>
 8013886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801388a:	2b00      	cmp	r3, #0
 801388c:	d101      	bne.n	8013892 <xQueueReceive+0x42>
 801388e:	2301      	movs	r3, #1
 8013890:	e000      	b.n	8013894 <xQueueReceive+0x44>
 8013892:	2300      	movs	r3, #0
 8013894:	2b00      	cmp	r3, #0
 8013896:	d10a      	bne.n	80138ae <xQueueReceive+0x5e>
	__asm volatile
 8013898:	f04f 0350 	mov.w	r3, #80	; 0x50
 801389c:	f383 8811 	msr	BASEPRI, r3
 80138a0:	f3bf 8f6f 	isb	sy
 80138a4:	f3bf 8f4f 	dsb	sy
 80138a8:	61fb      	str	r3, [r7, #28]
}
 80138aa:	bf00      	nop
 80138ac:	e7fe      	b.n	80138ac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80138ae:	f001 f9a1 	bl	8014bf4 <xTaskGetSchedulerState>
 80138b2:	4603      	mov	r3, r0
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d102      	bne.n	80138be <xQueueReceive+0x6e>
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d101      	bne.n	80138c2 <xQueueReceive+0x72>
 80138be:	2301      	movs	r3, #1
 80138c0:	e000      	b.n	80138c4 <xQueueReceive+0x74>
 80138c2:	2300      	movs	r3, #0
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d10a      	bne.n	80138de <xQueueReceive+0x8e>
	__asm volatile
 80138c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138cc:	f383 8811 	msr	BASEPRI, r3
 80138d0:	f3bf 8f6f 	isb	sy
 80138d4:	f3bf 8f4f 	dsb	sy
 80138d8:	61bb      	str	r3, [r7, #24]
}
 80138da:	bf00      	nop
 80138dc:	e7fe      	b.n	80138dc <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80138de:	f001 fcbd 	bl	801525c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80138e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80138e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d01f      	beq.n	801392e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80138ee:	68b9      	ldr	r1, [r7, #8]
 80138f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80138f2:	f000 fabd 	bl	8013e70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80138f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138f8:	1e5a      	subs	r2, r3, #1
 80138fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80138fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013900:	691b      	ldr	r3, [r3, #16]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d00f      	beq.n	8013926 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013908:	3310      	adds	r3, #16
 801390a:	4618      	mov	r0, r3
 801390c:	f000 ffae 	bl	801486c <xTaskRemoveFromEventList>
 8013910:	4603      	mov	r3, r0
 8013912:	2b00      	cmp	r3, #0
 8013914:	d007      	beq.n	8013926 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013916:	4b3d      	ldr	r3, [pc, #244]	; (8013a0c <xQueueReceive+0x1bc>)
 8013918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801391c:	601a      	str	r2, [r3, #0]
 801391e:	f3bf 8f4f 	dsb	sy
 8013922:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013926:	f001 fcc9 	bl	80152bc <vPortExitCritical>
				return pdPASS;
 801392a:	2301      	movs	r3, #1
 801392c:	e069      	b.n	8013a02 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d103      	bne.n	801393c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013934:	f001 fcc2 	bl	80152bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013938:	2300      	movs	r3, #0
 801393a:	e062      	b.n	8013a02 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 801393c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801393e:	2b00      	cmp	r3, #0
 8013940:	d106      	bne.n	8013950 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013942:	f107 0310 	add.w	r3, r7, #16
 8013946:	4618      	mov	r0, r3
 8013948:	f000 fff2 	bl	8014930 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801394c:	2301      	movs	r3, #1
 801394e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013950:	f001 fcb4 	bl	80152bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013954:	f000 fd9c 	bl	8014490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013958:	f001 fc80 	bl	801525c <vPortEnterCritical>
 801395c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801395e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013962:	b25b      	sxtb	r3, r3
 8013964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013968:	d103      	bne.n	8013972 <xQueueReceive+0x122>
 801396a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801396c:	2200      	movs	r2, #0
 801396e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013974:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013978:	b25b      	sxtb	r3, r3
 801397a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801397e:	d103      	bne.n	8013988 <xQueueReceive+0x138>
 8013980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013982:	2200      	movs	r2, #0
 8013984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013988:	f001 fc98 	bl	80152bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801398c:	1d3a      	adds	r2, r7, #4
 801398e:	f107 0310 	add.w	r3, r7, #16
 8013992:	4611      	mov	r1, r2
 8013994:	4618      	mov	r0, r3
 8013996:	f000 ffe1 	bl	801495c <xTaskCheckForTimeOut>
 801399a:	4603      	mov	r3, r0
 801399c:	2b00      	cmp	r3, #0
 801399e:	d123      	bne.n	80139e8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80139a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139a2:	f000 fadd 	bl	8013f60 <prvIsQueueEmpty>
 80139a6:	4603      	mov	r3, r0
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d017      	beq.n	80139dc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80139ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139ae:	3324      	adds	r3, #36	; 0x24
 80139b0:	687a      	ldr	r2, [r7, #4]
 80139b2:	4611      	mov	r1, r2
 80139b4:	4618      	mov	r0, r3
 80139b6:	f000 ff35 	bl	8014824 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80139ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139bc:	f000 fa7e 	bl	8013ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80139c0:	f000 fd74 	bl	80144ac <xTaskResumeAll>
 80139c4:	4603      	mov	r3, r0
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d189      	bne.n	80138de <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80139ca:	4b10      	ldr	r3, [pc, #64]	; (8013a0c <xQueueReceive+0x1bc>)
 80139cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139d0:	601a      	str	r2, [r3, #0]
 80139d2:	f3bf 8f4f 	dsb	sy
 80139d6:	f3bf 8f6f 	isb	sy
 80139da:	e780      	b.n	80138de <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80139dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139de:	f000 fa6d 	bl	8013ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80139e2:	f000 fd63 	bl	80144ac <xTaskResumeAll>
 80139e6:	e77a      	b.n	80138de <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80139e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139ea:	f000 fa67 	bl	8013ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80139ee:	f000 fd5d 	bl	80144ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80139f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139f4:	f000 fab4 	bl	8013f60 <prvIsQueueEmpty>
 80139f8:	4603      	mov	r3, r0
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	f43f af6f 	beq.w	80138de <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013a00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8013a02:	4618      	mov	r0, r3
 8013a04:	3730      	adds	r7, #48	; 0x30
 8013a06:	46bd      	mov	sp, r7
 8013a08:	bd80      	pop	{r7, pc}
 8013a0a:	bf00      	nop
 8013a0c:	e000ed04 	.word	0xe000ed04

08013a10 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b08e      	sub	sp, #56	; 0x38
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
 8013a18:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013a1a:	2300      	movs	r3, #0
 8013a1c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013a22:	2300      	movs	r3, #0
 8013a24:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d10a      	bne.n	8013a42 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8013a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a30:	f383 8811 	msr	BASEPRI, r3
 8013a34:	f3bf 8f6f 	isb	sy
 8013a38:	f3bf 8f4f 	dsb	sy
 8013a3c:	623b      	str	r3, [r7, #32]
}
 8013a3e:	bf00      	nop
 8013a40:	e7fe      	b.n	8013a40 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d00a      	beq.n	8013a60 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8013a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a4e:	f383 8811 	msr	BASEPRI, r3
 8013a52:	f3bf 8f6f 	isb	sy
 8013a56:	f3bf 8f4f 	dsb	sy
 8013a5a:	61fb      	str	r3, [r7, #28]
}
 8013a5c:	bf00      	nop
 8013a5e:	e7fe      	b.n	8013a5e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013a60:	f001 f8c8 	bl	8014bf4 <xTaskGetSchedulerState>
 8013a64:	4603      	mov	r3, r0
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d102      	bne.n	8013a70 <xQueueSemaphoreTake+0x60>
 8013a6a:	683b      	ldr	r3, [r7, #0]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d101      	bne.n	8013a74 <xQueueSemaphoreTake+0x64>
 8013a70:	2301      	movs	r3, #1
 8013a72:	e000      	b.n	8013a76 <xQueueSemaphoreTake+0x66>
 8013a74:	2300      	movs	r3, #0
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d10a      	bne.n	8013a90 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8013a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a7e:	f383 8811 	msr	BASEPRI, r3
 8013a82:	f3bf 8f6f 	isb	sy
 8013a86:	f3bf 8f4f 	dsb	sy
 8013a8a:	61bb      	str	r3, [r7, #24]
}
 8013a8c:	bf00      	nop
 8013a8e:	e7fe      	b.n	8013a8e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8013a90:	f001 fbe4 	bl	801525c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a98:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d024      	beq.n	8013aea <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aa2:	1e5a      	subs	r2, r3, #1
 8013aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aa6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d104      	bne.n	8013aba <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8013ab0:	f001 fa6a 	bl	8014f88 <pvTaskIncrementMutexHeldCount>
 8013ab4:	4602      	mov	r2, r0
 8013ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ab8:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013abc:	691b      	ldr	r3, [r3, #16]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d00f      	beq.n	8013ae2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ac4:	3310      	adds	r3, #16
 8013ac6:	4618      	mov	r0, r3
 8013ac8:	f000 fed0 	bl	801486c <xTaskRemoveFromEventList>
 8013acc:	4603      	mov	r3, r0
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d007      	beq.n	8013ae2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013ad2:	4b54      	ldr	r3, [pc, #336]	; (8013c24 <xQueueSemaphoreTake+0x214>)
 8013ad4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ad8:	601a      	str	r2, [r3, #0]
 8013ada:	f3bf 8f4f 	dsb	sy
 8013ade:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013ae2:	f001 fbeb 	bl	80152bc <vPortExitCritical>
				return pdPASS;
 8013ae6:	2301      	movs	r3, #1
 8013ae8:	e097      	b.n	8013c1a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013aea:	683b      	ldr	r3, [r7, #0]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d111      	bne.n	8013b14 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d00a      	beq.n	8013b0c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8013af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013afa:	f383 8811 	msr	BASEPRI, r3
 8013afe:	f3bf 8f6f 	isb	sy
 8013b02:	f3bf 8f4f 	dsb	sy
 8013b06:	617b      	str	r3, [r7, #20]
}
 8013b08:	bf00      	nop
 8013b0a:	e7fe      	b.n	8013b0a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013b0c:	f001 fbd6 	bl	80152bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013b10:	2300      	movs	r3, #0
 8013b12:	e082      	b.n	8013c1a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d106      	bne.n	8013b28 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013b1a:	f107 030c 	add.w	r3, r7, #12
 8013b1e:	4618      	mov	r0, r3
 8013b20:	f000 ff06 	bl	8014930 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013b24:	2301      	movs	r3, #1
 8013b26:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013b28:	f001 fbc8 	bl	80152bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013b2c:	f000 fcb0 	bl	8014490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013b30:	f001 fb94 	bl	801525c <vPortEnterCritical>
 8013b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013b3a:	b25b      	sxtb	r3, r3
 8013b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b40:	d103      	bne.n	8013b4a <xQueueSemaphoreTake+0x13a>
 8013b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b44:	2200      	movs	r2, #0
 8013b46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013b50:	b25b      	sxtb	r3, r3
 8013b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b56:	d103      	bne.n	8013b60 <xQueueSemaphoreTake+0x150>
 8013b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013b60:	f001 fbac 	bl	80152bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013b64:	463a      	mov	r2, r7
 8013b66:	f107 030c 	add.w	r3, r7, #12
 8013b6a:	4611      	mov	r1, r2
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	f000 fef5 	bl	801495c <xTaskCheckForTimeOut>
 8013b72:	4603      	mov	r3, r0
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d132      	bne.n	8013bde <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013b78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013b7a:	f000 f9f1 	bl	8013f60 <prvIsQueueEmpty>
 8013b7e:	4603      	mov	r3, r0
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d026      	beq.n	8013bd2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d109      	bne.n	8013ba0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8013b8c:	f001 fb66 	bl	801525c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8013b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b92:	685b      	ldr	r3, [r3, #4]
 8013b94:	4618      	mov	r0, r3
 8013b96:	f001 f84b 	bl	8014c30 <xTaskPriorityInherit>
 8013b9a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8013b9c:	f001 fb8e 	bl	80152bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ba2:	3324      	adds	r3, #36	; 0x24
 8013ba4:	683a      	ldr	r2, [r7, #0]
 8013ba6:	4611      	mov	r1, r2
 8013ba8:	4618      	mov	r0, r3
 8013baa:	f000 fe3b 	bl	8014824 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013bae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013bb0:	f000 f984 	bl	8013ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013bb4:	f000 fc7a 	bl	80144ac <xTaskResumeAll>
 8013bb8:	4603      	mov	r3, r0
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	f47f af68 	bne.w	8013a90 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8013bc0:	4b18      	ldr	r3, [pc, #96]	; (8013c24 <xQueueSemaphoreTake+0x214>)
 8013bc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013bc6:	601a      	str	r2, [r3, #0]
 8013bc8:	f3bf 8f4f 	dsb	sy
 8013bcc:	f3bf 8f6f 	isb	sy
 8013bd0:	e75e      	b.n	8013a90 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013bd2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013bd4:	f000 f972 	bl	8013ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013bd8:	f000 fc68 	bl	80144ac <xTaskResumeAll>
 8013bdc:	e758      	b.n	8013a90 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8013bde:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013be0:	f000 f96c 	bl	8013ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013be4:	f000 fc62 	bl	80144ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013be8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013bea:	f000 f9b9 	bl	8013f60 <prvIsQueueEmpty>
 8013bee:	4603      	mov	r3, r0
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	f43f af4d 	beq.w	8013a90 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d00d      	beq.n	8013c18 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8013bfc:	f001 fb2e 	bl	801525c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8013c00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013c02:	f000 f8b4 	bl	8013d6e <prvGetDisinheritPriorityAfterTimeout>
 8013c06:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8013c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c0a:	685b      	ldr	r3, [r3, #4]
 8013c0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013c0e:	4618      	mov	r0, r3
 8013c10:	f001 f91a 	bl	8014e48 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013c14:	f001 fb52 	bl	80152bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013c18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	3738      	adds	r7, #56	; 0x38
 8013c1e:	46bd      	mov	sp, r7
 8013c20:	bd80      	pop	{r7, pc}
 8013c22:	bf00      	nop
 8013c24:	e000ed04 	.word	0xe000ed04

08013c28 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b08e      	sub	sp, #56	; 0x38
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	60f8      	str	r0, [r7, #12]
 8013c30:	60b9      	str	r1, [r7, #8]
 8013c32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d10a      	bne.n	8013c54 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8013c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c42:	f383 8811 	msr	BASEPRI, r3
 8013c46:	f3bf 8f6f 	isb	sy
 8013c4a:	f3bf 8f4f 	dsb	sy
 8013c4e:	623b      	str	r3, [r7, #32]
}
 8013c50:	bf00      	nop
 8013c52:	e7fe      	b.n	8013c52 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013c54:	68bb      	ldr	r3, [r7, #8]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d103      	bne.n	8013c62 <xQueueReceiveFromISR+0x3a>
 8013c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d101      	bne.n	8013c66 <xQueueReceiveFromISR+0x3e>
 8013c62:	2301      	movs	r3, #1
 8013c64:	e000      	b.n	8013c68 <xQueueReceiveFromISR+0x40>
 8013c66:	2300      	movs	r3, #0
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d10a      	bne.n	8013c82 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c70:	f383 8811 	msr	BASEPRI, r3
 8013c74:	f3bf 8f6f 	isb	sy
 8013c78:	f3bf 8f4f 	dsb	sy
 8013c7c:	61fb      	str	r3, [r7, #28]
}
 8013c7e:	bf00      	nop
 8013c80:	e7fe      	b.n	8013c80 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013c82:	f001 fbad 	bl	80153e0 <vPortValidateInterruptPriority>
	__asm volatile
 8013c86:	f3ef 8211 	mrs	r2, BASEPRI
 8013c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c8e:	f383 8811 	msr	BASEPRI, r3
 8013c92:	f3bf 8f6f 	isb	sy
 8013c96:	f3bf 8f4f 	dsb	sy
 8013c9a:	61ba      	str	r2, [r7, #24]
 8013c9c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013c9e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ca6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d02f      	beq.n	8013d0e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013cb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013cb8:	68b9      	ldr	r1, [r7, #8]
 8013cba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013cbc:	f000 f8d8 	bl	8013e70 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cc2:	1e5a      	subs	r2, r3, #1
 8013cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cd0:	d112      	bne.n	8013cf8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cd4:	691b      	ldr	r3, [r3, #16]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d016      	beq.n	8013d08 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cdc:	3310      	adds	r3, #16
 8013cde:	4618      	mov	r0, r3
 8013ce0:	f000 fdc4 	bl	801486c <xTaskRemoveFromEventList>
 8013ce4:	4603      	mov	r3, r0
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d00e      	beq.n	8013d08 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d00b      	beq.n	8013d08 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	2201      	movs	r2, #1
 8013cf4:	601a      	str	r2, [r3, #0]
 8013cf6:	e007      	b.n	8013d08 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013cfc:	3301      	adds	r3, #1
 8013cfe:	b2db      	uxtb	r3, r3
 8013d00:	b25a      	sxtb	r2, r3
 8013d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013d08:	2301      	movs	r3, #1
 8013d0a:	637b      	str	r3, [r7, #52]	; 0x34
 8013d0c:	e001      	b.n	8013d12 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8013d0e:	2300      	movs	r3, #0
 8013d10:	637b      	str	r3, [r7, #52]	; 0x34
 8013d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d14:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013d16:	693b      	ldr	r3, [r7, #16]
 8013d18:	f383 8811 	msr	BASEPRI, r3
}
 8013d1c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013d20:	4618      	mov	r0, r3
 8013d22:	3738      	adds	r7, #56	; 0x38
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}

08013d28 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	b084      	sub	sp, #16
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d10a      	bne.n	8013d50 <vQueueDelete+0x28>
	__asm volatile
 8013d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d3e:	f383 8811 	msr	BASEPRI, r3
 8013d42:	f3bf 8f6f 	isb	sy
 8013d46:	f3bf 8f4f 	dsb	sy
 8013d4a:	60bb      	str	r3, [r7, #8]
}
 8013d4c:	bf00      	nop
 8013d4e:	e7fe      	b.n	8013d4e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8013d50:	68f8      	ldr	r0, [r7, #12]
 8013d52:	f000 f933 	bl	8013fbc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d102      	bne.n	8013d66 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8013d60:	68f8      	ldr	r0, [r7, #12]
 8013d62:	f001 fc3f 	bl	80155e4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013d66:	bf00      	nop
 8013d68:	3710      	adds	r7, #16
 8013d6a:	46bd      	mov	sp, r7
 8013d6c:	bd80      	pop	{r7, pc}

08013d6e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013d6e:	b480      	push	{r7}
 8013d70:	b085      	sub	sp, #20
 8013d72:	af00      	add	r7, sp, #0
 8013d74:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d006      	beq.n	8013d8c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	f1c3 0307 	rsb	r3, r3, #7
 8013d88:	60fb      	str	r3, [r7, #12]
 8013d8a:	e001      	b.n	8013d90 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013d90:	68fb      	ldr	r3, [r7, #12]
	}
 8013d92:	4618      	mov	r0, r3
 8013d94:	3714      	adds	r7, #20
 8013d96:	46bd      	mov	sp, r7
 8013d98:	bc80      	pop	{r7}
 8013d9a:	4770      	bx	lr

08013d9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013d9c:	b580      	push	{r7, lr}
 8013d9e:	b086      	sub	sp, #24
 8013da0:	af00      	add	r7, sp, #0
 8013da2:	60f8      	str	r0, [r7, #12]
 8013da4:	60b9      	str	r1, [r7, #8]
 8013da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013da8:	2300      	movs	r3, #0
 8013daa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013db0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d10d      	bne.n	8013dd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d14d      	bne.n	8013e5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	685b      	ldr	r3, [r3, #4]
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f000 ffb8 	bl	8014d3c <xTaskPriorityDisinherit>
 8013dcc:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	2200      	movs	r2, #0
 8013dd2:	605a      	str	r2, [r3, #4]
 8013dd4:	e043      	b.n	8013e5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d119      	bne.n	8013e10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	6898      	ldr	r0, [r3, #8]
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013de4:	461a      	mov	r2, r3
 8013de6:	68b9      	ldr	r1, [r7, #8]
 8013de8:	f002 f984 	bl	80160f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	689a      	ldr	r2, [r3, #8]
 8013df0:	68fb      	ldr	r3, [r7, #12]
 8013df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013df4:	441a      	add	r2, r3
 8013df6:	68fb      	ldr	r3, [r7, #12]
 8013df8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013dfa:	68fb      	ldr	r3, [r7, #12]
 8013dfc:	689a      	ldr	r2, [r3, #8]
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	685b      	ldr	r3, [r3, #4]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d32b      	bcc.n	8013e5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	681a      	ldr	r2, [r3, #0]
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	609a      	str	r2, [r3, #8]
 8013e0e:	e026      	b.n	8013e5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	68d8      	ldr	r0, [r3, #12]
 8013e14:	68fb      	ldr	r3, [r7, #12]
 8013e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e18:	461a      	mov	r2, r3
 8013e1a:	68b9      	ldr	r1, [r7, #8]
 8013e1c:	f002 f96a 	bl	80160f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	68da      	ldr	r2, [r3, #12]
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e28:	425b      	negs	r3, r3
 8013e2a:	441a      	add	r2, r3
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	68da      	ldr	r2, [r3, #12]
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	429a      	cmp	r2, r3
 8013e3a:	d207      	bcs.n	8013e4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	685a      	ldr	r2, [r3, #4]
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e44:	425b      	negs	r3, r3
 8013e46:	441a      	add	r2, r3
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	2b02      	cmp	r3, #2
 8013e50:	d105      	bne.n	8013e5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013e52:	693b      	ldr	r3, [r7, #16]
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d002      	beq.n	8013e5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013e58:	693b      	ldr	r3, [r7, #16]
 8013e5a:	3b01      	subs	r3, #1
 8013e5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013e5e:	693b      	ldr	r3, [r7, #16]
 8013e60:	1c5a      	adds	r2, r3, #1
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013e66:	697b      	ldr	r3, [r7, #20]
}
 8013e68:	4618      	mov	r0, r3
 8013e6a:	3718      	adds	r7, #24
 8013e6c:	46bd      	mov	sp, r7
 8013e6e:	bd80      	pop	{r7, pc}

08013e70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013e70:	b580      	push	{r7, lr}
 8013e72:	b082      	sub	sp, #8
 8013e74:	af00      	add	r7, sp, #0
 8013e76:	6078      	str	r0, [r7, #4]
 8013e78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d018      	beq.n	8013eb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	68da      	ldr	r2, [r3, #12]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e8a:	441a      	add	r2, r3
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	68da      	ldr	r2, [r3, #12]
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	685b      	ldr	r3, [r3, #4]
 8013e98:	429a      	cmp	r2, r3
 8013e9a:	d303      	bcc.n	8013ea4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	681a      	ldr	r2, [r3, #0]
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	68d9      	ldr	r1, [r3, #12]
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eac:	461a      	mov	r2, r3
 8013eae:	6838      	ldr	r0, [r7, #0]
 8013eb0:	f002 f920 	bl	80160f4 <memcpy>
	}
}
 8013eb4:	bf00      	nop
 8013eb6:	3708      	adds	r7, #8
 8013eb8:	46bd      	mov	sp, r7
 8013eba:	bd80      	pop	{r7, pc}

08013ebc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b084      	sub	sp, #16
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013ec4:	f001 f9ca 	bl	801525c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013ece:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013ed0:	e011      	b.n	8013ef6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d012      	beq.n	8013f00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	3324      	adds	r3, #36	; 0x24
 8013ede:	4618      	mov	r0, r3
 8013ee0:	f000 fcc4 	bl	801486c <xTaskRemoveFromEventList>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d001      	beq.n	8013eee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013eea:	f000 fd99 	bl	8014a20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013eee:	7bfb      	ldrb	r3, [r7, #15]
 8013ef0:	3b01      	subs	r3, #1
 8013ef2:	b2db      	uxtb	r3, r3
 8013ef4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	dce9      	bgt.n	8013ed2 <prvUnlockQueue+0x16>
 8013efe:	e000      	b.n	8013f02 <prvUnlockQueue+0x46>
					break;
 8013f00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	22ff      	movs	r2, #255	; 0xff
 8013f06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013f0a:	f001 f9d7 	bl	80152bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013f0e:	f001 f9a5 	bl	801525c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013f18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f1a:	e011      	b.n	8013f40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	691b      	ldr	r3, [r3, #16]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d012      	beq.n	8013f4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	3310      	adds	r3, #16
 8013f28:	4618      	mov	r0, r3
 8013f2a:	f000 fc9f 	bl	801486c <xTaskRemoveFromEventList>
 8013f2e:	4603      	mov	r3, r0
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d001      	beq.n	8013f38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013f34:	f000 fd74 	bl	8014a20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013f38:	7bbb      	ldrb	r3, [r7, #14]
 8013f3a:	3b01      	subs	r3, #1
 8013f3c:	b2db      	uxtb	r3, r3
 8013f3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	dce9      	bgt.n	8013f1c <prvUnlockQueue+0x60>
 8013f48:	e000      	b.n	8013f4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013f4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	22ff      	movs	r2, #255	; 0xff
 8013f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013f54:	f001 f9b2 	bl	80152bc <vPortExitCritical>
}
 8013f58:	bf00      	nop
 8013f5a:	3710      	adds	r7, #16
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}

08013f60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b084      	sub	sp, #16
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013f68:	f001 f978 	bl	801525c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d102      	bne.n	8013f7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013f74:	2301      	movs	r3, #1
 8013f76:	60fb      	str	r3, [r7, #12]
 8013f78:	e001      	b.n	8013f7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013f7e:	f001 f99d 	bl	80152bc <vPortExitCritical>

	return xReturn;
 8013f82:	68fb      	ldr	r3, [r7, #12]
}
 8013f84:	4618      	mov	r0, r3
 8013f86:	3710      	adds	r7, #16
 8013f88:	46bd      	mov	sp, r7
 8013f8a:	bd80      	pop	{r7, pc}

08013f8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b084      	sub	sp, #16
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013f94:	f001 f962 	bl	801525c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fa0:	429a      	cmp	r2, r3
 8013fa2:	d102      	bne.n	8013faa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013fa4:	2301      	movs	r3, #1
 8013fa6:	60fb      	str	r3, [r7, #12]
 8013fa8:	e001      	b.n	8013fae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013faa:	2300      	movs	r3, #0
 8013fac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013fae:	f001 f985 	bl	80152bc <vPortExitCritical>

	return xReturn;
 8013fb2:	68fb      	ldr	r3, [r7, #12]
}
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	3710      	adds	r7, #16
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bd80      	pop	{r7, pc}

08013fbc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8013fbc:	b480      	push	{r7}
 8013fbe:	b085      	sub	sp, #20
 8013fc0:	af00      	add	r7, sp, #0
 8013fc2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	60fb      	str	r3, [r7, #12]
 8013fc8:	e016      	b.n	8013ff8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8013fca:	4a10      	ldr	r2, [pc, #64]	; (801400c <vQueueUnregisterQueue+0x50>)
 8013fcc:	68fb      	ldr	r3, [r7, #12]
 8013fce:	00db      	lsls	r3, r3, #3
 8013fd0:	4413      	add	r3, r2
 8013fd2:	685b      	ldr	r3, [r3, #4]
 8013fd4:	687a      	ldr	r2, [r7, #4]
 8013fd6:	429a      	cmp	r2, r3
 8013fd8:	d10b      	bne.n	8013ff2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8013fda:	4a0c      	ldr	r2, [pc, #48]	; (801400c <vQueueUnregisterQueue+0x50>)
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	2100      	movs	r1, #0
 8013fe0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8013fe4:	4a09      	ldr	r2, [pc, #36]	; (801400c <vQueueUnregisterQueue+0x50>)
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	00db      	lsls	r3, r3, #3
 8013fea:	4413      	add	r3, r2
 8013fec:	2200      	movs	r2, #0
 8013fee:	605a      	str	r2, [r3, #4]
				break;
 8013ff0:	e006      	b.n	8014000 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	3301      	adds	r3, #1
 8013ff6:	60fb      	str	r3, [r7, #12]
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	2b07      	cmp	r3, #7
 8013ffc:	d9e5      	bls.n	8013fca <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8013ffe:	bf00      	nop
 8014000:	bf00      	nop
 8014002:	3714      	adds	r7, #20
 8014004:	46bd      	mov	sp, r7
 8014006:	bc80      	pop	{r7}
 8014008:	4770      	bx	lr
 801400a:	bf00      	nop
 801400c:	2000dd68 	.word	0x2000dd68

08014010 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014010:	b580      	push	{r7, lr}
 8014012:	b08e      	sub	sp, #56	; 0x38
 8014014:	af04      	add	r7, sp, #16
 8014016:	60f8      	str	r0, [r7, #12]
 8014018:	60b9      	str	r1, [r7, #8]
 801401a:	607a      	str	r2, [r7, #4]
 801401c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801401e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014020:	2b00      	cmp	r3, #0
 8014022:	d10a      	bne.n	801403a <xTaskCreateStatic+0x2a>
	__asm volatile
 8014024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014028:	f383 8811 	msr	BASEPRI, r3
 801402c:	f3bf 8f6f 	isb	sy
 8014030:	f3bf 8f4f 	dsb	sy
 8014034:	623b      	str	r3, [r7, #32]
}
 8014036:	bf00      	nop
 8014038:	e7fe      	b.n	8014038 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801403a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801403c:	2b00      	cmp	r3, #0
 801403e:	d10a      	bne.n	8014056 <xTaskCreateStatic+0x46>
	__asm volatile
 8014040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014044:	f383 8811 	msr	BASEPRI, r3
 8014048:	f3bf 8f6f 	isb	sy
 801404c:	f3bf 8f4f 	dsb	sy
 8014050:	61fb      	str	r3, [r7, #28]
}
 8014052:	bf00      	nop
 8014054:	e7fe      	b.n	8014054 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014056:	23b4      	movs	r3, #180	; 0xb4
 8014058:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801405a:	693b      	ldr	r3, [r7, #16]
 801405c:	2bb4      	cmp	r3, #180	; 0xb4
 801405e:	d00a      	beq.n	8014076 <xTaskCreateStatic+0x66>
	__asm volatile
 8014060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014064:	f383 8811 	msr	BASEPRI, r3
 8014068:	f3bf 8f6f 	isb	sy
 801406c:	f3bf 8f4f 	dsb	sy
 8014070:	61bb      	str	r3, [r7, #24]
}
 8014072:	bf00      	nop
 8014074:	e7fe      	b.n	8014074 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014078:	2b00      	cmp	r3, #0
 801407a:	d01e      	beq.n	80140ba <xTaskCreateStatic+0xaa>
 801407c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801407e:	2b00      	cmp	r3, #0
 8014080:	d01b      	beq.n	80140ba <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014084:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014088:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801408a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801408e:	2202      	movs	r2, #2
 8014090:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014094:	2300      	movs	r3, #0
 8014096:	9303      	str	r3, [sp, #12]
 8014098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801409a:	9302      	str	r3, [sp, #8]
 801409c:	f107 0314 	add.w	r3, r7, #20
 80140a0:	9301      	str	r3, [sp, #4]
 80140a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140a4:	9300      	str	r3, [sp, #0]
 80140a6:	683b      	ldr	r3, [r7, #0]
 80140a8:	687a      	ldr	r2, [r7, #4]
 80140aa:	68b9      	ldr	r1, [r7, #8]
 80140ac:	68f8      	ldr	r0, [r7, #12]
 80140ae:	f000 f851 	bl	8014154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80140b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80140b4:	f000 f8e4 	bl	8014280 <prvAddNewTaskToReadyList>
 80140b8:	e001      	b.n	80140be <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80140ba:	2300      	movs	r3, #0
 80140bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80140be:	697b      	ldr	r3, [r7, #20]
	}
 80140c0:	4618      	mov	r0, r3
 80140c2:	3728      	adds	r7, #40	; 0x28
 80140c4:	46bd      	mov	sp, r7
 80140c6:	bd80      	pop	{r7, pc}

080140c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b08c      	sub	sp, #48	; 0x30
 80140cc:	af04      	add	r7, sp, #16
 80140ce:	60f8      	str	r0, [r7, #12]
 80140d0:	60b9      	str	r1, [r7, #8]
 80140d2:	603b      	str	r3, [r7, #0]
 80140d4:	4613      	mov	r3, r2
 80140d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80140d8:	88fb      	ldrh	r3, [r7, #6]
 80140da:	009b      	lsls	r3, r3, #2
 80140dc:	4618      	mov	r0, r3
 80140de:	f001 f9bd 	bl	801545c <pvPortMalloc>
 80140e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80140e4:	697b      	ldr	r3, [r7, #20]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d00e      	beq.n	8014108 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80140ea:	20b4      	movs	r0, #180	; 0xb4
 80140ec:	f001 f9b6 	bl	801545c <pvPortMalloc>
 80140f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80140f2:	69fb      	ldr	r3, [r7, #28]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d003      	beq.n	8014100 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80140f8:	69fb      	ldr	r3, [r7, #28]
 80140fa:	697a      	ldr	r2, [r7, #20]
 80140fc:	631a      	str	r2, [r3, #48]	; 0x30
 80140fe:	e005      	b.n	801410c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014100:	6978      	ldr	r0, [r7, #20]
 8014102:	f001 fa6f 	bl	80155e4 <vPortFree>
 8014106:	e001      	b.n	801410c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014108:	2300      	movs	r3, #0
 801410a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801410c:	69fb      	ldr	r3, [r7, #28]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d017      	beq.n	8014142 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014112:	69fb      	ldr	r3, [r7, #28]
 8014114:	2200      	movs	r2, #0
 8014116:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801411a:	88fa      	ldrh	r2, [r7, #6]
 801411c:	2300      	movs	r3, #0
 801411e:	9303      	str	r3, [sp, #12]
 8014120:	69fb      	ldr	r3, [r7, #28]
 8014122:	9302      	str	r3, [sp, #8]
 8014124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014126:	9301      	str	r3, [sp, #4]
 8014128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801412a:	9300      	str	r3, [sp, #0]
 801412c:	683b      	ldr	r3, [r7, #0]
 801412e:	68b9      	ldr	r1, [r7, #8]
 8014130:	68f8      	ldr	r0, [r7, #12]
 8014132:	f000 f80f 	bl	8014154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014136:	69f8      	ldr	r0, [r7, #28]
 8014138:	f000 f8a2 	bl	8014280 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801413c:	2301      	movs	r3, #1
 801413e:	61bb      	str	r3, [r7, #24]
 8014140:	e002      	b.n	8014148 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014142:	f04f 33ff 	mov.w	r3, #4294967295
 8014146:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014148:	69bb      	ldr	r3, [r7, #24]
	}
 801414a:	4618      	mov	r0, r3
 801414c:	3720      	adds	r7, #32
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
	...

08014154 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b088      	sub	sp, #32
 8014158:	af00      	add	r7, sp, #0
 801415a:	60f8      	str	r0, [r7, #12]
 801415c:	60b9      	str	r1, [r7, #8]
 801415e:	607a      	str	r2, [r7, #4]
 8014160:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8014162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801416c:	3b01      	subs	r3, #1
 801416e:	009b      	lsls	r3, r3, #2
 8014170:	4413      	add	r3, r2
 8014172:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8014174:	69bb      	ldr	r3, [r7, #24]
 8014176:	f023 0307 	bic.w	r3, r3, #7
 801417a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801417c:	69bb      	ldr	r3, [r7, #24]
 801417e:	f003 0307 	and.w	r3, r3, #7
 8014182:	2b00      	cmp	r3, #0
 8014184:	d00a      	beq.n	801419c <prvInitialiseNewTask+0x48>
	__asm volatile
 8014186:	f04f 0350 	mov.w	r3, #80	; 0x50
 801418a:	f383 8811 	msr	BASEPRI, r3
 801418e:	f3bf 8f6f 	isb	sy
 8014192:	f3bf 8f4f 	dsb	sy
 8014196:	617b      	str	r3, [r7, #20]
}
 8014198:	bf00      	nop
 801419a:	e7fe      	b.n	801419a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801419c:	2300      	movs	r3, #0
 801419e:	61fb      	str	r3, [r7, #28]
 80141a0:	e012      	b.n	80141c8 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80141a2:	68ba      	ldr	r2, [r7, #8]
 80141a4:	69fb      	ldr	r3, [r7, #28]
 80141a6:	4413      	add	r3, r2
 80141a8:	7819      	ldrb	r1, [r3, #0]
 80141aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80141ac:	69fb      	ldr	r3, [r7, #28]
 80141ae:	4413      	add	r3, r2
 80141b0:	3334      	adds	r3, #52	; 0x34
 80141b2:	460a      	mov	r2, r1
 80141b4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80141b6:	68ba      	ldr	r2, [r7, #8]
 80141b8:	69fb      	ldr	r3, [r7, #28]
 80141ba:	4413      	add	r3, r2
 80141bc:	781b      	ldrb	r3, [r3, #0]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d006      	beq.n	80141d0 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80141c2:	69fb      	ldr	r3, [r7, #28]
 80141c4:	3301      	adds	r3, #1
 80141c6:	61fb      	str	r3, [r7, #28]
 80141c8:	69fb      	ldr	r3, [r7, #28]
 80141ca:	2b0f      	cmp	r3, #15
 80141cc:	d9e9      	bls.n	80141a2 <prvInitialiseNewTask+0x4e>
 80141ce:	e000      	b.n	80141d2 <prvInitialiseNewTask+0x7e>
		{
			break;
 80141d0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80141d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141d4:	2200      	movs	r2, #0
 80141d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80141da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141dc:	2b06      	cmp	r3, #6
 80141de:	d901      	bls.n	80141e4 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80141e0:	2306      	movs	r3, #6
 80141e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80141e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80141e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80141ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80141ee:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80141f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141f2:	2200      	movs	r2, #0
 80141f4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80141f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141f8:	3304      	adds	r3, #4
 80141fa:	4618      	mov	r0, r3
 80141fc:	f7fe ff37 	bl	801306e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014202:	3318      	adds	r3, #24
 8014204:	4618      	mov	r0, r3
 8014206:	f7fe ff32 	bl	801306e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801420a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801420c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801420e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014212:	f1c3 0207 	rsb	r2, r3, #7
 8014216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014218:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801421a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801421c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801421e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014222:	2200      	movs	r2, #0
 8014224:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801422a:	2200      	movs	r2, #0
 801422c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014232:	334c      	adds	r3, #76	; 0x4c
 8014234:	2260      	movs	r2, #96	; 0x60
 8014236:	2100      	movs	r1, #0
 8014238:	4618      	mov	r0, r3
 801423a:	f001 ff69 	bl	8016110 <memset>
 801423e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014240:	4a0c      	ldr	r2, [pc, #48]	; (8014274 <prvInitialiseNewTask+0x120>)
 8014242:	651a      	str	r2, [r3, #80]	; 0x50
 8014244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014246:	4a0c      	ldr	r2, [pc, #48]	; (8014278 <prvInitialiseNewTask+0x124>)
 8014248:	655a      	str	r2, [r3, #84]	; 0x54
 801424a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801424c:	4a0b      	ldr	r2, [pc, #44]	; (801427c <prvInitialiseNewTask+0x128>)
 801424e:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014250:	683a      	ldr	r2, [r7, #0]
 8014252:	68f9      	ldr	r1, [r7, #12]
 8014254:	69b8      	ldr	r0, [r7, #24]
 8014256:	f000 ff11 	bl	801507c <pxPortInitialiseStack>
 801425a:	4602      	mov	r2, r0
 801425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801425e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8014260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014262:	2b00      	cmp	r3, #0
 8014264:	d002      	beq.n	801426c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801426a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801426c:	bf00      	nop
 801426e:	3720      	adds	r7, #32
 8014270:	46bd      	mov	sp, r7
 8014272:	bd80      	pop	{r7, pc}
 8014274:	0801a9e0 	.word	0x0801a9e0
 8014278:	0801aa00 	.word	0x0801aa00
 801427c:	0801a9c0 	.word	0x0801a9c0

08014280 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014280:	b580      	push	{r7, lr}
 8014282:	b082      	sub	sp, #8
 8014284:	af00      	add	r7, sp, #0
 8014286:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014288:	f000 ffe8 	bl	801525c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801428c:	4b2a      	ldr	r3, [pc, #168]	; (8014338 <prvAddNewTaskToReadyList+0xb8>)
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	3301      	adds	r3, #1
 8014292:	4a29      	ldr	r2, [pc, #164]	; (8014338 <prvAddNewTaskToReadyList+0xb8>)
 8014294:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014296:	4b29      	ldr	r3, [pc, #164]	; (801433c <prvAddNewTaskToReadyList+0xbc>)
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d109      	bne.n	80142b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801429e:	4a27      	ldr	r2, [pc, #156]	; (801433c <prvAddNewTaskToReadyList+0xbc>)
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80142a4:	4b24      	ldr	r3, [pc, #144]	; (8014338 <prvAddNewTaskToReadyList+0xb8>)
 80142a6:	681b      	ldr	r3, [r3, #0]
 80142a8:	2b01      	cmp	r3, #1
 80142aa:	d110      	bne.n	80142ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80142ac:	f000 fbdc 	bl	8014a68 <prvInitialiseTaskLists>
 80142b0:	e00d      	b.n	80142ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80142b2:	4b23      	ldr	r3, [pc, #140]	; (8014340 <prvAddNewTaskToReadyList+0xc0>)
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d109      	bne.n	80142ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80142ba:	4b20      	ldr	r3, [pc, #128]	; (801433c <prvAddNewTaskToReadyList+0xbc>)
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142c4:	429a      	cmp	r2, r3
 80142c6:	d802      	bhi.n	80142ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80142c8:	4a1c      	ldr	r2, [pc, #112]	; (801433c <prvAddNewTaskToReadyList+0xbc>)
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80142ce:	4b1d      	ldr	r3, [pc, #116]	; (8014344 <prvAddNewTaskToReadyList+0xc4>)
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	3301      	adds	r3, #1
 80142d4:	4a1b      	ldr	r2, [pc, #108]	; (8014344 <prvAddNewTaskToReadyList+0xc4>)
 80142d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142dc:	2201      	movs	r2, #1
 80142de:	409a      	lsls	r2, r3
 80142e0:	4b19      	ldr	r3, [pc, #100]	; (8014348 <prvAddNewTaskToReadyList+0xc8>)
 80142e2:	681b      	ldr	r3, [r3, #0]
 80142e4:	4313      	orrs	r3, r2
 80142e6:	4a18      	ldr	r2, [pc, #96]	; (8014348 <prvAddNewTaskToReadyList+0xc8>)
 80142e8:	6013      	str	r3, [r2, #0]
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80142ee:	4613      	mov	r3, r2
 80142f0:	009b      	lsls	r3, r3, #2
 80142f2:	4413      	add	r3, r2
 80142f4:	009b      	lsls	r3, r3, #2
 80142f6:	4a15      	ldr	r2, [pc, #84]	; (801434c <prvAddNewTaskToReadyList+0xcc>)
 80142f8:	441a      	add	r2, r3
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	3304      	adds	r3, #4
 80142fe:	4619      	mov	r1, r3
 8014300:	4610      	mov	r0, r2
 8014302:	f7fe fec0 	bl	8013086 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014306:	f000 ffd9 	bl	80152bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801430a:	4b0d      	ldr	r3, [pc, #52]	; (8014340 <prvAddNewTaskToReadyList+0xc0>)
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d00e      	beq.n	8014330 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014312:	4b0a      	ldr	r3, [pc, #40]	; (801433c <prvAddNewTaskToReadyList+0xbc>)
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801431c:	429a      	cmp	r2, r3
 801431e:	d207      	bcs.n	8014330 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014320:	4b0b      	ldr	r3, [pc, #44]	; (8014350 <prvAddNewTaskToReadyList+0xd0>)
 8014322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014326:	601a      	str	r2, [r3, #0]
 8014328:	f3bf 8f4f 	dsb	sy
 801432c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014330:	bf00      	nop
 8014332:	3708      	adds	r7, #8
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}
 8014338:	20005820 	.word	0x20005820
 801433c:	20005720 	.word	0x20005720
 8014340:	2000582c 	.word	0x2000582c
 8014344:	2000583c 	.word	0x2000583c
 8014348:	20005828 	.word	0x20005828
 801434c:	20005724 	.word	0x20005724
 8014350:	e000ed04 	.word	0xe000ed04

08014354 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014354:	b580      	push	{r7, lr}
 8014356:	b084      	sub	sp, #16
 8014358:	af00      	add	r7, sp, #0
 801435a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801435c:	2300      	movs	r3, #0
 801435e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d017      	beq.n	8014396 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014366:	4b13      	ldr	r3, [pc, #76]	; (80143b4 <vTaskDelay+0x60>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d00a      	beq.n	8014384 <vTaskDelay+0x30>
	__asm volatile
 801436e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014372:	f383 8811 	msr	BASEPRI, r3
 8014376:	f3bf 8f6f 	isb	sy
 801437a:	f3bf 8f4f 	dsb	sy
 801437e:	60bb      	str	r3, [r7, #8]
}
 8014380:	bf00      	nop
 8014382:	e7fe      	b.n	8014382 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014384:	f000 f884 	bl	8014490 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014388:	2100      	movs	r1, #0
 801438a:	6878      	ldr	r0, [r7, #4]
 801438c:	f000 fe10 	bl	8014fb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014390:	f000 f88c 	bl	80144ac <xTaskResumeAll>
 8014394:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	2b00      	cmp	r3, #0
 801439a:	d107      	bne.n	80143ac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801439c:	4b06      	ldr	r3, [pc, #24]	; (80143b8 <vTaskDelay+0x64>)
 801439e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80143a2:	601a      	str	r2, [r3, #0]
 80143a4:	f3bf 8f4f 	dsb	sy
 80143a8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80143ac:	bf00      	nop
 80143ae:	3710      	adds	r7, #16
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bd80      	pop	{r7, pc}
 80143b4:	20005848 	.word	0x20005848
 80143b8:	e000ed04 	.word	0xe000ed04

080143bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80143bc:	b580      	push	{r7, lr}
 80143be:	b08a      	sub	sp, #40	; 0x28
 80143c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80143c2:	2300      	movs	r3, #0
 80143c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80143c6:	2300      	movs	r3, #0
 80143c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80143ca:	463a      	mov	r2, r7
 80143cc:	1d39      	adds	r1, r7, #4
 80143ce:	f107 0308 	add.w	r3, r7, #8
 80143d2:	4618      	mov	r0, r3
 80143d4:	f7ed f8c4 	bl	8001560 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80143d8:	6839      	ldr	r1, [r7, #0]
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	68ba      	ldr	r2, [r7, #8]
 80143de:	9202      	str	r2, [sp, #8]
 80143e0:	9301      	str	r3, [sp, #4]
 80143e2:	2300      	movs	r3, #0
 80143e4:	9300      	str	r3, [sp, #0]
 80143e6:	2300      	movs	r3, #0
 80143e8:	460a      	mov	r2, r1
 80143ea:	4921      	ldr	r1, [pc, #132]	; (8014470 <vTaskStartScheduler+0xb4>)
 80143ec:	4821      	ldr	r0, [pc, #132]	; (8014474 <vTaskStartScheduler+0xb8>)
 80143ee:	f7ff fe0f 	bl	8014010 <xTaskCreateStatic>
 80143f2:	4603      	mov	r3, r0
 80143f4:	4a20      	ldr	r2, [pc, #128]	; (8014478 <vTaskStartScheduler+0xbc>)
 80143f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80143f8:	4b1f      	ldr	r3, [pc, #124]	; (8014478 <vTaskStartScheduler+0xbc>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d002      	beq.n	8014406 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014400:	2301      	movs	r3, #1
 8014402:	617b      	str	r3, [r7, #20]
 8014404:	e001      	b.n	801440a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014406:	2300      	movs	r3, #0
 8014408:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801440a:	697b      	ldr	r3, [r7, #20]
 801440c:	2b01      	cmp	r3, #1
 801440e:	d11b      	bne.n	8014448 <vTaskStartScheduler+0x8c>
	__asm volatile
 8014410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014414:	f383 8811 	msr	BASEPRI, r3
 8014418:	f3bf 8f6f 	isb	sy
 801441c:	f3bf 8f4f 	dsb	sy
 8014420:	613b      	str	r3, [r7, #16]
}
 8014422:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014424:	4b15      	ldr	r3, [pc, #84]	; (801447c <vTaskStartScheduler+0xc0>)
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	334c      	adds	r3, #76	; 0x4c
 801442a:	4a15      	ldr	r2, [pc, #84]	; (8014480 <vTaskStartScheduler+0xc4>)
 801442c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801442e:	4b15      	ldr	r3, [pc, #84]	; (8014484 <vTaskStartScheduler+0xc8>)
 8014430:	f04f 32ff 	mov.w	r2, #4294967295
 8014434:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014436:	4b14      	ldr	r3, [pc, #80]	; (8014488 <vTaskStartScheduler+0xcc>)
 8014438:	2201      	movs	r2, #1
 801443a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 801443c:	4b13      	ldr	r3, [pc, #76]	; (801448c <vTaskStartScheduler+0xd0>)
 801443e:	2200      	movs	r2, #0
 8014440:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014442:	f000 fe99 	bl	8015178 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014446:	e00e      	b.n	8014466 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014448:	697b      	ldr	r3, [r7, #20]
 801444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801444e:	d10a      	bne.n	8014466 <vTaskStartScheduler+0xaa>
	__asm volatile
 8014450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014454:	f383 8811 	msr	BASEPRI, r3
 8014458:	f3bf 8f6f 	isb	sy
 801445c:	f3bf 8f4f 	dsb	sy
 8014460:	60fb      	str	r3, [r7, #12]
}
 8014462:	bf00      	nop
 8014464:	e7fe      	b.n	8014464 <vTaskStartScheduler+0xa8>
}
 8014466:	bf00      	nop
 8014468:	3718      	adds	r7, #24
 801446a:	46bd      	mov	sp, r7
 801446c:	bd80      	pop	{r7, pc}
 801446e:	bf00      	nop
 8014470:	0801a900 	.word	0x0801a900
 8014474:	08014a39 	.word	0x08014a39
 8014478:	20005844 	.word	0x20005844
 801447c:	20005720 	.word	0x20005720
 8014480:	20000238 	.word	0x20000238
 8014484:	20005840 	.word	0x20005840
 8014488:	2000582c 	.word	0x2000582c
 801448c:	20005824 	.word	0x20005824

08014490 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014490:	b480      	push	{r7}
 8014492:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8014494:	4b04      	ldr	r3, [pc, #16]	; (80144a8 <vTaskSuspendAll+0x18>)
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	3301      	adds	r3, #1
 801449a:	4a03      	ldr	r2, [pc, #12]	; (80144a8 <vTaskSuspendAll+0x18>)
 801449c:	6013      	str	r3, [r2, #0]
}
 801449e:	bf00      	nop
 80144a0:	46bd      	mov	sp, r7
 80144a2:	bc80      	pop	{r7}
 80144a4:	4770      	bx	lr
 80144a6:	bf00      	nop
 80144a8:	20005848 	.word	0x20005848

080144ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b084      	sub	sp, #16
 80144b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80144b2:	2300      	movs	r3, #0
 80144b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80144b6:	2300      	movs	r3, #0
 80144b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80144ba:	4b41      	ldr	r3, [pc, #260]	; (80145c0 <xTaskResumeAll+0x114>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d10a      	bne.n	80144d8 <xTaskResumeAll+0x2c>
	__asm volatile
 80144c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144c6:	f383 8811 	msr	BASEPRI, r3
 80144ca:	f3bf 8f6f 	isb	sy
 80144ce:	f3bf 8f4f 	dsb	sy
 80144d2:	603b      	str	r3, [r7, #0]
}
 80144d4:	bf00      	nop
 80144d6:	e7fe      	b.n	80144d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80144d8:	f000 fec0 	bl	801525c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80144dc:	4b38      	ldr	r3, [pc, #224]	; (80145c0 <xTaskResumeAll+0x114>)
 80144de:	681b      	ldr	r3, [r3, #0]
 80144e0:	3b01      	subs	r3, #1
 80144e2:	4a37      	ldr	r2, [pc, #220]	; (80145c0 <xTaskResumeAll+0x114>)
 80144e4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80144e6:	4b36      	ldr	r3, [pc, #216]	; (80145c0 <xTaskResumeAll+0x114>)
 80144e8:	681b      	ldr	r3, [r3, #0]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d161      	bne.n	80145b2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80144ee:	4b35      	ldr	r3, [pc, #212]	; (80145c4 <xTaskResumeAll+0x118>)
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d05d      	beq.n	80145b2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80144f6:	e02e      	b.n	8014556 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80144f8:	4b33      	ldr	r3, [pc, #204]	; (80145c8 <xTaskResumeAll+0x11c>)
 80144fa:	68db      	ldr	r3, [r3, #12]
 80144fc:	68db      	ldr	r3, [r3, #12]
 80144fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	3318      	adds	r3, #24
 8014504:	4618      	mov	r0, r3
 8014506:	f7fe fe19 	bl	801313c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801450a:	68fb      	ldr	r3, [r7, #12]
 801450c:	3304      	adds	r3, #4
 801450e:	4618      	mov	r0, r3
 8014510:	f7fe fe14 	bl	801313c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014518:	2201      	movs	r2, #1
 801451a:	409a      	lsls	r2, r3
 801451c:	4b2b      	ldr	r3, [pc, #172]	; (80145cc <xTaskResumeAll+0x120>)
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	4313      	orrs	r3, r2
 8014522:	4a2a      	ldr	r2, [pc, #168]	; (80145cc <xTaskResumeAll+0x120>)
 8014524:	6013      	str	r3, [r2, #0]
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801452a:	4613      	mov	r3, r2
 801452c:	009b      	lsls	r3, r3, #2
 801452e:	4413      	add	r3, r2
 8014530:	009b      	lsls	r3, r3, #2
 8014532:	4a27      	ldr	r2, [pc, #156]	; (80145d0 <xTaskResumeAll+0x124>)
 8014534:	441a      	add	r2, r3
 8014536:	68fb      	ldr	r3, [r7, #12]
 8014538:	3304      	adds	r3, #4
 801453a:	4619      	mov	r1, r3
 801453c:	4610      	mov	r0, r2
 801453e:	f7fe fda2 	bl	8013086 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014546:	4b23      	ldr	r3, [pc, #140]	; (80145d4 <xTaskResumeAll+0x128>)
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801454c:	429a      	cmp	r2, r3
 801454e:	d302      	bcc.n	8014556 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8014550:	4b21      	ldr	r3, [pc, #132]	; (80145d8 <xTaskResumeAll+0x12c>)
 8014552:	2201      	movs	r2, #1
 8014554:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014556:	4b1c      	ldr	r3, [pc, #112]	; (80145c8 <xTaskResumeAll+0x11c>)
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d1cc      	bne.n	80144f8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d001      	beq.n	8014568 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014564:	f000 fb22 	bl	8014bac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8014568:	4b1c      	ldr	r3, [pc, #112]	; (80145dc <xTaskResumeAll+0x130>)
 801456a:	681b      	ldr	r3, [r3, #0]
 801456c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d010      	beq.n	8014596 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014574:	f000 f836 	bl	80145e4 <xTaskIncrementTick>
 8014578:	4603      	mov	r3, r0
 801457a:	2b00      	cmp	r3, #0
 801457c:	d002      	beq.n	8014584 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 801457e:	4b16      	ldr	r3, [pc, #88]	; (80145d8 <xTaskResumeAll+0x12c>)
 8014580:	2201      	movs	r2, #1
 8014582:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	3b01      	subs	r3, #1
 8014588:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	2b00      	cmp	r3, #0
 801458e:	d1f1      	bne.n	8014574 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8014590:	4b12      	ldr	r3, [pc, #72]	; (80145dc <xTaskResumeAll+0x130>)
 8014592:	2200      	movs	r2, #0
 8014594:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014596:	4b10      	ldr	r3, [pc, #64]	; (80145d8 <xTaskResumeAll+0x12c>)
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	2b00      	cmp	r3, #0
 801459c:	d009      	beq.n	80145b2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801459e:	2301      	movs	r3, #1
 80145a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80145a2:	4b0f      	ldr	r3, [pc, #60]	; (80145e0 <xTaskResumeAll+0x134>)
 80145a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80145a8:	601a      	str	r2, [r3, #0]
 80145aa:	f3bf 8f4f 	dsb	sy
 80145ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80145b2:	f000 fe83 	bl	80152bc <vPortExitCritical>

	return xAlreadyYielded;
 80145b6:	68bb      	ldr	r3, [r7, #8]
}
 80145b8:	4618      	mov	r0, r3
 80145ba:	3710      	adds	r7, #16
 80145bc:	46bd      	mov	sp, r7
 80145be:	bd80      	pop	{r7, pc}
 80145c0:	20005848 	.word	0x20005848
 80145c4:	20005820 	.word	0x20005820
 80145c8:	200057e0 	.word	0x200057e0
 80145cc:	20005828 	.word	0x20005828
 80145d0:	20005724 	.word	0x20005724
 80145d4:	20005720 	.word	0x20005720
 80145d8:	20005834 	.word	0x20005834
 80145dc:	20005830 	.word	0x20005830
 80145e0:	e000ed04 	.word	0xe000ed04

080145e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b086      	sub	sp, #24
 80145e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80145ea:	2300      	movs	r3, #0
 80145ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80145ee:	4b51      	ldr	r3, [pc, #324]	; (8014734 <xTaskIncrementTick+0x150>)
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	f040 808d 	bne.w	8014712 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80145f8:	4b4f      	ldr	r3, [pc, #316]	; (8014738 <xTaskIncrementTick+0x154>)
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	3301      	adds	r3, #1
 80145fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014600:	4a4d      	ldr	r2, [pc, #308]	; (8014738 <xTaskIncrementTick+0x154>)
 8014602:	693b      	ldr	r3, [r7, #16]
 8014604:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014606:	693b      	ldr	r3, [r7, #16]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d120      	bne.n	801464e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801460c:	4b4b      	ldr	r3, [pc, #300]	; (801473c <xTaskIncrementTick+0x158>)
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	681b      	ldr	r3, [r3, #0]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d00a      	beq.n	801462c <xTaskIncrementTick+0x48>
	__asm volatile
 8014616:	f04f 0350 	mov.w	r3, #80	; 0x50
 801461a:	f383 8811 	msr	BASEPRI, r3
 801461e:	f3bf 8f6f 	isb	sy
 8014622:	f3bf 8f4f 	dsb	sy
 8014626:	603b      	str	r3, [r7, #0]
}
 8014628:	bf00      	nop
 801462a:	e7fe      	b.n	801462a <xTaskIncrementTick+0x46>
 801462c:	4b43      	ldr	r3, [pc, #268]	; (801473c <xTaskIncrementTick+0x158>)
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	60fb      	str	r3, [r7, #12]
 8014632:	4b43      	ldr	r3, [pc, #268]	; (8014740 <xTaskIncrementTick+0x15c>)
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	4a41      	ldr	r2, [pc, #260]	; (801473c <xTaskIncrementTick+0x158>)
 8014638:	6013      	str	r3, [r2, #0]
 801463a:	4a41      	ldr	r2, [pc, #260]	; (8014740 <xTaskIncrementTick+0x15c>)
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	6013      	str	r3, [r2, #0]
 8014640:	4b40      	ldr	r3, [pc, #256]	; (8014744 <xTaskIncrementTick+0x160>)
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	3301      	adds	r3, #1
 8014646:	4a3f      	ldr	r2, [pc, #252]	; (8014744 <xTaskIncrementTick+0x160>)
 8014648:	6013      	str	r3, [r2, #0]
 801464a:	f000 faaf 	bl	8014bac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801464e:	4b3e      	ldr	r3, [pc, #248]	; (8014748 <xTaskIncrementTick+0x164>)
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	693a      	ldr	r2, [r7, #16]
 8014654:	429a      	cmp	r2, r3
 8014656:	d34d      	bcc.n	80146f4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014658:	4b38      	ldr	r3, [pc, #224]	; (801473c <xTaskIncrementTick+0x158>)
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d101      	bne.n	8014666 <xTaskIncrementTick+0x82>
 8014662:	2301      	movs	r3, #1
 8014664:	e000      	b.n	8014668 <xTaskIncrementTick+0x84>
 8014666:	2300      	movs	r3, #0
 8014668:	2b00      	cmp	r3, #0
 801466a:	d004      	beq.n	8014676 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801466c:	4b36      	ldr	r3, [pc, #216]	; (8014748 <xTaskIncrementTick+0x164>)
 801466e:	f04f 32ff 	mov.w	r2, #4294967295
 8014672:	601a      	str	r2, [r3, #0]
					break;
 8014674:	e03e      	b.n	80146f4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8014676:	4b31      	ldr	r3, [pc, #196]	; (801473c <xTaskIncrementTick+0x158>)
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	68db      	ldr	r3, [r3, #12]
 801467c:	68db      	ldr	r3, [r3, #12]
 801467e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	685b      	ldr	r3, [r3, #4]
 8014684:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014686:	693a      	ldr	r2, [r7, #16]
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	429a      	cmp	r2, r3
 801468c:	d203      	bcs.n	8014696 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801468e:	4a2e      	ldr	r2, [pc, #184]	; (8014748 <xTaskIncrementTick+0x164>)
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	6013      	str	r3, [r2, #0]
						break;
 8014694:	e02e      	b.n	80146f4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014696:	68bb      	ldr	r3, [r7, #8]
 8014698:	3304      	adds	r3, #4
 801469a:	4618      	mov	r0, r3
 801469c:	f7fe fd4e 	bl	801313c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80146a0:	68bb      	ldr	r3, [r7, #8]
 80146a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d004      	beq.n	80146b2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	3318      	adds	r3, #24
 80146ac:	4618      	mov	r0, r3
 80146ae:	f7fe fd45 	bl	801313c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80146b2:	68bb      	ldr	r3, [r7, #8]
 80146b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146b6:	2201      	movs	r2, #1
 80146b8:	409a      	lsls	r2, r3
 80146ba:	4b24      	ldr	r3, [pc, #144]	; (801474c <xTaskIncrementTick+0x168>)
 80146bc:	681b      	ldr	r3, [r3, #0]
 80146be:	4313      	orrs	r3, r2
 80146c0:	4a22      	ldr	r2, [pc, #136]	; (801474c <xTaskIncrementTick+0x168>)
 80146c2:	6013      	str	r3, [r2, #0]
 80146c4:	68bb      	ldr	r3, [r7, #8]
 80146c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146c8:	4613      	mov	r3, r2
 80146ca:	009b      	lsls	r3, r3, #2
 80146cc:	4413      	add	r3, r2
 80146ce:	009b      	lsls	r3, r3, #2
 80146d0:	4a1f      	ldr	r2, [pc, #124]	; (8014750 <xTaskIncrementTick+0x16c>)
 80146d2:	441a      	add	r2, r3
 80146d4:	68bb      	ldr	r3, [r7, #8]
 80146d6:	3304      	adds	r3, #4
 80146d8:	4619      	mov	r1, r3
 80146da:	4610      	mov	r0, r2
 80146dc:	f7fe fcd3 	bl	8013086 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80146e0:	68bb      	ldr	r3, [r7, #8]
 80146e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146e4:	4b1b      	ldr	r3, [pc, #108]	; (8014754 <xTaskIncrementTick+0x170>)
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146ea:	429a      	cmp	r2, r3
 80146ec:	d3b4      	bcc.n	8014658 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80146ee:	2301      	movs	r3, #1
 80146f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80146f2:	e7b1      	b.n	8014658 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80146f4:	4b17      	ldr	r3, [pc, #92]	; (8014754 <xTaskIncrementTick+0x170>)
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146fa:	4915      	ldr	r1, [pc, #84]	; (8014750 <xTaskIncrementTick+0x16c>)
 80146fc:	4613      	mov	r3, r2
 80146fe:	009b      	lsls	r3, r3, #2
 8014700:	4413      	add	r3, r2
 8014702:	009b      	lsls	r3, r3, #2
 8014704:	440b      	add	r3, r1
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	2b01      	cmp	r3, #1
 801470a:	d907      	bls.n	801471c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 801470c:	2301      	movs	r3, #1
 801470e:	617b      	str	r3, [r7, #20]
 8014710:	e004      	b.n	801471c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8014712:	4b11      	ldr	r3, [pc, #68]	; (8014758 <xTaskIncrementTick+0x174>)
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	3301      	adds	r3, #1
 8014718:	4a0f      	ldr	r2, [pc, #60]	; (8014758 <xTaskIncrementTick+0x174>)
 801471a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801471c:	4b0f      	ldr	r3, [pc, #60]	; (801475c <xTaskIncrementTick+0x178>)
 801471e:	681b      	ldr	r3, [r3, #0]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d001      	beq.n	8014728 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8014724:	2301      	movs	r3, #1
 8014726:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8014728:	697b      	ldr	r3, [r7, #20]
}
 801472a:	4618      	mov	r0, r3
 801472c:	3718      	adds	r7, #24
 801472e:	46bd      	mov	sp, r7
 8014730:	bd80      	pop	{r7, pc}
 8014732:	bf00      	nop
 8014734:	20005848 	.word	0x20005848
 8014738:	20005824 	.word	0x20005824
 801473c:	200057d8 	.word	0x200057d8
 8014740:	200057dc 	.word	0x200057dc
 8014744:	20005838 	.word	0x20005838
 8014748:	20005840 	.word	0x20005840
 801474c:	20005828 	.word	0x20005828
 8014750:	20005724 	.word	0x20005724
 8014754:	20005720 	.word	0x20005720
 8014758:	20005830 	.word	0x20005830
 801475c:	20005834 	.word	0x20005834

08014760 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014760:	b480      	push	{r7}
 8014762:	b087      	sub	sp, #28
 8014764:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014766:	4b29      	ldr	r3, [pc, #164]	; (801480c <vTaskSwitchContext+0xac>)
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d003      	beq.n	8014776 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801476e:	4b28      	ldr	r3, [pc, #160]	; (8014810 <vTaskSwitchContext+0xb0>)
 8014770:	2201      	movs	r2, #1
 8014772:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014774:	e044      	b.n	8014800 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8014776:	4b26      	ldr	r3, [pc, #152]	; (8014810 <vTaskSwitchContext+0xb0>)
 8014778:	2200      	movs	r2, #0
 801477a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 801477c:	4b25      	ldr	r3, [pc, #148]	; (8014814 <vTaskSwitchContext+0xb4>)
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	fab3 f383 	clz	r3, r3
 8014788:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801478a:	7afb      	ldrb	r3, [r7, #11]
 801478c:	f1c3 031f 	rsb	r3, r3, #31
 8014790:	617b      	str	r3, [r7, #20]
 8014792:	4921      	ldr	r1, [pc, #132]	; (8014818 <vTaskSwitchContext+0xb8>)
 8014794:	697a      	ldr	r2, [r7, #20]
 8014796:	4613      	mov	r3, r2
 8014798:	009b      	lsls	r3, r3, #2
 801479a:	4413      	add	r3, r2
 801479c:	009b      	lsls	r3, r3, #2
 801479e:	440b      	add	r3, r1
 80147a0:	681b      	ldr	r3, [r3, #0]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d10a      	bne.n	80147bc <vTaskSwitchContext+0x5c>
	__asm volatile
 80147a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147aa:	f383 8811 	msr	BASEPRI, r3
 80147ae:	f3bf 8f6f 	isb	sy
 80147b2:	f3bf 8f4f 	dsb	sy
 80147b6:	607b      	str	r3, [r7, #4]
}
 80147b8:	bf00      	nop
 80147ba:	e7fe      	b.n	80147ba <vTaskSwitchContext+0x5a>
 80147bc:	697a      	ldr	r2, [r7, #20]
 80147be:	4613      	mov	r3, r2
 80147c0:	009b      	lsls	r3, r3, #2
 80147c2:	4413      	add	r3, r2
 80147c4:	009b      	lsls	r3, r3, #2
 80147c6:	4a14      	ldr	r2, [pc, #80]	; (8014818 <vTaskSwitchContext+0xb8>)
 80147c8:	4413      	add	r3, r2
 80147ca:	613b      	str	r3, [r7, #16]
 80147cc:	693b      	ldr	r3, [r7, #16]
 80147ce:	685b      	ldr	r3, [r3, #4]
 80147d0:	685a      	ldr	r2, [r3, #4]
 80147d2:	693b      	ldr	r3, [r7, #16]
 80147d4:	605a      	str	r2, [r3, #4]
 80147d6:	693b      	ldr	r3, [r7, #16]
 80147d8:	685a      	ldr	r2, [r3, #4]
 80147da:	693b      	ldr	r3, [r7, #16]
 80147dc:	3308      	adds	r3, #8
 80147de:	429a      	cmp	r2, r3
 80147e0:	d104      	bne.n	80147ec <vTaskSwitchContext+0x8c>
 80147e2:	693b      	ldr	r3, [r7, #16]
 80147e4:	685b      	ldr	r3, [r3, #4]
 80147e6:	685a      	ldr	r2, [r3, #4]
 80147e8:	693b      	ldr	r3, [r7, #16]
 80147ea:	605a      	str	r2, [r3, #4]
 80147ec:	693b      	ldr	r3, [r7, #16]
 80147ee:	685b      	ldr	r3, [r3, #4]
 80147f0:	68db      	ldr	r3, [r3, #12]
 80147f2:	4a0a      	ldr	r2, [pc, #40]	; (801481c <vTaskSwitchContext+0xbc>)
 80147f4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80147f6:	4b09      	ldr	r3, [pc, #36]	; (801481c <vTaskSwitchContext+0xbc>)
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	334c      	adds	r3, #76	; 0x4c
 80147fc:	4a08      	ldr	r2, [pc, #32]	; (8014820 <vTaskSwitchContext+0xc0>)
 80147fe:	6013      	str	r3, [r2, #0]
}
 8014800:	bf00      	nop
 8014802:	371c      	adds	r7, #28
 8014804:	46bd      	mov	sp, r7
 8014806:	bc80      	pop	{r7}
 8014808:	4770      	bx	lr
 801480a:	bf00      	nop
 801480c:	20005848 	.word	0x20005848
 8014810:	20005834 	.word	0x20005834
 8014814:	20005828 	.word	0x20005828
 8014818:	20005724 	.word	0x20005724
 801481c:	20005720 	.word	0x20005720
 8014820:	20000238 	.word	0x20000238

08014824 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b084      	sub	sp, #16
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
 801482c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d10a      	bne.n	801484a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014838:	f383 8811 	msr	BASEPRI, r3
 801483c:	f3bf 8f6f 	isb	sy
 8014840:	f3bf 8f4f 	dsb	sy
 8014844:	60fb      	str	r3, [r7, #12]
}
 8014846:	bf00      	nop
 8014848:	e7fe      	b.n	8014848 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801484a:	4b07      	ldr	r3, [pc, #28]	; (8014868 <vTaskPlaceOnEventList+0x44>)
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	3318      	adds	r3, #24
 8014850:	4619      	mov	r1, r3
 8014852:	6878      	ldr	r0, [r7, #4]
 8014854:	f7fe fc3a 	bl	80130cc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014858:	2101      	movs	r1, #1
 801485a:	6838      	ldr	r0, [r7, #0]
 801485c:	f000 fba8 	bl	8014fb0 <prvAddCurrentTaskToDelayedList>
}
 8014860:	bf00      	nop
 8014862:	3710      	adds	r7, #16
 8014864:	46bd      	mov	sp, r7
 8014866:	bd80      	pop	{r7, pc}
 8014868:	20005720 	.word	0x20005720

0801486c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b086      	sub	sp, #24
 8014870:	af00      	add	r7, sp, #0
 8014872:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	68db      	ldr	r3, [r3, #12]
 8014878:	68db      	ldr	r3, [r3, #12]
 801487a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801487c:	693b      	ldr	r3, [r7, #16]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d10a      	bne.n	8014898 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8014882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014886:	f383 8811 	msr	BASEPRI, r3
 801488a:	f3bf 8f6f 	isb	sy
 801488e:	f3bf 8f4f 	dsb	sy
 8014892:	60fb      	str	r3, [r7, #12]
}
 8014894:	bf00      	nop
 8014896:	e7fe      	b.n	8014896 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014898:	693b      	ldr	r3, [r7, #16]
 801489a:	3318      	adds	r3, #24
 801489c:	4618      	mov	r0, r3
 801489e:	f7fe fc4d 	bl	801313c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148a2:	4b1d      	ldr	r3, [pc, #116]	; (8014918 <xTaskRemoveFromEventList+0xac>)
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d11c      	bne.n	80148e4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80148aa:	693b      	ldr	r3, [r7, #16]
 80148ac:	3304      	adds	r3, #4
 80148ae:	4618      	mov	r0, r3
 80148b0:	f7fe fc44 	bl	801313c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80148b4:	693b      	ldr	r3, [r7, #16]
 80148b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148b8:	2201      	movs	r2, #1
 80148ba:	409a      	lsls	r2, r3
 80148bc:	4b17      	ldr	r3, [pc, #92]	; (801491c <xTaskRemoveFromEventList+0xb0>)
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	4313      	orrs	r3, r2
 80148c2:	4a16      	ldr	r2, [pc, #88]	; (801491c <xTaskRemoveFromEventList+0xb0>)
 80148c4:	6013      	str	r3, [r2, #0]
 80148c6:	693b      	ldr	r3, [r7, #16]
 80148c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148ca:	4613      	mov	r3, r2
 80148cc:	009b      	lsls	r3, r3, #2
 80148ce:	4413      	add	r3, r2
 80148d0:	009b      	lsls	r3, r3, #2
 80148d2:	4a13      	ldr	r2, [pc, #76]	; (8014920 <xTaskRemoveFromEventList+0xb4>)
 80148d4:	441a      	add	r2, r3
 80148d6:	693b      	ldr	r3, [r7, #16]
 80148d8:	3304      	adds	r3, #4
 80148da:	4619      	mov	r1, r3
 80148dc:	4610      	mov	r0, r2
 80148de:	f7fe fbd2 	bl	8013086 <vListInsertEnd>
 80148e2:	e005      	b.n	80148f0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80148e4:	693b      	ldr	r3, [r7, #16]
 80148e6:	3318      	adds	r3, #24
 80148e8:	4619      	mov	r1, r3
 80148ea:	480e      	ldr	r0, [pc, #56]	; (8014924 <xTaskRemoveFromEventList+0xb8>)
 80148ec:	f7fe fbcb 	bl	8013086 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80148f0:	693b      	ldr	r3, [r7, #16]
 80148f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148f4:	4b0c      	ldr	r3, [pc, #48]	; (8014928 <xTaskRemoveFromEventList+0xbc>)
 80148f6:	681b      	ldr	r3, [r3, #0]
 80148f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148fa:	429a      	cmp	r2, r3
 80148fc:	d905      	bls.n	801490a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80148fe:	2301      	movs	r3, #1
 8014900:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014902:	4b0a      	ldr	r3, [pc, #40]	; (801492c <xTaskRemoveFromEventList+0xc0>)
 8014904:	2201      	movs	r2, #1
 8014906:	601a      	str	r2, [r3, #0]
 8014908:	e001      	b.n	801490e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801490a:	2300      	movs	r3, #0
 801490c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 801490e:	697b      	ldr	r3, [r7, #20]
}
 8014910:	4618      	mov	r0, r3
 8014912:	3718      	adds	r7, #24
 8014914:	46bd      	mov	sp, r7
 8014916:	bd80      	pop	{r7, pc}
 8014918:	20005848 	.word	0x20005848
 801491c:	20005828 	.word	0x20005828
 8014920:	20005724 	.word	0x20005724
 8014924:	200057e0 	.word	0x200057e0
 8014928:	20005720 	.word	0x20005720
 801492c:	20005834 	.word	0x20005834

08014930 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014930:	b480      	push	{r7}
 8014932:	b083      	sub	sp, #12
 8014934:	af00      	add	r7, sp, #0
 8014936:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014938:	4b06      	ldr	r3, [pc, #24]	; (8014954 <vTaskInternalSetTimeOutState+0x24>)
 801493a:	681a      	ldr	r2, [r3, #0]
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014940:	4b05      	ldr	r3, [pc, #20]	; (8014958 <vTaskInternalSetTimeOutState+0x28>)
 8014942:	681a      	ldr	r2, [r3, #0]
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	605a      	str	r2, [r3, #4]
}
 8014948:	bf00      	nop
 801494a:	370c      	adds	r7, #12
 801494c:	46bd      	mov	sp, r7
 801494e:	bc80      	pop	{r7}
 8014950:	4770      	bx	lr
 8014952:	bf00      	nop
 8014954:	20005838 	.word	0x20005838
 8014958:	20005824 	.word	0x20005824

0801495c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b088      	sub	sp, #32
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
 8014964:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d10a      	bne.n	8014982 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014970:	f383 8811 	msr	BASEPRI, r3
 8014974:	f3bf 8f6f 	isb	sy
 8014978:	f3bf 8f4f 	dsb	sy
 801497c:	613b      	str	r3, [r7, #16]
}
 801497e:	bf00      	nop
 8014980:	e7fe      	b.n	8014980 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014982:	683b      	ldr	r3, [r7, #0]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d10a      	bne.n	801499e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014988:	f04f 0350 	mov.w	r3, #80	; 0x50
 801498c:	f383 8811 	msr	BASEPRI, r3
 8014990:	f3bf 8f6f 	isb	sy
 8014994:	f3bf 8f4f 	dsb	sy
 8014998:	60fb      	str	r3, [r7, #12]
}
 801499a:	bf00      	nop
 801499c:	e7fe      	b.n	801499c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801499e:	f000 fc5d 	bl	801525c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80149a2:	4b1d      	ldr	r3, [pc, #116]	; (8014a18 <xTaskCheckForTimeOut+0xbc>)
 80149a4:	681b      	ldr	r3, [r3, #0]
 80149a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	685b      	ldr	r3, [r3, #4]
 80149ac:	69ba      	ldr	r2, [r7, #24]
 80149ae:	1ad3      	subs	r3, r2, r3
 80149b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80149b2:	683b      	ldr	r3, [r7, #0]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149ba:	d102      	bne.n	80149c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80149bc:	2300      	movs	r3, #0
 80149be:	61fb      	str	r3, [r7, #28]
 80149c0:	e023      	b.n	8014a0a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	681a      	ldr	r2, [r3, #0]
 80149c6:	4b15      	ldr	r3, [pc, #84]	; (8014a1c <xTaskCheckForTimeOut+0xc0>)
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	429a      	cmp	r2, r3
 80149cc:	d007      	beq.n	80149de <xTaskCheckForTimeOut+0x82>
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	685b      	ldr	r3, [r3, #4]
 80149d2:	69ba      	ldr	r2, [r7, #24]
 80149d4:	429a      	cmp	r2, r3
 80149d6:	d302      	bcc.n	80149de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80149d8:	2301      	movs	r3, #1
 80149da:	61fb      	str	r3, [r7, #28]
 80149dc:	e015      	b.n	8014a0a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80149de:	683b      	ldr	r3, [r7, #0]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	697a      	ldr	r2, [r7, #20]
 80149e4:	429a      	cmp	r2, r3
 80149e6:	d20b      	bcs.n	8014a00 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	681a      	ldr	r2, [r3, #0]
 80149ec:	697b      	ldr	r3, [r7, #20]
 80149ee:	1ad2      	subs	r2, r2, r3
 80149f0:	683b      	ldr	r3, [r7, #0]
 80149f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80149f4:	6878      	ldr	r0, [r7, #4]
 80149f6:	f7ff ff9b 	bl	8014930 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80149fa:	2300      	movs	r3, #0
 80149fc:	61fb      	str	r3, [r7, #28]
 80149fe:	e004      	b.n	8014a0a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8014a00:	683b      	ldr	r3, [r7, #0]
 8014a02:	2200      	movs	r2, #0
 8014a04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014a06:	2301      	movs	r3, #1
 8014a08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014a0a:	f000 fc57 	bl	80152bc <vPortExitCritical>

	return xReturn;
 8014a0e:	69fb      	ldr	r3, [r7, #28]
}
 8014a10:	4618      	mov	r0, r3
 8014a12:	3720      	adds	r7, #32
 8014a14:	46bd      	mov	sp, r7
 8014a16:	bd80      	pop	{r7, pc}
 8014a18:	20005824 	.word	0x20005824
 8014a1c:	20005838 	.word	0x20005838

08014a20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014a20:	b480      	push	{r7}
 8014a22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014a24:	4b03      	ldr	r3, [pc, #12]	; (8014a34 <vTaskMissedYield+0x14>)
 8014a26:	2201      	movs	r2, #1
 8014a28:	601a      	str	r2, [r3, #0]
}
 8014a2a:	bf00      	nop
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	bc80      	pop	{r7}
 8014a30:	4770      	bx	lr
 8014a32:	bf00      	nop
 8014a34:	20005834 	.word	0x20005834

08014a38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014a38:	b580      	push	{r7, lr}
 8014a3a:	b082      	sub	sp, #8
 8014a3c:	af00      	add	r7, sp, #0
 8014a3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014a40:	f000 f852 	bl	8014ae8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014a44:	4b06      	ldr	r3, [pc, #24]	; (8014a60 <prvIdleTask+0x28>)
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	2b01      	cmp	r3, #1
 8014a4a:	d9f9      	bls.n	8014a40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014a4c:	4b05      	ldr	r3, [pc, #20]	; (8014a64 <prvIdleTask+0x2c>)
 8014a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014a52:	601a      	str	r2, [r3, #0]
 8014a54:	f3bf 8f4f 	dsb	sy
 8014a58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014a5c:	e7f0      	b.n	8014a40 <prvIdleTask+0x8>
 8014a5e:	bf00      	nop
 8014a60:	20005724 	.word	0x20005724
 8014a64:	e000ed04 	.word	0xe000ed04

08014a68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014a68:	b580      	push	{r7, lr}
 8014a6a:	b082      	sub	sp, #8
 8014a6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014a6e:	2300      	movs	r3, #0
 8014a70:	607b      	str	r3, [r7, #4]
 8014a72:	e00c      	b.n	8014a8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014a74:	687a      	ldr	r2, [r7, #4]
 8014a76:	4613      	mov	r3, r2
 8014a78:	009b      	lsls	r3, r3, #2
 8014a7a:	4413      	add	r3, r2
 8014a7c:	009b      	lsls	r3, r3, #2
 8014a7e:	4a12      	ldr	r2, [pc, #72]	; (8014ac8 <prvInitialiseTaskLists+0x60>)
 8014a80:	4413      	add	r3, r2
 8014a82:	4618      	mov	r0, r3
 8014a84:	f7fe fad4 	bl	8013030 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	3301      	adds	r3, #1
 8014a8c:	607b      	str	r3, [r7, #4]
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	2b06      	cmp	r3, #6
 8014a92:	d9ef      	bls.n	8014a74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014a94:	480d      	ldr	r0, [pc, #52]	; (8014acc <prvInitialiseTaskLists+0x64>)
 8014a96:	f7fe facb 	bl	8013030 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014a9a:	480d      	ldr	r0, [pc, #52]	; (8014ad0 <prvInitialiseTaskLists+0x68>)
 8014a9c:	f7fe fac8 	bl	8013030 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014aa0:	480c      	ldr	r0, [pc, #48]	; (8014ad4 <prvInitialiseTaskLists+0x6c>)
 8014aa2:	f7fe fac5 	bl	8013030 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014aa6:	480c      	ldr	r0, [pc, #48]	; (8014ad8 <prvInitialiseTaskLists+0x70>)
 8014aa8:	f7fe fac2 	bl	8013030 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014aac:	480b      	ldr	r0, [pc, #44]	; (8014adc <prvInitialiseTaskLists+0x74>)
 8014aae:	f7fe fabf 	bl	8013030 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014ab2:	4b0b      	ldr	r3, [pc, #44]	; (8014ae0 <prvInitialiseTaskLists+0x78>)
 8014ab4:	4a05      	ldr	r2, [pc, #20]	; (8014acc <prvInitialiseTaskLists+0x64>)
 8014ab6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014ab8:	4b0a      	ldr	r3, [pc, #40]	; (8014ae4 <prvInitialiseTaskLists+0x7c>)
 8014aba:	4a05      	ldr	r2, [pc, #20]	; (8014ad0 <prvInitialiseTaskLists+0x68>)
 8014abc:	601a      	str	r2, [r3, #0]
}
 8014abe:	bf00      	nop
 8014ac0:	3708      	adds	r7, #8
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	bd80      	pop	{r7, pc}
 8014ac6:	bf00      	nop
 8014ac8:	20005724 	.word	0x20005724
 8014acc:	200057b0 	.word	0x200057b0
 8014ad0:	200057c4 	.word	0x200057c4
 8014ad4:	200057e0 	.word	0x200057e0
 8014ad8:	200057f4 	.word	0x200057f4
 8014adc:	2000580c 	.word	0x2000580c
 8014ae0:	200057d8 	.word	0x200057d8
 8014ae4:	200057dc 	.word	0x200057dc

08014ae8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014ae8:	b580      	push	{r7, lr}
 8014aea:	b082      	sub	sp, #8
 8014aec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014aee:	e019      	b.n	8014b24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014af0:	f000 fbb4 	bl	801525c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8014af4:	4b10      	ldr	r3, [pc, #64]	; (8014b38 <prvCheckTasksWaitingTermination+0x50>)
 8014af6:	68db      	ldr	r3, [r3, #12]
 8014af8:	68db      	ldr	r3, [r3, #12]
 8014afa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	3304      	adds	r3, #4
 8014b00:	4618      	mov	r0, r3
 8014b02:	f7fe fb1b 	bl	801313c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014b06:	4b0d      	ldr	r3, [pc, #52]	; (8014b3c <prvCheckTasksWaitingTermination+0x54>)
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	3b01      	subs	r3, #1
 8014b0c:	4a0b      	ldr	r2, [pc, #44]	; (8014b3c <prvCheckTasksWaitingTermination+0x54>)
 8014b0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014b10:	4b0b      	ldr	r3, [pc, #44]	; (8014b40 <prvCheckTasksWaitingTermination+0x58>)
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	3b01      	subs	r3, #1
 8014b16:	4a0a      	ldr	r2, [pc, #40]	; (8014b40 <prvCheckTasksWaitingTermination+0x58>)
 8014b18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014b1a:	f000 fbcf 	bl	80152bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014b1e:	6878      	ldr	r0, [r7, #4]
 8014b20:	f000 f810 	bl	8014b44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014b24:	4b06      	ldr	r3, [pc, #24]	; (8014b40 <prvCheckTasksWaitingTermination+0x58>)
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d1e1      	bne.n	8014af0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014b2c:	bf00      	nop
 8014b2e:	bf00      	nop
 8014b30:	3708      	adds	r7, #8
 8014b32:	46bd      	mov	sp, r7
 8014b34:	bd80      	pop	{r7, pc}
 8014b36:	bf00      	nop
 8014b38:	200057f4 	.word	0x200057f4
 8014b3c:	20005820 	.word	0x20005820
 8014b40:	20005808 	.word	0x20005808

08014b44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014b44:	b580      	push	{r7, lr}
 8014b46:	b084      	sub	sp, #16
 8014b48:	af00      	add	r7, sp, #0
 8014b4a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	334c      	adds	r3, #76	; 0x4c
 8014b50:	4618      	mov	r0, r3
 8014b52:	f002 fa0b 	bl	8016f6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d108      	bne.n	8014b72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b64:	4618      	mov	r0, r3
 8014b66:	f000 fd3d 	bl	80155e4 <vPortFree>
				vPortFree( pxTCB );
 8014b6a:	6878      	ldr	r0, [r7, #4]
 8014b6c:	f000 fd3a 	bl	80155e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014b70:	e018      	b.n	8014ba4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8014b78:	2b01      	cmp	r3, #1
 8014b7a:	d103      	bne.n	8014b84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014b7c:	6878      	ldr	r0, [r7, #4]
 8014b7e:	f000 fd31 	bl	80155e4 <vPortFree>
	}
 8014b82:	e00f      	b.n	8014ba4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8014b8a:	2b02      	cmp	r3, #2
 8014b8c:	d00a      	beq.n	8014ba4 <prvDeleteTCB+0x60>
	__asm volatile
 8014b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b92:	f383 8811 	msr	BASEPRI, r3
 8014b96:	f3bf 8f6f 	isb	sy
 8014b9a:	f3bf 8f4f 	dsb	sy
 8014b9e:	60fb      	str	r3, [r7, #12]
}
 8014ba0:	bf00      	nop
 8014ba2:	e7fe      	b.n	8014ba2 <prvDeleteTCB+0x5e>
	}
 8014ba4:	bf00      	nop
 8014ba6:	3710      	adds	r7, #16
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	bd80      	pop	{r7, pc}

08014bac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014bac:	b480      	push	{r7}
 8014bae:	b083      	sub	sp, #12
 8014bb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014bb2:	4b0e      	ldr	r3, [pc, #56]	; (8014bec <prvResetNextTaskUnblockTime+0x40>)
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d101      	bne.n	8014bc0 <prvResetNextTaskUnblockTime+0x14>
 8014bbc:	2301      	movs	r3, #1
 8014bbe:	e000      	b.n	8014bc2 <prvResetNextTaskUnblockTime+0x16>
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d004      	beq.n	8014bd0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014bc6:	4b0a      	ldr	r3, [pc, #40]	; (8014bf0 <prvResetNextTaskUnblockTime+0x44>)
 8014bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8014bcc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014bce:	e008      	b.n	8014be2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8014bd0:	4b06      	ldr	r3, [pc, #24]	; (8014bec <prvResetNextTaskUnblockTime+0x40>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	68db      	ldr	r3, [r3, #12]
 8014bd6:	68db      	ldr	r3, [r3, #12]
 8014bd8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	685b      	ldr	r3, [r3, #4]
 8014bde:	4a04      	ldr	r2, [pc, #16]	; (8014bf0 <prvResetNextTaskUnblockTime+0x44>)
 8014be0:	6013      	str	r3, [r2, #0]
}
 8014be2:	bf00      	nop
 8014be4:	370c      	adds	r7, #12
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bc80      	pop	{r7}
 8014bea:	4770      	bx	lr
 8014bec:	200057d8 	.word	0x200057d8
 8014bf0:	20005840 	.word	0x20005840

08014bf4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014bf4:	b480      	push	{r7}
 8014bf6:	b083      	sub	sp, #12
 8014bf8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014bfa:	4b0b      	ldr	r3, [pc, #44]	; (8014c28 <xTaskGetSchedulerState+0x34>)
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d102      	bne.n	8014c08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014c02:	2301      	movs	r3, #1
 8014c04:	607b      	str	r3, [r7, #4]
 8014c06:	e008      	b.n	8014c1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c08:	4b08      	ldr	r3, [pc, #32]	; (8014c2c <xTaskGetSchedulerState+0x38>)
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d102      	bne.n	8014c16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014c10:	2302      	movs	r3, #2
 8014c12:	607b      	str	r3, [r7, #4]
 8014c14:	e001      	b.n	8014c1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014c16:	2300      	movs	r3, #0
 8014c18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014c1a:	687b      	ldr	r3, [r7, #4]
	}
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	370c      	adds	r7, #12
 8014c20:	46bd      	mov	sp, r7
 8014c22:	bc80      	pop	{r7}
 8014c24:	4770      	bx	lr
 8014c26:	bf00      	nop
 8014c28:	2000582c 	.word	0x2000582c
 8014c2c:	20005848 	.word	0x20005848

08014c30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014c30:	b580      	push	{r7, lr}
 8014c32:	b084      	sub	sp, #16
 8014c34:	af00      	add	r7, sp, #0
 8014c36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d06e      	beq.n	8014d24 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014c46:	68bb      	ldr	r3, [r7, #8]
 8014c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c4a:	4b39      	ldr	r3, [pc, #228]	; (8014d30 <xTaskPriorityInherit+0x100>)
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c50:	429a      	cmp	r2, r3
 8014c52:	d25e      	bcs.n	8014d12 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014c54:	68bb      	ldr	r3, [r7, #8]
 8014c56:	699b      	ldr	r3, [r3, #24]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	db06      	blt.n	8014c6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c5c:	4b34      	ldr	r3, [pc, #208]	; (8014d30 <xTaskPriorityInherit+0x100>)
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c62:	f1c3 0207 	rsb	r2, r3, #7
 8014c66:	68bb      	ldr	r3, [r7, #8]
 8014c68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8014c6a:	68bb      	ldr	r3, [r7, #8]
 8014c6c:	6959      	ldr	r1, [r3, #20]
 8014c6e:	68bb      	ldr	r3, [r7, #8]
 8014c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c72:	4613      	mov	r3, r2
 8014c74:	009b      	lsls	r3, r3, #2
 8014c76:	4413      	add	r3, r2
 8014c78:	009b      	lsls	r3, r3, #2
 8014c7a:	4a2e      	ldr	r2, [pc, #184]	; (8014d34 <xTaskPriorityInherit+0x104>)
 8014c7c:	4413      	add	r3, r2
 8014c7e:	4299      	cmp	r1, r3
 8014c80:	d101      	bne.n	8014c86 <xTaskPriorityInherit+0x56>
 8014c82:	2301      	movs	r3, #1
 8014c84:	e000      	b.n	8014c88 <xTaskPriorityInherit+0x58>
 8014c86:	2300      	movs	r3, #0
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d03a      	beq.n	8014d02 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014c8c:	68bb      	ldr	r3, [r7, #8]
 8014c8e:	3304      	adds	r3, #4
 8014c90:	4618      	mov	r0, r3
 8014c92:	f7fe fa53 	bl	801313c <uxListRemove>
 8014c96:	4603      	mov	r3, r0
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d115      	bne.n	8014cc8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8014c9c:	68bb      	ldr	r3, [r7, #8]
 8014c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ca0:	4924      	ldr	r1, [pc, #144]	; (8014d34 <xTaskPriorityInherit+0x104>)
 8014ca2:	4613      	mov	r3, r2
 8014ca4:	009b      	lsls	r3, r3, #2
 8014ca6:	4413      	add	r3, r2
 8014ca8:	009b      	lsls	r3, r3, #2
 8014caa:	440b      	add	r3, r1
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d10a      	bne.n	8014cc8 <xTaskPriorityInherit+0x98>
 8014cb2:	68bb      	ldr	r3, [r7, #8]
 8014cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cb6:	2201      	movs	r2, #1
 8014cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8014cbc:	43da      	mvns	r2, r3
 8014cbe:	4b1e      	ldr	r3, [pc, #120]	; (8014d38 <xTaskPriorityInherit+0x108>)
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	4013      	ands	r3, r2
 8014cc4:	4a1c      	ldr	r2, [pc, #112]	; (8014d38 <xTaskPriorityInherit+0x108>)
 8014cc6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014cc8:	4b19      	ldr	r3, [pc, #100]	; (8014d30 <xTaskPriorityInherit+0x100>)
 8014cca:	681b      	ldr	r3, [r3, #0]
 8014ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cce:	68bb      	ldr	r3, [r7, #8]
 8014cd0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014cd2:	68bb      	ldr	r3, [r7, #8]
 8014cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cd6:	2201      	movs	r2, #1
 8014cd8:	409a      	lsls	r2, r3
 8014cda:	4b17      	ldr	r3, [pc, #92]	; (8014d38 <xTaskPriorityInherit+0x108>)
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	4313      	orrs	r3, r2
 8014ce0:	4a15      	ldr	r2, [pc, #84]	; (8014d38 <xTaskPriorityInherit+0x108>)
 8014ce2:	6013      	str	r3, [r2, #0]
 8014ce4:	68bb      	ldr	r3, [r7, #8]
 8014ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ce8:	4613      	mov	r3, r2
 8014cea:	009b      	lsls	r3, r3, #2
 8014cec:	4413      	add	r3, r2
 8014cee:	009b      	lsls	r3, r3, #2
 8014cf0:	4a10      	ldr	r2, [pc, #64]	; (8014d34 <xTaskPriorityInherit+0x104>)
 8014cf2:	441a      	add	r2, r3
 8014cf4:	68bb      	ldr	r3, [r7, #8]
 8014cf6:	3304      	adds	r3, #4
 8014cf8:	4619      	mov	r1, r3
 8014cfa:	4610      	mov	r0, r2
 8014cfc:	f7fe f9c3 	bl	8013086 <vListInsertEnd>
 8014d00:	e004      	b.n	8014d0c <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014d02:	4b0b      	ldr	r3, [pc, #44]	; (8014d30 <xTaskPriorityInherit+0x100>)
 8014d04:	681b      	ldr	r3, [r3, #0]
 8014d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8014d0c:	2301      	movs	r3, #1
 8014d0e:	60fb      	str	r3, [r7, #12]
 8014d10:	e008      	b.n	8014d24 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8014d12:	68bb      	ldr	r3, [r7, #8]
 8014d14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014d16:	4b06      	ldr	r3, [pc, #24]	; (8014d30 <xTaskPriorityInherit+0x100>)
 8014d18:	681b      	ldr	r3, [r3, #0]
 8014d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d1c:	429a      	cmp	r2, r3
 8014d1e:	d201      	bcs.n	8014d24 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8014d20:	2301      	movs	r3, #1
 8014d22:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014d24:	68fb      	ldr	r3, [r7, #12]
	}
 8014d26:	4618      	mov	r0, r3
 8014d28:	3710      	adds	r7, #16
 8014d2a:	46bd      	mov	sp, r7
 8014d2c:	bd80      	pop	{r7, pc}
 8014d2e:	bf00      	nop
 8014d30:	20005720 	.word	0x20005720
 8014d34:	20005724 	.word	0x20005724
 8014d38:	20005828 	.word	0x20005828

08014d3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014d3c:	b580      	push	{r7, lr}
 8014d3e:	b086      	sub	sp, #24
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014d48:	2300      	movs	r3, #0
 8014d4a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d06e      	beq.n	8014e30 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014d52:	4b3a      	ldr	r3, [pc, #232]	; (8014e3c <xTaskPriorityDisinherit+0x100>)
 8014d54:	681b      	ldr	r3, [r3, #0]
 8014d56:	693a      	ldr	r2, [r7, #16]
 8014d58:	429a      	cmp	r2, r3
 8014d5a:	d00a      	beq.n	8014d72 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8014d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d60:	f383 8811 	msr	BASEPRI, r3
 8014d64:	f3bf 8f6f 	isb	sy
 8014d68:	f3bf 8f4f 	dsb	sy
 8014d6c:	60fb      	str	r3, [r7, #12]
}
 8014d6e:	bf00      	nop
 8014d70:	e7fe      	b.n	8014d70 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014d72:	693b      	ldr	r3, [r7, #16]
 8014d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d10a      	bne.n	8014d90 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8014d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d7e:	f383 8811 	msr	BASEPRI, r3
 8014d82:	f3bf 8f6f 	isb	sy
 8014d86:	f3bf 8f4f 	dsb	sy
 8014d8a:	60bb      	str	r3, [r7, #8]
}
 8014d8c:	bf00      	nop
 8014d8e:	e7fe      	b.n	8014d8e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8014d90:	693b      	ldr	r3, [r7, #16]
 8014d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014d94:	1e5a      	subs	r2, r3, #1
 8014d96:	693b      	ldr	r3, [r7, #16]
 8014d98:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014d9a:	693b      	ldr	r3, [r7, #16]
 8014d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d9e:	693b      	ldr	r3, [r7, #16]
 8014da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014da2:	429a      	cmp	r2, r3
 8014da4:	d044      	beq.n	8014e30 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014da6:	693b      	ldr	r3, [r7, #16]
 8014da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d140      	bne.n	8014e30 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014dae:	693b      	ldr	r3, [r7, #16]
 8014db0:	3304      	adds	r3, #4
 8014db2:	4618      	mov	r0, r3
 8014db4:	f7fe f9c2 	bl	801313c <uxListRemove>
 8014db8:	4603      	mov	r3, r0
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d115      	bne.n	8014dea <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014dbe:	693b      	ldr	r3, [r7, #16]
 8014dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014dc2:	491f      	ldr	r1, [pc, #124]	; (8014e40 <xTaskPriorityDisinherit+0x104>)
 8014dc4:	4613      	mov	r3, r2
 8014dc6:	009b      	lsls	r3, r3, #2
 8014dc8:	4413      	add	r3, r2
 8014dca:	009b      	lsls	r3, r3, #2
 8014dcc:	440b      	add	r3, r1
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d10a      	bne.n	8014dea <xTaskPriorityDisinherit+0xae>
 8014dd4:	693b      	ldr	r3, [r7, #16]
 8014dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dd8:	2201      	movs	r2, #1
 8014dda:	fa02 f303 	lsl.w	r3, r2, r3
 8014dde:	43da      	mvns	r2, r3
 8014de0:	4b18      	ldr	r3, [pc, #96]	; (8014e44 <xTaskPriorityDisinherit+0x108>)
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	4013      	ands	r3, r2
 8014de6:	4a17      	ldr	r2, [pc, #92]	; (8014e44 <xTaskPriorityDisinherit+0x108>)
 8014de8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014dea:	693b      	ldr	r3, [r7, #16]
 8014dec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014dee:	693b      	ldr	r3, [r7, #16]
 8014df0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014df2:	693b      	ldr	r3, [r7, #16]
 8014df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014df6:	f1c3 0207 	rsb	r2, r3, #7
 8014dfa:	693b      	ldr	r3, [r7, #16]
 8014dfc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014dfe:	693b      	ldr	r3, [r7, #16]
 8014e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e02:	2201      	movs	r2, #1
 8014e04:	409a      	lsls	r2, r3
 8014e06:	4b0f      	ldr	r3, [pc, #60]	; (8014e44 <xTaskPriorityDisinherit+0x108>)
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	4313      	orrs	r3, r2
 8014e0c:	4a0d      	ldr	r2, [pc, #52]	; (8014e44 <xTaskPriorityDisinherit+0x108>)
 8014e0e:	6013      	str	r3, [r2, #0]
 8014e10:	693b      	ldr	r3, [r7, #16]
 8014e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e14:	4613      	mov	r3, r2
 8014e16:	009b      	lsls	r3, r3, #2
 8014e18:	4413      	add	r3, r2
 8014e1a:	009b      	lsls	r3, r3, #2
 8014e1c:	4a08      	ldr	r2, [pc, #32]	; (8014e40 <xTaskPriorityDisinherit+0x104>)
 8014e1e:	441a      	add	r2, r3
 8014e20:	693b      	ldr	r3, [r7, #16]
 8014e22:	3304      	adds	r3, #4
 8014e24:	4619      	mov	r1, r3
 8014e26:	4610      	mov	r0, r2
 8014e28:	f7fe f92d 	bl	8013086 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014e30:	697b      	ldr	r3, [r7, #20]
	}
 8014e32:	4618      	mov	r0, r3
 8014e34:	3718      	adds	r7, #24
 8014e36:	46bd      	mov	sp, r7
 8014e38:	bd80      	pop	{r7, pc}
 8014e3a:	bf00      	nop
 8014e3c:	20005720 	.word	0x20005720
 8014e40:	20005724 	.word	0x20005724
 8014e44:	20005828 	.word	0x20005828

08014e48 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014e48:	b580      	push	{r7, lr}
 8014e4a:	b088      	sub	sp, #32
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	6078      	str	r0, [r7, #4]
 8014e50:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014e56:	2301      	movs	r3, #1
 8014e58:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	f000 8088 	beq.w	8014f72 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014e62:	69bb      	ldr	r3, [r7, #24]
 8014e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d10a      	bne.n	8014e80 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8014e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e6e:	f383 8811 	msr	BASEPRI, r3
 8014e72:	f3bf 8f6f 	isb	sy
 8014e76:	f3bf 8f4f 	dsb	sy
 8014e7a:	60fb      	str	r3, [r7, #12]
}
 8014e7c:	bf00      	nop
 8014e7e:	e7fe      	b.n	8014e7e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014e80:	69bb      	ldr	r3, [r7, #24]
 8014e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e84:	683a      	ldr	r2, [r7, #0]
 8014e86:	429a      	cmp	r2, r3
 8014e88:	d902      	bls.n	8014e90 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014e8a:	683b      	ldr	r3, [r7, #0]
 8014e8c:	61fb      	str	r3, [r7, #28]
 8014e8e:	e002      	b.n	8014e96 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014e90:	69bb      	ldr	r3, [r7, #24]
 8014e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e94:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014e96:	69bb      	ldr	r3, [r7, #24]
 8014e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e9a:	69fa      	ldr	r2, [r7, #28]
 8014e9c:	429a      	cmp	r2, r3
 8014e9e:	d068      	beq.n	8014f72 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014ea0:	69bb      	ldr	r3, [r7, #24]
 8014ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014ea4:	697a      	ldr	r2, [r7, #20]
 8014ea6:	429a      	cmp	r2, r3
 8014ea8:	d163      	bne.n	8014f72 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8014eaa:	4b34      	ldr	r3, [pc, #208]	; (8014f7c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	69ba      	ldr	r2, [r7, #24]
 8014eb0:	429a      	cmp	r2, r3
 8014eb2:	d10a      	bne.n	8014eca <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8014eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eb8:	f383 8811 	msr	BASEPRI, r3
 8014ebc:	f3bf 8f6f 	isb	sy
 8014ec0:	f3bf 8f4f 	dsb	sy
 8014ec4:	60bb      	str	r3, [r7, #8]
}
 8014ec6:	bf00      	nop
 8014ec8:	e7fe      	b.n	8014ec8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014eca:	69bb      	ldr	r3, [r7, #24]
 8014ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ece:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8014ed0:	69bb      	ldr	r3, [r7, #24]
 8014ed2:	69fa      	ldr	r2, [r7, #28]
 8014ed4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014ed6:	69bb      	ldr	r3, [r7, #24]
 8014ed8:	699b      	ldr	r3, [r3, #24]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	db04      	blt.n	8014ee8 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ede:	69fb      	ldr	r3, [r7, #28]
 8014ee0:	f1c3 0207 	rsb	r2, r3, #7
 8014ee4:	69bb      	ldr	r3, [r7, #24]
 8014ee6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014ee8:	69bb      	ldr	r3, [r7, #24]
 8014eea:	6959      	ldr	r1, [r3, #20]
 8014eec:	693a      	ldr	r2, [r7, #16]
 8014eee:	4613      	mov	r3, r2
 8014ef0:	009b      	lsls	r3, r3, #2
 8014ef2:	4413      	add	r3, r2
 8014ef4:	009b      	lsls	r3, r3, #2
 8014ef6:	4a22      	ldr	r2, [pc, #136]	; (8014f80 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8014ef8:	4413      	add	r3, r2
 8014efa:	4299      	cmp	r1, r3
 8014efc:	d101      	bne.n	8014f02 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8014efe:	2301      	movs	r3, #1
 8014f00:	e000      	b.n	8014f04 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8014f02:	2300      	movs	r3, #0
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d034      	beq.n	8014f72 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014f08:	69bb      	ldr	r3, [r7, #24]
 8014f0a:	3304      	adds	r3, #4
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	f7fe f915 	bl	801313c <uxListRemove>
 8014f12:	4603      	mov	r3, r0
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d115      	bne.n	8014f44 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014f18:	69bb      	ldr	r3, [r7, #24]
 8014f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f1c:	4918      	ldr	r1, [pc, #96]	; (8014f80 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8014f1e:	4613      	mov	r3, r2
 8014f20:	009b      	lsls	r3, r3, #2
 8014f22:	4413      	add	r3, r2
 8014f24:	009b      	lsls	r3, r3, #2
 8014f26:	440b      	add	r3, r1
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d10a      	bne.n	8014f44 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8014f2e:	69bb      	ldr	r3, [r7, #24]
 8014f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f32:	2201      	movs	r2, #1
 8014f34:	fa02 f303 	lsl.w	r3, r2, r3
 8014f38:	43da      	mvns	r2, r3
 8014f3a:	4b12      	ldr	r3, [pc, #72]	; (8014f84 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	4013      	ands	r3, r2
 8014f40:	4a10      	ldr	r2, [pc, #64]	; (8014f84 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8014f42:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014f44:	69bb      	ldr	r3, [r7, #24]
 8014f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f48:	2201      	movs	r2, #1
 8014f4a:	409a      	lsls	r2, r3
 8014f4c:	4b0d      	ldr	r3, [pc, #52]	; (8014f84 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	4313      	orrs	r3, r2
 8014f52:	4a0c      	ldr	r2, [pc, #48]	; (8014f84 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8014f54:	6013      	str	r3, [r2, #0]
 8014f56:	69bb      	ldr	r3, [r7, #24]
 8014f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f5a:	4613      	mov	r3, r2
 8014f5c:	009b      	lsls	r3, r3, #2
 8014f5e:	4413      	add	r3, r2
 8014f60:	009b      	lsls	r3, r3, #2
 8014f62:	4a07      	ldr	r2, [pc, #28]	; (8014f80 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8014f64:	441a      	add	r2, r3
 8014f66:	69bb      	ldr	r3, [r7, #24]
 8014f68:	3304      	adds	r3, #4
 8014f6a:	4619      	mov	r1, r3
 8014f6c:	4610      	mov	r0, r2
 8014f6e:	f7fe f88a 	bl	8013086 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014f72:	bf00      	nop
 8014f74:	3720      	adds	r7, #32
 8014f76:	46bd      	mov	sp, r7
 8014f78:	bd80      	pop	{r7, pc}
 8014f7a:	bf00      	nop
 8014f7c:	20005720 	.word	0x20005720
 8014f80:	20005724 	.word	0x20005724
 8014f84:	20005828 	.word	0x20005828

08014f88 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8014f88:	b480      	push	{r7}
 8014f8a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014f8c:	4b07      	ldr	r3, [pc, #28]	; (8014fac <pvTaskIncrementMutexHeldCount+0x24>)
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d004      	beq.n	8014f9e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014f94:	4b05      	ldr	r3, [pc, #20]	; (8014fac <pvTaskIncrementMutexHeldCount+0x24>)
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8014f9a:	3201      	adds	r2, #1
 8014f9c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8014f9e:	4b03      	ldr	r3, [pc, #12]	; (8014fac <pvTaskIncrementMutexHeldCount+0x24>)
 8014fa0:	681b      	ldr	r3, [r3, #0]
	}
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	46bd      	mov	sp, r7
 8014fa6:	bc80      	pop	{r7}
 8014fa8:	4770      	bx	lr
 8014faa:	bf00      	nop
 8014fac:	20005720 	.word	0x20005720

08014fb0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014fb0:	b580      	push	{r7, lr}
 8014fb2:	b084      	sub	sp, #16
 8014fb4:	af00      	add	r7, sp, #0
 8014fb6:	6078      	str	r0, [r7, #4]
 8014fb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014fba:	4b29      	ldr	r3, [pc, #164]	; (8015060 <prvAddCurrentTaskToDelayedList+0xb0>)
 8014fbc:	681b      	ldr	r3, [r3, #0]
 8014fbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014fc0:	4b28      	ldr	r3, [pc, #160]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	3304      	adds	r3, #4
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	f7fe f8b8 	bl	801313c <uxListRemove>
 8014fcc:	4603      	mov	r3, r0
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d10b      	bne.n	8014fea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8014fd2:	4b24      	ldr	r3, [pc, #144]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fd8:	2201      	movs	r2, #1
 8014fda:	fa02 f303 	lsl.w	r3, r2, r3
 8014fde:	43da      	mvns	r2, r3
 8014fe0:	4b21      	ldr	r3, [pc, #132]	; (8015068 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	4013      	ands	r3, r2
 8014fe6:	4a20      	ldr	r2, [pc, #128]	; (8015068 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014fe8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ff0:	d10a      	bne.n	8015008 <prvAddCurrentTaskToDelayedList+0x58>
 8014ff2:	683b      	ldr	r3, [r7, #0]
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d007      	beq.n	8015008 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014ff8:	4b1a      	ldr	r3, [pc, #104]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	3304      	adds	r3, #4
 8014ffe:	4619      	mov	r1, r3
 8015000:	481a      	ldr	r0, [pc, #104]	; (801506c <prvAddCurrentTaskToDelayedList+0xbc>)
 8015002:	f7fe f840 	bl	8013086 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015006:	e026      	b.n	8015056 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015008:	68fa      	ldr	r2, [r7, #12]
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	4413      	add	r3, r2
 801500e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015010:	4b14      	ldr	r3, [pc, #80]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	68ba      	ldr	r2, [r7, #8]
 8015016:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015018:	68ba      	ldr	r2, [r7, #8]
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	429a      	cmp	r2, r3
 801501e:	d209      	bcs.n	8015034 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015020:	4b13      	ldr	r3, [pc, #76]	; (8015070 <prvAddCurrentTaskToDelayedList+0xc0>)
 8015022:	681a      	ldr	r2, [r3, #0]
 8015024:	4b0f      	ldr	r3, [pc, #60]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	3304      	adds	r3, #4
 801502a:	4619      	mov	r1, r3
 801502c:	4610      	mov	r0, r2
 801502e:	f7fe f84d 	bl	80130cc <vListInsert>
}
 8015032:	e010      	b.n	8015056 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015034:	4b0f      	ldr	r3, [pc, #60]	; (8015074 <prvAddCurrentTaskToDelayedList+0xc4>)
 8015036:	681a      	ldr	r2, [r3, #0]
 8015038:	4b0a      	ldr	r3, [pc, #40]	; (8015064 <prvAddCurrentTaskToDelayedList+0xb4>)
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	3304      	adds	r3, #4
 801503e:	4619      	mov	r1, r3
 8015040:	4610      	mov	r0, r2
 8015042:	f7fe f843 	bl	80130cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015046:	4b0c      	ldr	r3, [pc, #48]	; (8015078 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	68ba      	ldr	r2, [r7, #8]
 801504c:	429a      	cmp	r2, r3
 801504e:	d202      	bcs.n	8015056 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015050:	4a09      	ldr	r2, [pc, #36]	; (8015078 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015052:	68bb      	ldr	r3, [r7, #8]
 8015054:	6013      	str	r3, [r2, #0]
}
 8015056:	bf00      	nop
 8015058:	3710      	adds	r7, #16
 801505a:	46bd      	mov	sp, r7
 801505c:	bd80      	pop	{r7, pc}
 801505e:	bf00      	nop
 8015060:	20005824 	.word	0x20005824
 8015064:	20005720 	.word	0x20005720
 8015068:	20005828 	.word	0x20005828
 801506c:	2000580c 	.word	0x2000580c
 8015070:	200057dc 	.word	0x200057dc
 8015074:	200057d8 	.word	0x200057d8
 8015078:	20005840 	.word	0x20005840

0801507c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801507c:	b480      	push	{r7}
 801507e:	b085      	sub	sp, #20
 8015080:	af00      	add	r7, sp, #0
 8015082:	60f8      	str	r0, [r7, #12]
 8015084:	60b9      	str	r1, [r7, #8]
 8015086:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	3b04      	subs	r3, #4
 801508c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015094:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	3b04      	subs	r3, #4
 801509a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801509c:	68bb      	ldr	r3, [r7, #8]
 801509e:	f023 0201 	bic.w	r2, r3, #1
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	3b04      	subs	r3, #4
 80150aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80150ac:	4a08      	ldr	r2, [pc, #32]	; (80150d0 <pxPortInitialiseStack+0x54>)
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	3b14      	subs	r3, #20
 80150b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80150b8:	687a      	ldr	r2, [r7, #4]
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	3b20      	subs	r3, #32
 80150c2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80150c4:	68fb      	ldr	r3, [r7, #12]
}
 80150c6:	4618      	mov	r0, r3
 80150c8:	3714      	adds	r7, #20
 80150ca:	46bd      	mov	sp, r7
 80150cc:	bc80      	pop	{r7}
 80150ce:	4770      	bx	lr
 80150d0:	080150d5 	.word	0x080150d5

080150d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80150d4:	b480      	push	{r7}
 80150d6:	b085      	sub	sp, #20
 80150d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80150da:	2300      	movs	r3, #0
 80150dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80150de:	4b12      	ldr	r3, [pc, #72]	; (8015128 <prvTaskExitError+0x54>)
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150e6:	d00a      	beq.n	80150fe <prvTaskExitError+0x2a>
	__asm volatile
 80150e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150ec:	f383 8811 	msr	BASEPRI, r3
 80150f0:	f3bf 8f6f 	isb	sy
 80150f4:	f3bf 8f4f 	dsb	sy
 80150f8:	60fb      	str	r3, [r7, #12]
}
 80150fa:	bf00      	nop
 80150fc:	e7fe      	b.n	80150fc <prvTaskExitError+0x28>
	__asm volatile
 80150fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015102:	f383 8811 	msr	BASEPRI, r3
 8015106:	f3bf 8f6f 	isb	sy
 801510a:	f3bf 8f4f 	dsb	sy
 801510e:	60bb      	str	r3, [r7, #8]
}
 8015110:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015112:	bf00      	nop
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	2b00      	cmp	r3, #0
 8015118:	d0fc      	beq.n	8015114 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801511a:	bf00      	nop
 801511c:	bf00      	nop
 801511e:	3714      	adds	r7, #20
 8015120:	46bd      	mov	sp, r7
 8015122:	bc80      	pop	{r7}
 8015124:	4770      	bx	lr
 8015126:	bf00      	nop
 8015128:	20000234 	.word	0x20000234
 801512c:	00000000 	.word	0x00000000

08015130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015130:	4b07      	ldr	r3, [pc, #28]	; (8015150 <pxCurrentTCBConst2>)
 8015132:	6819      	ldr	r1, [r3, #0]
 8015134:	6808      	ldr	r0, [r1, #0]
 8015136:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801513a:	f380 8809 	msr	PSP, r0
 801513e:	f3bf 8f6f 	isb	sy
 8015142:	f04f 0000 	mov.w	r0, #0
 8015146:	f380 8811 	msr	BASEPRI, r0
 801514a:	f04e 0e0d 	orr.w	lr, lr, #13
 801514e:	4770      	bx	lr

08015150 <pxCurrentTCBConst2>:
 8015150:	20005720 	.word	0x20005720
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015154:	bf00      	nop
 8015156:	bf00      	nop

08015158 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8015158:	4806      	ldr	r0, [pc, #24]	; (8015174 <prvPortStartFirstTask+0x1c>)
 801515a:	6800      	ldr	r0, [r0, #0]
 801515c:	6800      	ldr	r0, [r0, #0]
 801515e:	f380 8808 	msr	MSP, r0
 8015162:	b662      	cpsie	i
 8015164:	b661      	cpsie	f
 8015166:	f3bf 8f4f 	dsb	sy
 801516a:	f3bf 8f6f 	isb	sy
 801516e:	df00      	svc	0
 8015170:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015172:	bf00      	nop
 8015174:	e000ed08 	.word	0xe000ed08

08015178 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015178:	b580      	push	{r7, lr}
 801517a:	b084      	sub	sp, #16
 801517c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801517e:	4b32      	ldr	r3, [pc, #200]	; (8015248 <xPortStartScheduler+0xd0>)
 8015180:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	781b      	ldrb	r3, [r3, #0]
 8015186:	b2db      	uxtb	r3, r3
 8015188:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	22ff      	movs	r2, #255	; 0xff
 801518e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015190:	68fb      	ldr	r3, [r7, #12]
 8015192:	781b      	ldrb	r3, [r3, #0]
 8015194:	b2db      	uxtb	r3, r3
 8015196:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015198:	78fb      	ldrb	r3, [r7, #3]
 801519a:	b2db      	uxtb	r3, r3
 801519c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80151a0:	b2da      	uxtb	r2, r3
 80151a2:	4b2a      	ldr	r3, [pc, #168]	; (801524c <xPortStartScheduler+0xd4>)
 80151a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80151a6:	4b2a      	ldr	r3, [pc, #168]	; (8015250 <xPortStartScheduler+0xd8>)
 80151a8:	2207      	movs	r2, #7
 80151aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80151ac:	e009      	b.n	80151c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80151ae:	4b28      	ldr	r3, [pc, #160]	; (8015250 <xPortStartScheduler+0xd8>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	3b01      	subs	r3, #1
 80151b4:	4a26      	ldr	r2, [pc, #152]	; (8015250 <xPortStartScheduler+0xd8>)
 80151b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80151b8:	78fb      	ldrb	r3, [r7, #3]
 80151ba:	b2db      	uxtb	r3, r3
 80151bc:	005b      	lsls	r3, r3, #1
 80151be:	b2db      	uxtb	r3, r3
 80151c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80151c2:	78fb      	ldrb	r3, [r7, #3]
 80151c4:	b2db      	uxtb	r3, r3
 80151c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80151ca:	2b80      	cmp	r3, #128	; 0x80
 80151cc:	d0ef      	beq.n	80151ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80151ce:	4b20      	ldr	r3, [pc, #128]	; (8015250 <xPortStartScheduler+0xd8>)
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	f1c3 0307 	rsb	r3, r3, #7
 80151d6:	2b04      	cmp	r3, #4
 80151d8:	d00a      	beq.n	80151f0 <xPortStartScheduler+0x78>
	__asm volatile
 80151da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151de:	f383 8811 	msr	BASEPRI, r3
 80151e2:	f3bf 8f6f 	isb	sy
 80151e6:	f3bf 8f4f 	dsb	sy
 80151ea:	60bb      	str	r3, [r7, #8]
}
 80151ec:	bf00      	nop
 80151ee:	e7fe      	b.n	80151ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80151f0:	4b17      	ldr	r3, [pc, #92]	; (8015250 <xPortStartScheduler+0xd8>)
 80151f2:	681b      	ldr	r3, [r3, #0]
 80151f4:	021b      	lsls	r3, r3, #8
 80151f6:	4a16      	ldr	r2, [pc, #88]	; (8015250 <xPortStartScheduler+0xd8>)
 80151f8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80151fa:	4b15      	ldr	r3, [pc, #84]	; (8015250 <xPortStartScheduler+0xd8>)
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015202:	4a13      	ldr	r2, [pc, #76]	; (8015250 <xPortStartScheduler+0xd8>)
 8015204:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	b2da      	uxtb	r2, r3
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801520e:	4b11      	ldr	r3, [pc, #68]	; (8015254 <xPortStartScheduler+0xdc>)
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	4a10      	ldr	r2, [pc, #64]	; (8015254 <xPortStartScheduler+0xdc>)
 8015214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015218:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801521a:	4b0e      	ldr	r3, [pc, #56]	; (8015254 <xPortStartScheduler+0xdc>)
 801521c:	681b      	ldr	r3, [r3, #0]
 801521e:	4a0d      	ldr	r2, [pc, #52]	; (8015254 <xPortStartScheduler+0xdc>)
 8015220:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8015224:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015226:	f000 f8b9 	bl	801539c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801522a:	4b0b      	ldr	r3, [pc, #44]	; (8015258 <xPortStartScheduler+0xe0>)
 801522c:	2200      	movs	r2, #0
 801522e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015230:	f7ff ff92 	bl	8015158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015234:	f7ff fa94 	bl	8014760 <vTaskSwitchContext>
	prvTaskExitError();
 8015238:	f7ff ff4c 	bl	80150d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801523c:	2300      	movs	r3, #0
}
 801523e:	4618      	mov	r0, r3
 8015240:	3710      	adds	r7, #16
 8015242:	46bd      	mov	sp, r7
 8015244:	bd80      	pop	{r7, pc}
 8015246:	bf00      	nop
 8015248:	e000e400 	.word	0xe000e400
 801524c:	2000584c 	.word	0x2000584c
 8015250:	20005850 	.word	0x20005850
 8015254:	e000ed20 	.word	0xe000ed20
 8015258:	20000234 	.word	0x20000234

0801525c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801525c:	b480      	push	{r7}
 801525e:	b083      	sub	sp, #12
 8015260:	af00      	add	r7, sp, #0
	__asm volatile
 8015262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015266:	f383 8811 	msr	BASEPRI, r3
 801526a:	f3bf 8f6f 	isb	sy
 801526e:	f3bf 8f4f 	dsb	sy
 8015272:	607b      	str	r3, [r7, #4]
}
 8015274:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015276:	4b0f      	ldr	r3, [pc, #60]	; (80152b4 <vPortEnterCritical+0x58>)
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	3301      	adds	r3, #1
 801527c:	4a0d      	ldr	r2, [pc, #52]	; (80152b4 <vPortEnterCritical+0x58>)
 801527e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015280:	4b0c      	ldr	r3, [pc, #48]	; (80152b4 <vPortEnterCritical+0x58>)
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	2b01      	cmp	r3, #1
 8015286:	d10f      	bne.n	80152a8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015288:	4b0b      	ldr	r3, [pc, #44]	; (80152b8 <vPortEnterCritical+0x5c>)
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	b2db      	uxtb	r3, r3
 801528e:	2b00      	cmp	r3, #0
 8015290:	d00a      	beq.n	80152a8 <vPortEnterCritical+0x4c>
	__asm volatile
 8015292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015296:	f383 8811 	msr	BASEPRI, r3
 801529a:	f3bf 8f6f 	isb	sy
 801529e:	f3bf 8f4f 	dsb	sy
 80152a2:	603b      	str	r3, [r7, #0]
}
 80152a4:	bf00      	nop
 80152a6:	e7fe      	b.n	80152a6 <vPortEnterCritical+0x4a>
	}
}
 80152a8:	bf00      	nop
 80152aa:	370c      	adds	r7, #12
 80152ac:	46bd      	mov	sp, r7
 80152ae:	bc80      	pop	{r7}
 80152b0:	4770      	bx	lr
 80152b2:	bf00      	nop
 80152b4:	20000234 	.word	0x20000234
 80152b8:	e000ed04 	.word	0xe000ed04

080152bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80152bc:	b480      	push	{r7}
 80152be:	b083      	sub	sp, #12
 80152c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80152c2:	4b11      	ldr	r3, [pc, #68]	; (8015308 <vPortExitCritical+0x4c>)
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d10a      	bne.n	80152e0 <vPortExitCritical+0x24>
	__asm volatile
 80152ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80152ce:	f383 8811 	msr	BASEPRI, r3
 80152d2:	f3bf 8f6f 	isb	sy
 80152d6:	f3bf 8f4f 	dsb	sy
 80152da:	607b      	str	r3, [r7, #4]
}
 80152dc:	bf00      	nop
 80152de:	e7fe      	b.n	80152de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80152e0:	4b09      	ldr	r3, [pc, #36]	; (8015308 <vPortExitCritical+0x4c>)
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	3b01      	subs	r3, #1
 80152e6:	4a08      	ldr	r2, [pc, #32]	; (8015308 <vPortExitCritical+0x4c>)
 80152e8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80152ea:	4b07      	ldr	r3, [pc, #28]	; (8015308 <vPortExitCritical+0x4c>)
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d105      	bne.n	80152fe <vPortExitCritical+0x42>
 80152f2:	2300      	movs	r3, #0
 80152f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80152f6:	683b      	ldr	r3, [r7, #0]
 80152f8:	f383 8811 	msr	BASEPRI, r3
}
 80152fc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80152fe:	bf00      	nop
 8015300:	370c      	adds	r7, #12
 8015302:	46bd      	mov	sp, r7
 8015304:	bc80      	pop	{r7}
 8015306:	4770      	bx	lr
 8015308:	20000234 	.word	0x20000234
 801530c:	00000000 	.word	0x00000000

08015310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015310:	f3ef 8009 	mrs	r0, PSP
 8015314:	f3bf 8f6f 	isb	sy
 8015318:	4b0d      	ldr	r3, [pc, #52]	; (8015350 <pxCurrentTCBConst>)
 801531a:	681a      	ldr	r2, [r3, #0]
 801531c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8015320:	6010      	str	r0, [r2, #0]
 8015322:	e92d 4008 	stmdb	sp!, {r3, lr}
 8015326:	f04f 0050 	mov.w	r0, #80	; 0x50
 801532a:	f380 8811 	msr	BASEPRI, r0
 801532e:	f7ff fa17 	bl	8014760 <vTaskSwitchContext>
 8015332:	f04f 0000 	mov.w	r0, #0
 8015336:	f380 8811 	msr	BASEPRI, r0
 801533a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801533e:	6819      	ldr	r1, [r3, #0]
 8015340:	6808      	ldr	r0, [r1, #0]
 8015342:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8015346:	f380 8809 	msr	PSP, r0
 801534a:	f3bf 8f6f 	isb	sy
 801534e:	4770      	bx	lr

08015350 <pxCurrentTCBConst>:
 8015350:	20005720 	.word	0x20005720
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015354:	bf00      	nop
 8015356:	bf00      	nop

08015358 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
	__asm volatile
 801535e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015362:	f383 8811 	msr	BASEPRI, r3
 8015366:	f3bf 8f6f 	isb	sy
 801536a:	f3bf 8f4f 	dsb	sy
 801536e:	607b      	str	r3, [r7, #4]
}
 8015370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015372:	f7ff f937 	bl	80145e4 <xTaskIncrementTick>
 8015376:	4603      	mov	r3, r0
 8015378:	2b00      	cmp	r3, #0
 801537a:	d003      	beq.n	8015384 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801537c:	4b06      	ldr	r3, [pc, #24]	; (8015398 <SysTick_Handler+0x40>)
 801537e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015382:	601a      	str	r2, [r3, #0]
 8015384:	2300      	movs	r3, #0
 8015386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015388:	683b      	ldr	r3, [r7, #0]
 801538a:	f383 8811 	msr	BASEPRI, r3
}
 801538e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015390:	bf00      	nop
 8015392:	3708      	adds	r7, #8
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}
 8015398:	e000ed04 	.word	0xe000ed04

0801539c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801539c:	b480      	push	{r7}
 801539e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80153a0:	4b0a      	ldr	r3, [pc, #40]	; (80153cc <vPortSetupTimerInterrupt+0x30>)
 80153a2:	2200      	movs	r2, #0
 80153a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80153a6:	4b0a      	ldr	r3, [pc, #40]	; (80153d0 <vPortSetupTimerInterrupt+0x34>)
 80153a8:	2200      	movs	r2, #0
 80153aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80153ac:	4b09      	ldr	r3, [pc, #36]	; (80153d4 <vPortSetupTimerInterrupt+0x38>)
 80153ae:	681b      	ldr	r3, [r3, #0]
 80153b0:	4a09      	ldr	r2, [pc, #36]	; (80153d8 <vPortSetupTimerInterrupt+0x3c>)
 80153b2:	fba2 2303 	umull	r2, r3, r2, r3
 80153b6:	099b      	lsrs	r3, r3, #6
 80153b8:	4a08      	ldr	r2, [pc, #32]	; (80153dc <vPortSetupTimerInterrupt+0x40>)
 80153ba:	3b01      	subs	r3, #1
 80153bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80153be:	4b03      	ldr	r3, [pc, #12]	; (80153cc <vPortSetupTimerInterrupt+0x30>)
 80153c0:	2207      	movs	r2, #7
 80153c2:	601a      	str	r2, [r3, #0]
}
 80153c4:	bf00      	nop
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bc80      	pop	{r7}
 80153ca:	4770      	bx	lr
 80153cc:	e000e010 	.word	0xe000e010
 80153d0:	e000e018 	.word	0xe000e018
 80153d4:	20000208 	.word	0x20000208
 80153d8:	10624dd3 	.word	0x10624dd3
 80153dc:	e000e014 	.word	0xe000e014

080153e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80153e0:	b480      	push	{r7}
 80153e2:	b085      	sub	sp, #20
 80153e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80153e6:	f3ef 8305 	mrs	r3, IPSR
 80153ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	2b0f      	cmp	r3, #15
 80153f0:	d914      	bls.n	801541c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80153f2:	4a16      	ldr	r2, [pc, #88]	; (801544c <vPortValidateInterruptPriority+0x6c>)
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	4413      	add	r3, r2
 80153f8:	781b      	ldrb	r3, [r3, #0]
 80153fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80153fc:	4b14      	ldr	r3, [pc, #80]	; (8015450 <vPortValidateInterruptPriority+0x70>)
 80153fe:	781b      	ldrb	r3, [r3, #0]
 8015400:	7afa      	ldrb	r2, [r7, #11]
 8015402:	429a      	cmp	r2, r3
 8015404:	d20a      	bcs.n	801541c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8015406:	f04f 0350 	mov.w	r3, #80	; 0x50
 801540a:	f383 8811 	msr	BASEPRI, r3
 801540e:	f3bf 8f6f 	isb	sy
 8015412:	f3bf 8f4f 	dsb	sy
 8015416:	607b      	str	r3, [r7, #4]
}
 8015418:	bf00      	nop
 801541a:	e7fe      	b.n	801541a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801541c:	4b0d      	ldr	r3, [pc, #52]	; (8015454 <vPortValidateInterruptPriority+0x74>)
 801541e:	681b      	ldr	r3, [r3, #0]
 8015420:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015424:	4b0c      	ldr	r3, [pc, #48]	; (8015458 <vPortValidateInterruptPriority+0x78>)
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	429a      	cmp	r2, r3
 801542a:	d90a      	bls.n	8015442 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 801542c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015430:	f383 8811 	msr	BASEPRI, r3
 8015434:	f3bf 8f6f 	isb	sy
 8015438:	f3bf 8f4f 	dsb	sy
 801543c:	603b      	str	r3, [r7, #0]
}
 801543e:	bf00      	nop
 8015440:	e7fe      	b.n	8015440 <vPortValidateInterruptPriority+0x60>
	}
 8015442:	bf00      	nop
 8015444:	3714      	adds	r7, #20
 8015446:	46bd      	mov	sp, r7
 8015448:	bc80      	pop	{r7}
 801544a:	4770      	bx	lr
 801544c:	e000e3f0 	.word	0xe000e3f0
 8015450:	2000584c 	.word	0x2000584c
 8015454:	e000ed0c 	.word	0xe000ed0c
 8015458:	20005850 	.word	0x20005850

0801545c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801545c:	b580      	push	{r7, lr}
 801545e:	b08a      	sub	sp, #40	; 0x28
 8015460:	af00      	add	r7, sp, #0
 8015462:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015464:	2300      	movs	r3, #0
 8015466:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015468:	f7ff f812 	bl	8014490 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801546c:	4b58      	ldr	r3, [pc, #352]	; (80155d0 <pvPortMalloc+0x174>)
 801546e:	681b      	ldr	r3, [r3, #0]
 8015470:	2b00      	cmp	r3, #0
 8015472:	d101      	bne.n	8015478 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015474:	f000 f910 	bl	8015698 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015478:	4b56      	ldr	r3, [pc, #344]	; (80155d4 <pvPortMalloc+0x178>)
 801547a:	681a      	ldr	r2, [r3, #0]
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	4013      	ands	r3, r2
 8015480:	2b00      	cmp	r3, #0
 8015482:	f040 808e 	bne.w	80155a2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	2b00      	cmp	r3, #0
 801548a:	d01d      	beq.n	80154c8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 801548c:	2208      	movs	r2, #8
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	4413      	add	r3, r2
 8015492:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	f003 0307 	and.w	r3, r3, #7
 801549a:	2b00      	cmp	r3, #0
 801549c:	d014      	beq.n	80154c8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	f023 0307 	bic.w	r3, r3, #7
 80154a4:	3308      	adds	r3, #8
 80154a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	f003 0307 	and.w	r3, r3, #7
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d00a      	beq.n	80154c8 <pvPortMalloc+0x6c>
	__asm volatile
 80154b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154b6:	f383 8811 	msr	BASEPRI, r3
 80154ba:	f3bf 8f6f 	isb	sy
 80154be:	f3bf 8f4f 	dsb	sy
 80154c2:	617b      	str	r3, [r7, #20]
}
 80154c4:	bf00      	nop
 80154c6:	e7fe      	b.n	80154c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d069      	beq.n	80155a2 <pvPortMalloc+0x146>
 80154ce:	4b42      	ldr	r3, [pc, #264]	; (80155d8 <pvPortMalloc+0x17c>)
 80154d0:	681b      	ldr	r3, [r3, #0]
 80154d2:	687a      	ldr	r2, [r7, #4]
 80154d4:	429a      	cmp	r2, r3
 80154d6:	d864      	bhi.n	80155a2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80154d8:	4b40      	ldr	r3, [pc, #256]	; (80155dc <pvPortMalloc+0x180>)
 80154da:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80154dc:	4b3f      	ldr	r3, [pc, #252]	; (80155dc <pvPortMalloc+0x180>)
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80154e2:	e004      	b.n	80154ee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80154e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154e6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80154e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80154ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154f0:	685b      	ldr	r3, [r3, #4]
 80154f2:	687a      	ldr	r2, [r7, #4]
 80154f4:	429a      	cmp	r2, r3
 80154f6:	d903      	bls.n	8015500 <pvPortMalloc+0xa4>
 80154f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d1f1      	bne.n	80154e4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015500:	4b33      	ldr	r3, [pc, #204]	; (80155d0 <pvPortMalloc+0x174>)
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015506:	429a      	cmp	r2, r3
 8015508:	d04b      	beq.n	80155a2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801550a:	6a3b      	ldr	r3, [r7, #32]
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	2208      	movs	r2, #8
 8015510:	4413      	add	r3, r2
 8015512:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015516:	681a      	ldr	r2, [r3, #0]
 8015518:	6a3b      	ldr	r3, [r7, #32]
 801551a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801551c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801551e:	685a      	ldr	r2, [r3, #4]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	1ad2      	subs	r2, r2, r3
 8015524:	2308      	movs	r3, #8
 8015526:	005b      	lsls	r3, r3, #1
 8015528:	429a      	cmp	r2, r3
 801552a:	d91f      	bls.n	801556c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801552c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	4413      	add	r3, r2
 8015532:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015534:	69bb      	ldr	r3, [r7, #24]
 8015536:	f003 0307 	and.w	r3, r3, #7
 801553a:	2b00      	cmp	r3, #0
 801553c:	d00a      	beq.n	8015554 <pvPortMalloc+0xf8>
	__asm volatile
 801553e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015542:	f383 8811 	msr	BASEPRI, r3
 8015546:	f3bf 8f6f 	isb	sy
 801554a:	f3bf 8f4f 	dsb	sy
 801554e:	613b      	str	r3, [r7, #16]
}
 8015550:	bf00      	nop
 8015552:	e7fe      	b.n	8015552 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015556:	685a      	ldr	r2, [r3, #4]
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	1ad2      	subs	r2, r2, r3
 801555c:	69bb      	ldr	r3, [r7, #24]
 801555e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015562:	687a      	ldr	r2, [r7, #4]
 8015564:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015566:	69b8      	ldr	r0, [r7, #24]
 8015568:	f000 f8f8 	bl	801575c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801556c:	4b1a      	ldr	r3, [pc, #104]	; (80155d8 <pvPortMalloc+0x17c>)
 801556e:	681a      	ldr	r2, [r3, #0]
 8015570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015572:	685b      	ldr	r3, [r3, #4]
 8015574:	1ad3      	subs	r3, r2, r3
 8015576:	4a18      	ldr	r2, [pc, #96]	; (80155d8 <pvPortMalloc+0x17c>)
 8015578:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801557a:	4b17      	ldr	r3, [pc, #92]	; (80155d8 <pvPortMalloc+0x17c>)
 801557c:	681a      	ldr	r2, [r3, #0]
 801557e:	4b18      	ldr	r3, [pc, #96]	; (80155e0 <pvPortMalloc+0x184>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	429a      	cmp	r2, r3
 8015584:	d203      	bcs.n	801558e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015586:	4b14      	ldr	r3, [pc, #80]	; (80155d8 <pvPortMalloc+0x17c>)
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	4a15      	ldr	r2, [pc, #84]	; (80155e0 <pvPortMalloc+0x184>)
 801558c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015590:	685a      	ldr	r2, [r3, #4]
 8015592:	4b10      	ldr	r3, [pc, #64]	; (80155d4 <pvPortMalloc+0x178>)
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	431a      	orrs	r2, r3
 8015598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801559a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801559c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801559e:	2200      	movs	r2, #0
 80155a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80155a2:	f7fe ff83 	bl	80144ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80155a6:	69fb      	ldr	r3, [r7, #28]
 80155a8:	f003 0307 	and.w	r3, r3, #7
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d00a      	beq.n	80155c6 <pvPortMalloc+0x16a>
	__asm volatile
 80155b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155b4:	f383 8811 	msr	BASEPRI, r3
 80155b8:	f3bf 8f6f 	isb	sy
 80155bc:	f3bf 8f4f 	dsb	sy
 80155c0:	60fb      	str	r3, [r7, #12]
}
 80155c2:	bf00      	nop
 80155c4:	e7fe      	b.n	80155c4 <pvPortMalloc+0x168>
	return pvReturn;
 80155c6:	69fb      	ldr	r3, [r7, #28]
}
 80155c8:	4618      	mov	r0, r3
 80155ca:	3728      	adds	r7, #40	; 0x28
 80155cc:	46bd      	mov	sp, r7
 80155ce:	bd80      	pop	{r7, pc}
 80155d0:	2000945c 	.word	0x2000945c
 80155d4:	20009468 	.word	0x20009468
 80155d8:	20009460 	.word	0x20009460
 80155dc:	20009454 	.word	0x20009454
 80155e0:	20009464 	.word	0x20009464

080155e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80155e4:	b580      	push	{r7, lr}
 80155e6:	b086      	sub	sp, #24
 80155e8:	af00      	add	r7, sp, #0
 80155ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d048      	beq.n	8015688 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80155f6:	2308      	movs	r3, #8
 80155f8:	425b      	negs	r3, r3
 80155fa:	697a      	ldr	r2, [r7, #20]
 80155fc:	4413      	add	r3, r2
 80155fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015600:	697b      	ldr	r3, [r7, #20]
 8015602:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015604:	693b      	ldr	r3, [r7, #16]
 8015606:	685a      	ldr	r2, [r3, #4]
 8015608:	4b21      	ldr	r3, [pc, #132]	; (8015690 <vPortFree+0xac>)
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	4013      	ands	r3, r2
 801560e:	2b00      	cmp	r3, #0
 8015610:	d10a      	bne.n	8015628 <vPortFree+0x44>
	__asm volatile
 8015612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015616:	f383 8811 	msr	BASEPRI, r3
 801561a:	f3bf 8f6f 	isb	sy
 801561e:	f3bf 8f4f 	dsb	sy
 8015622:	60fb      	str	r3, [r7, #12]
}
 8015624:	bf00      	nop
 8015626:	e7fe      	b.n	8015626 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015628:	693b      	ldr	r3, [r7, #16]
 801562a:	681b      	ldr	r3, [r3, #0]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d00a      	beq.n	8015646 <vPortFree+0x62>
	__asm volatile
 8015630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015634:	f383 8811 	msr	BASEPRI, r3
 8015638:	f3bf 8f6f 	isb	sy
 801563c:	f3bf 8f4f 	dsb	sy
 8015640:	60bb      	str	r3, [r7, #8]
}
 8015642:	bf00      	nop
 8015644:	e7fe      	b.n	8015644 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015646:	693b      	ldr	r3, [r7, #16]
 8015648:	685a      	ldr	r2, [r3, #4]
 801564a:	4b11      	ldr	r3, [pc, #68]	; (8015690 <vPortFree+0xac>)
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	4013      	ands	r3, r2
 8015650:	2b00      	cmp	r3, #0
 8015652:	d019      	beq.n	8015688 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015654:	693b      	ldr	r3, [r7, #16]
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d115      	bne.n	8015688 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801565c:	693b      	ldr	r3, [r7, #16]
 801565e:	685a      	ldr	r2, [r3, #4]
 8015660:	4b0b      	ldr	r3, [pc, #44]	; (8015690 <vPortFree+0xac>)
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	43db      	mvns	r3, r3
 8015666:	401a      	ands	r2, r3
 8015668:	693b      	ldr	r3, [r7, #16]
 801566a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801566c:	f7fe ff10 	bl	8014490 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015670:	693b      	ldr	r3, [r7, #16]
 8015672:	685a      	ldr	r2, [r3, #4]
 8015674:	4b07      	ldr	r3, [pc, #28]	; (8015694 <vPortFree+0xb0>)
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	4413      	add	r3, r2
 801567a:	4a06      	ldr	r2, [pc, #24]	; (8015694 <vPortFree+0xb0>)
 801567c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801567e:	6938      	ldr	r0, [r7, #16]
 8015680:	f000 f86c 	bl	801575c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8015684:	f7fe ff12 	bl	80144ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015688:	bf00      	nop
 801568a:	3718      	adds	r7, #24
 801568c:	46bd      	mov	sp, r7
 801568e:	bd80      	pop	{r7, pc}
 8015690:	20009468 	.word	0x20009468
 8015694:	20009460 	.word	0x20009460

08015698 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015698:	b480      	push	{r7}
 801569a:	b085      	sub	sp, #20
 801569c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801569e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80156a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80156a4:	4b27      	ldr	r3, [pc, #156]	; (8015744 <prvHeapInit+0xac>)
 80156a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	f003 0307 	and.w	r3, r3, #7
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d00c      	beq.n	80156cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	3307      	adds	r3, #7
 80156b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	f023 0307 	bic.w	r3, r3, #7
 80156be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80156c0:	68ba      	ldr	r2, [r7, #8]
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	1ad3      	subs	r3, r2, r3
 80156c6:	4a1f      	ldr	r2, [pc, #124]	; (8015744 <prvHeapInit+0xac>)
 80156c8:	4413      	add	r3, r2
 80156ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80156d0:	4a1d      	ldr	r2, [pc, #116]	; (8015748 <prvHeapInit+0xb0>)
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80156d6:	4b1c      	ldr	r3, [pc, #112]	; (8015748 <prvHeapInit+0xb0>)
 80156d8:	2200      	movs	r2, #0
 80156da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	68ba      	ldr	r2, [r7, #8]
 80156e0:	4413      	add	r3, r2
 80156e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80156e4:	2208      	movs	r2, #8
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	1a9b      	subs	r3, r3, r2
 80156ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	f023 0307 	bic.w	r3, r3, #7
 80156f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	4a15      	ldr	r2, [pc, #84]	; (801574c <prvHeapInit+0xb4>)
 80156f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80156fa:	4b14      	ldr	r3, [pc, #80]	; (801574c <prvHeapInit+0xb4>)
 80156fc:	681b      	ldr	r3, [r3, #0]
 80156fe:	2200      	movs	r2, #0
 8015700:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015702:	4b12      	ldr	r3, [pc, #72]	; (801574c <prvHeapInit+0xb4>)
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	2200      	movs	r2, #0
 8015708:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801570e:	683b      	ldr	r3, [r7, #0]
 8015710:	68fa      	ldr	r2, [r7, #12]
 8015712:	1ad2      	subs	r2, r2, r3
 8015714:	683b      	ldr	r3, [r7, #0]
 8015716:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015718:	4b0c      	ldr	r3, [pc, #48]	; (801574c <prvHeapInit+0xb4>)
 801571a:	681a      	ldr	r2, [r3, #0]
 801571c:	683b      	ldr	r3, [r7, #0]
 801571e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015720:	683b      	ldr	r3, [r7, #0]
 8015722:	685b      	ldr	r3, [r3, #4]
 8015724:	4a0a      	ldr	r2, [pc, #40]	; (8015750 <prvHeapInit+0xb8>)
 8015726:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015728:	683b      	ldr	r3, [r7, #0]
 801572a:	685b      	ldr	r3, [r3, #4]
 801572c:	4a09      	ldr	r2, [pc, #36]	; (8015754 <prvHeapInit+0xbc>)
 801572e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015730:	4b09      	ldr	r3, [pc, #36]	; (8015758 <prvHeapInit+0xc0>)
 8015732:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015736:	601a      	str	r2, [r3, #0]
}
 8015738:	bf00      	nop
 801573a:	3714      	adds	r7, #20
 801573c:	46bd      	mov	sp, r7
 801573e:	bc80      	pop	{r7}
 8015740:	4770      	bx	lr
 8015742:	bf00      	nop
 8015744:	20005854 	.word	0x20005854
 8015748:	20009454 	.word	0x20009454
 801574c:	2000945c 	.word	0x2000945c
 8015750:	20009464 	.word	0x20009464
 8015754:	20009460 	.word	0x20009460
 8015758:	20009468 	.word	0x20009468

0801575c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801575c:	b480      	push	{r7}
 801575e:	b085      	sub	sp, #20
 8015760:	af00      	add	r7, sp, #0
 8015762:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015764:	4b27      	ldr	r3, [pc, #156]	; (8015804 <prvInsertBlockIntoFreeList+0xa8>)
 8015766:	60fb      	str	r3, [r7, #12]
 8015768:	e002      	b.n	8015770 <prvInsertBlockIntoFreeList+0x14>
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	60fb      	str	r3, [r7, #12]
 8015770:	68fb      	ldr	r3, [r7, #12]
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	687a      	ldr	r2, [r7, #4]
 8015776:	429a      	cmp	r2, r3
 8015778:	d8f7      	bhi.n	801576a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801577e:	68fb      	ldr	r3, [r7, #12]
 8015780:	685b      	ldr	r3, [r3, #4]
 8015782:	68ba      	ldr	r2, [r7, #8]
 8015784:	4413      	add	r3, r2
 8015786:	687a      	ldr	r2, [r7, #4]
 8015788:	429a      	cmp	r2, r3
 801578a:	d108      	bne.n	801579e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	685a      	ldr	r2, [r3, #4]
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	685b      	ldr	r3, [r3, #4]
 8015794:	441a      	add	r2, r3
 8015796:	68fb      	ldr	r3, [r7, #12]
 8015798:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	685b      	ldr	r3, [r3, #4]
 80157a6:	68ba      	ldr	r2, [r7, #8]
 80157a8:	441a      	add	r2, r3
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	681b      	ldr	r3, [r3, #0]
 80157ae:	429a      	cmp	r2, r3
 80157b0:	d118      	bne.n	80157e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	681a      	ldr	r2, [r3, #0]
 80157b6:	4b14      	ldr	r3, [pc, #80]	; (8015808 <prvInsertBlockIntoFreeList+0xac>)
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	429a      	cmp	r2, r3
 80157bc:	d00d      	beq.n	80157da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	685a      	ldr	r2, [r3, #4]
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	685b      	ldr	r3, [r3, #4]
 80157c8:	441a      	add	r2, r3
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	681a      	ldr	r2, [r3, #0]
 80157d4:	687b      	ldr	r3, [r7, #4]
 80157d6:	601a      	str	r2, [r3, #0]
 80157d8:	e008      	b.n	80157ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80157da:	4b0b      	ldr	r3, [pc, #44]	; (8015808 <prvInsertBlockIntoFreeList+0xac>)
 80157dc:	681a      	ldr	r2, [r3, #0]
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	601a      	str	r2, [r3, #0]
 80157e2:	e003      	b.n	80157ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	681a      	ldr	r2, [r3, #0]
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80157ec:	68fa      	ldr	r2, [r7, #12]
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	429a      	cmp	r2, r3
 80157f2:	d002      	beq.n	80157fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	687a      	ldr	r2, [r7, #4]
 80157f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80157fa:	bf00      	nop
 80157fc:	3714      	adds	r7, #20
 80157fe:	46bd      	mov	sp, r7
 8015800:	bc80      	pop	{r7}
 8015802:	4770      	bx	lr
 8015804:	20009454 	.word	0x20009454
 8015808:	2000945c 	.word	0x2000945c

0801580c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801580c:	b580      	push	{r7, lr}
 801580e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8015810:	2201      	movs	r2, #1
 8015812:	490e      	ldr	r1, [pc, #56]	; (801584c <MX_USB_HOST_Init+0x40>)
 8015814:	480e      	ldr	r0, [pc, #56]	; (8015850 <MX_USB_HOST_Init+0x44>)
 8015816:	f7f8 fc97 	bl	800e148 <USBH_Init>
 801581a:	4603      	mov	r3, r0
 801581c:	2b00      	cmp	r3, #0
 801581e:	d001      	beq.n	8015824 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8015820:	f7ee feb2 	bl	8004588 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8015824:	490b      	ldr	r1, [pc, #44]	; (8015854 <MX_USB_HOST_Init+0x48>)
 8015826:	480a      	ldr	r0, [pc, #40]	; (8015850 <MX_USB_HOST_Init+0x44>)
 8015828:	f7f8 fd3a 	bl	800e2a0 <USBH_RegisterClass>
 801582c:	4603      	mov	r3, r0
 801582e:	2b00      	cmp	r3, #0
 8015830:	d001      	beq.n	8015836 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8015832:	f7ee fea9 	bl	8004588 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8015836:	4806      	ldr	r0, [pc, #24]	; (8015850 <MX_USB_HOST_Init+0x44>)
 8015838:	f7f8 fdbc 	bl	800e3b4 <USBH_Start>
 801583c:	4603      	mov	r3, r0
 801583e:	2b00      	cmp	r3, #0
 8015840:	d001      	beq.n	8015846 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8015842:	f7ee fea1 	bl	8004588 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8015846:	bf00      	nop
 8015848:	bd80      	pop	{r7, pc}
 801584a:	bf00      	nop
 801584c:	08015859 	.word	0x08015859
 8015850:	2000dda8 	.word	0x2000dda8
 8015854:	20000214 	.word	0x20000214

08015858 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8015858:	b580      	push	{r7, lr}
 801585a:	b082      	sub	sp, #8
 801585c:	af00      	add	r7, sp, #0
 801585e:	6078      	str	r0, [r7, #4]
 8015860:	460b      	mov	r3, r1
 8015862:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8015864:	78fb      	ldrb	r3, [r7, #3]
 8015866:	3b01      	subs	r3, #1
 8015868:	2b04      	cmp	r3, #4
 801586a:	d828      	bhi.n	80158be <USBH_UserProcess+0x66>
 801586c:	a201      	add	r2, pc, #4	; (adr r2, 8015874 <USBH_UserProcess+0x1c>)
 801586e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015872:	bf00      	nop
 8015874:	080158bf 	.word	0x080158bf
 8015878:	0801589b 	.word	0x0801589b
 801587c:	080158bf 	.word	0x080158bf
 8015880:	080158b7 	.word	0x080158b7
 8015884:	08015889 	.word	0x08015889
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8015888:	4b0f      	ldr	r3, [pc, #60]	; (80158c8 <USBH_UserProcess+0x70>)
 801588a:	2203      	movs	r2, #3
 801588c:	701a      	strb	r2, [r3, #0]
  usb_good = 0;
 801588e:	4b0f      	ldr	r3, [pc, #60]	; (80158cc <USBH_UserProcess+0x74>)
 8015890:	2200      	movs	r2, #0
 8015892:	601a      	str	r2, [r3, #0]
  Unmount_USB();
 8015894:	f7eb fb7a 	bl	8000f8c <Unmount_USB>
  break;
 8015898:	e012      	b.n	80158c0 <USBH_UserProcess+0x68>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 801589a:	4b0b      	ldr	r3, [pc, #44]	; (80158c8 <USBH_UserProcess+0x70>)
 801589c:	2202      	movs	r2, #2
 801589e:	701a      	strb	r2, [r3, #0]
	Mount_USB();
 80158a0:	f7eb fb60 	bl	8000f64 <Mount_USB>
	Check_USB_Details();
 80158a4:	f7eb fc76 	bl	8001194 <Check_USB_Details>
	Scan_USB("/");
 80158a8:	4809      	ldr	r0, [pc, #36]	; (80158d0 <USBH_UserProcess+0x78>)
 80158aa:	f7eb fb81 	bl	8000fb0 <Scan_USB>

  usb_good = 1;
 80158ae:	4b07      	ldr	r3, [pc, #28]	; (80158cc <USBH_UserProcess+0x74>)
 80158b0:	2201      	movs	r2, #1
 80158b2:	601a      	str	r2, [r3, #0]

  break;
 80158b4:	e004      	b.n	80158c0 <USBH_UserProcess+0x68>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80158b6:	4b04      	ldr	r3, [pc, #16]	; (80158c8 <USBH_UserProcess+0x70>)
 80158b8:	2201      	movs	r2, #1
 80158ba:	701a      	strb	r2, [r3, #0]
  break;
 80158bc:	e000      	b.n	80158c0 <USBH_UserProcess+0x68>

  default:
  break;
 80158be:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80158c0:	bf00      	nop
 80158c2:	3708      	adds	r7, #8
 80158c4:	46bd      	mov	sp, r7
 80158c6:	bd80      	pop	{r7, pc}
 80158c8:	2000946c 	.word	0x2000946c
 80158cc:	20009470 	.word	0x20009470
 80158d0:	0801a908 	.word	0x0801a908

080158d4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80158d4:	b580      	push	{r7, lr}
 80158d6:	b08a      	sub	sp, #40	; 0x28
 80158d8:	af00      	add	r7, sp, #0
 80158da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80158dc:	f107 0314 	add.w	r3, r7, #20
 80158e0:	2200      	movs	r2, #0
 80158e2:	601a      	str	r2, [r3, #0]
 80158e4:	605a      	str	r2, [r3, #4]
 80158e6:	609a      	str	r2, [r3, #8]
 80158e8:	60da      	str	r2, [r3, #12]
 80158ea:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	681b      	ldr	r3, [r3, #0]
 80158f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80158f4:	d147      	bne.n	8015986 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80158f6:	2300      	movs	r3, #0
 80158f8:	613b      	str	r3, [r7, #16]
 80158fa:	4b25      	ldr	r3, [pc, #148]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 80158fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158fe:	4a24      	ldr	r2, [pc, #144]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015900:	f043 0301 	orr.w	r3, r3, #1
 8015904:	6313      	str	r3, [r2, #48]	; 0x30
 8015906:	4b22      	ldr	r3, [pc, #136]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801590a:	f003 0301 	and.w	r3, r3, #1
 801590e:	613b      	str	r3, [r7, #16]
 8015910:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8015912:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8015918:	2300      	movs	r3, #0
 801591a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801591c:	2300      	movs	r3, #0
 801591e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015920:	f107 0314 	add.w	r3, r7, #20
 8015924:	4619      	mov	r1, r3
 8015926:	481b      	ldr	r0, [pc, #108]	; (8015994 <HAL_HCD_MspInit+0xc0>)
 8015928:	f7f1 fe5c 	bl	80075e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801592c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8015930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015932:	2302      	movs	r3, #2
 8015934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015936:	2300      	movs	r3, #0
 8015938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801593a:	2303      	movs	r3, #3
 801593c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801593e:	230a      	movs	r3, #10
 8015940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015942:	f107 0314 	add.w	r3, r7, #20
 8015946:	4619      	mov	r1, r3
 8015948:	4812      	ldr	r0, [pc, #72]	; (8015994 <HAL_HCD_MspInit+0xc0>)
 801594a:	f7f1 fe4b 	bl	80075e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801594e:	4b10      	ldr	r3, [pc, #64]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015952:	4a0f      	ldr	r2, [pc, #60]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015958:	6353      	str	r3, [r2, #52]	; 0x34
 801595a:	2300      	movs	r3, #0
 801595c:	60fb      	str	r3, [r7, #12]
 801595e:	4b0c      	ldr	r3, [pc, #48]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015962:	4a0b      	ldr	r2, [pc, #44]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 8015964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015968:	6453      	str	r3, [r2, #68]	; 0x44
 801596a:	4b09      	ldr	r3, [pc, #36]	; (8015990 <HAL_HCD_MspInit+0xbc>)
 801596c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801596e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015972:	60fb      	str	r3, [r7, #12]
 8015974:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8015976:	2200      	movs	r2, #0
 8015978:	2105      	movs	r1, #5
 801597a:	2043      	movs	r0, #67	; 0x43
 801597c:	f7f1 fa9b 	bl	8006eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015980:	2043      	movs	r0, #67	; 0x43
 8015982:	f7f1 fab4 	bl	8006eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015986:	bf00      	nop
 8015988:	3728      	adds	r7, #40	; 0x28
 801598a:	46bd      	mov	sp, r7
 801598c:	bd80      	pop	{r7, pc}
 801598e:	bf00      	nop
 8015990:	40023800 	.word	0x40023800
 8015994:	40020000 	.word	0x40020000

08015998 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8015998:	b580      	push	{r7, lr}
 801599a:	b082      	sub	sp, #8
 801599c:	af00      	add	r7, sp, #0
 801599e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80159a6:	4618      	mov	r0, r3
 80159a8:	f7f9 f884 	bl	800eab4 <USBH_LL_IncTimer>
}
 80159ac:	bf00      	nop
 80159ae:	3708      	adds	r7, #8
 80159b0:	46bd      	mov	sp, r7
 80159b2:	bd80      	pop	{r7, pc}

080159b4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80159b4:	b580      	push	{r7, lr}
 80159b6:	b082      	sub	sp, #8
 80159b8:	af00      	add	r7, sp, #0
 80159ba:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80159c2:	4618      	mov	r0, r3
 80159c4:	f7f9 f8c7 	bl	800eb56 <USBH_LL_Connect>
}
 80159c8:	bf00      	nop
 80159ca:	3708      	adds	r7, #8
 80159cc:	46bd      	mov	sp, r7
 80159ce:	bd80      	pop	{r7, pc}

080159d0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80159d0:	b580      	push	{r7, lr}
 80159d2:	b082      	sub	sp, #8
 80159d4:	af00      	add	r7, sp, #0
 80159d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80159de:	4618      	mov	r0, r3
 80159e0:	f7f9 f8dc 	bl	800eb9c <USBH_LL_Disconnect>
}
 80159e4:	bf00      	nop
 80159e6:	3708      	adds	r7, #8
 80159e8:	46bd      	mov	sp, r7
 80159ea:	bd80      	pop	{r7, pc}

080159ec <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80159ec:	b580      	push	{r7, lr}
 80159ee:	b082      	sub	sp, #8
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	6078      	str	r0, [r7, #4]
 80159f4:	460b      	mov	r3, r1
 80159f6:	70fb      	strb	r3, [r7, #3]
 80159f8:	4613      	mov	r3, r2
 80159fa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8015a02:	4618      	mov	r0, r3
 8015a04:	f7f9 f911 	bl	800ec2a <USBH_LL_NotifyURBChange>
#endif
}
 8015a08:	bf00      	nop
 8015a0a:	3708      	adds	r7, #8
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bd80      	pop	{r7, pc}

08015a10 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	b082      	sub	sp, #8
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8015a1e:	4618      	mov	r0, r3
 8015a20:	f7f9 f872 	bl	800eb08 <USBH_LL_PortEnabled>
}
 8015a24:	bf00      	nop
 8015a26:	3708      	adds	r7, #8
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	bd80      	pop	{r7, pc}

08015a2c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015a2c:	b580      	push	{r7, lr}
 8015a2e:	b082      	sub	sp, #8
 8015a30:	af00      	add	r7, sp, #0
 8015a32:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8015a3a:	4618      	mov	r0, r3
 8015a3c:	f7f9 f87e 	bl	800eb3c <USBH_LL_PortDisabled>
}
 8015a40:	bf00      	nop
 8015a42:	3708      	adds	r7, #8
 8015a44:	46bd      	mov	sp, r7
 8015a46:	bd80      	pop	{r7, pc}

08015a48 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b082      	sub	sp, #8
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	f893 33c4 	ldrb.w	r3, [r3, #964]	; 0x3c4
 8015a56:	2b01      	cmp	r3, #1
 8015a58:	d12a      	bne.n	8015ab0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8015a5a:	4a18      	ldr	r2, [pc, #96]	; (8015abc <USBH_LL_Init+0x74>)
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	4a15      	ldr	r2, [pc, #84]	; (8015abc <USBH_LL_Init+0x74>)
 8015a66:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015a6a:	4b14      	ldr	r3, [pc, #80]	; (8015abc <USBH_LL_Init+0x74>)
 8015a6c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015a70:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8015a72:	4b12      	ldr	r3, [pc, #72]	; (8015abc <USBH_LL_Init+0x74>)
 8015a74:	2208      	movs	r2, #8
 8015a76:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8015a78:	4b10      	ldr	r3, [pc, #64]	; (8015abc <USBH_LL_Init+0x74>)
 8015a7a:	2201      	movs	r2, #1
 8015a7c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015a7e:	4b0f      	ldr	r3, [pc, #60]	; (8015abc <USBH_LL_Init+0x74>)
 8015a80:	2200      	movs	r2, #0
 8015a82:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8015a84:	4b0d      	ldr	r3, [pc, #52]	; (8015abc <USBH_LL_Init+0x74>)
 8015a86:	2202      	movs	r2, #2
 8015a88:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015a8a:	4b0c      	ldr	r3, [pc, #48]	; (8015abc <USBH_LL_Init+0x74>)
 8015a8c:	2200      	movs	r2, #0
 8015a8e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8015a90:	480a      	ldr	r0, [pc, #40]	; (8015abc <USBH_LL_Init+0x74>)
 8015a92:	f7f1 ff8d 	bl	80079b0 <HAL_HCD_Init>
 8015a96:	4603      	mov	r3, r0
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d001      	beq.n	8015aa0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8015a9c:	f7ee fd74 	bl	8004588 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8015aa0:	4806      	ldr	r0, [pc, #24]	; (8015abc <USBH_LL_Init+0x74>)
 8015aa2:	f7f2 fb67 	bl	8008174 <HAL_HCD_GetCurrentFrame>
 8015aa6:	4603      	mov	r3, r0
 8015aa8:	4619      	mov	r1, r3
 8015aaa:	6878      	ldr	r0, [r7, #4]
 8015aac:	f7f8 fff4 	bl	800ea98 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8015ab0:	2300      	movs	r3, #0
}
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	3708      	adds	r7, #8
 8015ab6:	46bd      	mov	sp, r7
 8015ab8:	bd80      	pop	{r7, pc}
 8015aba:	bf00      	nop
 8015abc:	2000e184 	.word	0x2000e184

08015ac0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b084      	sub	sp, #16
 8015ac4:	af00      	add	r7, sp, #0
 8015ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ac8:	2300      	movs	r3, #0
 8015aca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015acc:	2300      	movs	r3, #0
 8015ace:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015ad6:	4618      	mov	r0, r3
 8015ad8:	f7f2 fad8 	bl	800808c <HAL_HCD_Start>
 8015adc:	4603      	mov	r3, r0
 8015ade:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015ae0:	7bfb      	ldrb	r3, [r7, #15]
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	f000 f98a 	bl	8015dfc <USBH_Get_USB_Status>
 8015ae8:	4603      	mov	r3, r0
 8015aea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015aec:	7bbb      	ldrb	r3, [r7, #14]
}
 8015aee:	4618      	mov	r0, r3
 8015af0:	3710      	adds	r7, #16
 8015af2:	46bd      	mov	sp, r7
 8015af4:	bd80      	pop	{r7, pc}

08015af6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8015af6:	b580      	push	{r7, lr}
 8015af8:	b084      	sub	sp, #16
 8015afa:	af00      	add	r7, sp, #0
 8015afc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015afe:	2300      	movs	r3, #0
 8015b00:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015b02:	2300      	movs	r3, #0
 8015b04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015b0c:	4618      	mov	r0, r3
 8015b0e:	f7f2 fae0 	bl	80080d2 <HAL_HCD_Stop>
 8015b12:	4603      	mov	r3, r0
 8015b14:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015b16:	7bfb      	ldrb	r3, [r7, #15]
 8015b18:	4618      	mov	r0, r3
 8015b1a:	f000 f96f 	bl	8015dfc <USBH_Get_USB_Status>
 8015b1e:	4603      	mov	r3, r0
 8015b20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015b22:	7bbb      	ldrb	r3, [r7, #14]
}
 8015b24:	4618      	mov	r0, r3
 8015b26:	3710      	adds	r7, #16
 8015b28:	46bd      	mov	sp, r7
 8015b2a:	bd80      	pop	{r7, pc}

08015b2c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b084      	sub	sp, #16
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8015b34:	2301      	movs	r3, #1
 8015b36:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015b3e:	4618      	mov	r0, r3
 8015b40:	f7f2 fb26 	bl	8008190 <HAL_HCD_GetCurrentSpeed>
 8015b44:	4603      	mov	r3, r0
 8015b46:	2b02      	cmp	r3, #2
 8015b48:	d00c      	beq.n	8015b64 <USBH_LL_GetSpeed+0x38>
 8015b4a:	2b02      	cmp	r3, #2
 8015b4c:	d80d      	bhi.n	8015b6a <USBH_LL_GetSpeed+0x3e>
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d002      	beq.n	8015b58 <USBH_LL_GetSpeed+0x2c>
 8015b52:	2b01      	cmp	r3, #1
 8015b54:	d003      	beq.n	8015b5e <USBH_LL_GetSpeed+0x32>
 8015b56:	e008      	b.n	8015b6a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8015b58:	2300      	movs	r3, #0
 8015b5a:	73fb      	strb	r3, [r7, #15]
    break;
 8015b5c:	e008      	b.n	8015b70 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8015b5e:	2301      	movs	r3, #1
 8015b60:	73fb      	strb	r3, [r7, #15]
    break;
 8015b62:	e005      	b.n	8015b70 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8015b64:	2302      	movs	r3, #2
 8015b66:	73fb      	strb	r3, [r7, #15]
    break;
 8015b68:	e002      	b.n	8015b70 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8015b6a:	2301      	movs	r3, #1
 8015b6c:	73fb      	strb	r3, [r7, #15]
    break;
 8015b6e:	bf00      	nop
  }
  return  speed;
 8015b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b72:	4618      	mov	r0, r3
 8015b74:	3710      	adds	r7, #16
 8015b76:	46bd      	mov	sp, r7
 8015b78:	bd80      	pop	{r7, pc}

08015b7a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8015b7a:	b580      	push	{r7, lr}
 8015b7c:	b084      	sub	sp, #16
 8015b7e:	af00      	add	r7, sp, #0
 8015b80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015b82:	2300      	movs	r3, #0
 8015b84:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015b86:	2300      	movs	r3, #0
 8015b88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015b90:	4618      	mov	r0, r3
 8015b92:	f7f2 fabb 	bl	800810c <HAL_HCD_ResetPort>
 8015b96:	4603      	mov	r3, r0
 8015b98:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015b9a:	7bfb      	ldrb	r3, [r7, #15]
 8015b9c:	4618      	mov	r0, r3
 8015b9e:	f000 f92d 	bl	8015dfc <USBH_Get_USB_Status>
 8015ba2:	4603      	mov	r3, r0
 8015ba4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015ba6:	7bbb      	ldrb	r3, [r7, #14]
}
 8015ba8:	4618      	mov	r0, r3
 8015baa:	3710      	adds	r7, #16
 8015bac:	46bd      	mov	sp, r7
 8015bae:	bd80      	pop	{r7, pc}

08015bb0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015bb0:	b580      	push	{r7, lr}
 8015bb2:	b082      	sub	sp, #8
 8015bb4:	af00      	add	r7, sp, #0
 8015bb6:	6078      	str	r0, [r7, #4]
 8015bb8:	460b      	mov	r3, r1
 8015bba:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015bc2:	78fa      	ldrb	r2, [r7, #3]
 8015bc4:	4611      	mov	r1, r2
 8015bc6:	4618      	mov	r0, r3
 8015bc8:	f7f2 fac1 	bl	800814e <HAL_HCD_HC_GetXferCount>
 8015bcc:	4603      	mov	r3, r0
}
 8015bce:	4618      	mov	r0, r3
 8015bd0:	3708      	adds	r7, #8
 8015bd2:	46bd      	mov	sp, r7
 8015bd4:	bd80      	pop	{r7, pc}

08015bd6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8015bd6:	b590      	push	{r4, r7, lr}
 8015bd8:	b089      	sub	sp, #36	; 0x24
 8015bda:	af04      	add	r7, sp, #16
 8015bdc:	6078      	str	r0, [r7, #4]
 8015bde:	4608      	mov	r0, r1
 8015be0:	4611      	mov	r1, r2
 8015be2:	461a      	mov	r2, r3
 8015be4:	4603      	mov	r3, r0
 8015be6:	70fb      	strb	r3, [r7, #3]
 8015be8:	460b      	mov	r3, r1
 8015bea:	70bb      	strb	r3, [r7, #2]
 8015bec:	4613      	mov	r3, r2
 8015bee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015bf0:	2300      	movs	r3, #0
 8015bf2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	f8d3 03c8 	ldr.w	r0, [r3, #968]	; 0x3c8
 8015bfe:	787c      	ldrb	r4, [r7, #1]
 8015c00:	78ba      	ldrb	r2, [r7, #2]
 8015c02:	78f9      	ldrb	r1, [r7, #3]
 8015c04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015c06:	9302      	str	r3, [sp, #8]
 8015c08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015c0c:	9301      	str	r3, [sp, #4]
 8015c0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c12:	9300      	str	r3, [sp, #0]
 8015c14:	4623      	mov	r3, r4
 8015c16:	f7f1 ff2d 	bl	8007a74 <HAL_HCD_HC_Init>
 8015c1a:	4603      	mov	r3, r0
 8015c1c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8015c1e:	7bfb      	ldrb	r3, [r7, #15]
 8015c20:	4618      	mov	r0, r3
 8015c22:	f000 f8eb 	bl	8015dfc <USBH_Get_USB_Status>
 8015c26:	4603      	mov	r3, r0
 8015c28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	3714      	adds	r7, #20
 8015c30:	46bd      	mov	sp, r7
 8015c32:	bd90      	pop	{r4, r7, pc}

08015c34 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	b084      	sub	sp, #16
 8015c38:	af00      	add	r7, sp, #0
 8015c3a:	6078      	str	r0, [r7, #4]
 8015c3c:	460b      	mov	r3, r1
 8015c3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c40:	2300      	movs	r3, #0
 8015c42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015c44:	2300      	movs	r3, #0
 8015c46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015c4e:	78fa      	ldrb	r2, [r7, #3]
 8015c50:	4611      	mov	r1, r2
 8015c52:	4618      	mov	r0, r3
 8015c54:	f7f1 ff9d 	bl	8007b92 <HAL_HCD_HC_Halt>
 8015c58:	4603      	mov	r3, r0
 8015c5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015c5c:	7bfb      	ldrb	r3, [r7, #15]
 8015c5e:	4618      	mov	r0, r3
 8015c60:	f000 f8cc 	bl	8015dfc <USBH_Get_USB_Status>
 8015c64:	4603      	mov	r3, r0
 8015c66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c68:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c6a:	4618      	mov	r0, r3
 8015c6c:	3710      	adds	r7, #16
 8015c6e:	46bd      	mov	sp, r7
 8015c70:	bd80      	pop	{r7, pc}

08015c72 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8015c72:	b590      	push	{r4, r7, lr}
 8015c74:	b089      	sub	sp, #36	; 0x24
 8015c76:	af04      	add	r7, sp, #16
 8015c78:	6078      	str	r0, [r7, #4]
 8015c7a:	4608      	mov	r0, r1
 8015c7c:	4611      	mov	r1, r2
 8015c7e:	461a      	mov	r2, r3
 8015c80:	4603      	mov	r3, r0
 8015c82:	70fb      	strb	r3, [r7, #3]
 8015c84:	460b      	mov	r3, r1
 8015c86:	70bb      	strb	r3, [r7, #2]
 8015c88:	4613      	mov	r3, r2
 8015c8a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015c90:	2300      	movs	r3, #0
 8015c92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	f8d3 03c8 	ldr.w	r0, [r3, #968]	; 0x3c8
 8015c9a:	787c      	ldrb	r4, [r7, #1]
 8015c9c:	78ba      	ldrb	r2, [r7, #2]
 8015c9e:	78f9      	ldrb	r1, [r7, #3]
 8015ca0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015ca4:	9303      	str	r3, [sp, #12]
 8015ca6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015ca8:	9302      	str	r3, [sp, #8]
 8015caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cac:	9301      	str	r3, [sp, #4]
 8015cae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015cb2:	9300      	str	r3, [sp, #0]
 8015cb4:	4623      	mov	r3, r4
 8015cb6:	f7f1 ff8f 	bl	8007bd8 <HAL_HCD_HC_SubmitRequest>
 8015cba:	4603      	mov	r3, r0
 8015cbc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8015cbe:	7bfb      	ldrb	r3, [r7, #15]
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	f000 f89b 	bl	8015dfc <USBH_Get_USB_Status>
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015cca:	7bbb      	ldrb	r3, [r7, #14]
}
 8015ccc:	4618      	mov	r0, r3
 8015cce:	3714      	adds	r7, #20
 8015cd0:	46bd      	mov	sp, r7
 8015cd2:	bd90      	pop	{r4, r7, pc}

08015cd4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b082      	sub	sp, #8
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	6078      	str	r0, [r7, #4]
 8015cdc:	460b      	mov	r3, r1
 8015cde:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015ce6:	78fa      	ldrb	r2, [r7, #3]
 8015ce8:	4611      	mov	r1, r2
 8015cea:	4618      	mov	r0, r3
 8015cec:	f7f2 fa1c 	bl	8008128 <HAL_HCD_HC_GetURBState>
 8015cf0:	4603      	mov	r3, r0
}
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	3708      	adds	r7, #8
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	bd80      	pop	{r7, pc}

08015cfa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8015cfa:	b580      	push	{r7, lr}
 8015cfc:	b082      	sub	sp, #8
 8015cfe:	af00      	add	r7, sp, #0
 8015d00:	6078      	str	r0, [r7, #4]
 8015d02:	460b      	mov	r3, r1
 8015d04:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	f893 33c4 	ldrb.w	r3, [r3, #964]	; 0x3c4
 8015d0c:	2b01      	cmp	r3, #1
 8015d0e:	d103      	bne.n	8015d18 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8015d10:	78fb      	ldrb	r3, [r7, #3]
 8015d12:	4618      	mov	r0, r3
 8015d14:	f000 f89e 	bl	8015e54 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8015d18:	20c8      	movs	r0, #200	; 0xc8
 8015d1a:	f7f0 fac3 	bl	80062a4 <HAL_Delay>
  return USBH_OK;
 8015d1e:	2300      	movs	r3, #0
}
 8015d20:	4618      	mov	r0, r3
 8015d22:	3708      	adds	r7, #8
 8015d24:	46bd      	mov	sp, r7
 8015d26:	bd80      	pop	{r7, pc}

08015d28 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8015d28:	b480      	push	{r7}
 8015d2a:	b085      	sub	sp, #20
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	6078      	str	r0, [r7, #4]
 8015d30:	460b      	mov	r3, r1
 8015d32:	70fb      	strb	r3, [r7, #3]
 8015d34:	4613      	mov	r3, r2
 8015d36:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015d3e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8015d40:	78fb      	ldrb	r3, [r7, #3]
 8015d42:	68fa      	ldr	r2, [r7, #12]
 8015d44:	212c      	movs	r1, #44	; 0x2c
 8015d46:	fb01 f303 	mul.w	r3, r1, r3
 8015d4a:	4413      	add	r3, r2
 8015d4c:	333b      	adds	r3, #59	; 0x3b
 8015d4e:	781b      	ldrb	r3, [r3, #0]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d009      	beq.n	8015d68 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8015d54:	78fb      	ldrb	r3, [r7, #3]
 8015d56:	68fa      	ldr	r2, [r7, #12]
 8015d58:	212c      	movs	r1, #44	; 0x2c
 8015d5a:	fb01 f303 	mul.w	r3, r1, r3
 8015d5e:	4413      	add	r3, r2
 8015d60:	3354      	adds	r3, #84	; 0x54
 8015d62:	78ba      	ldrb	r2, [r7, #2]
 8015d64:	701a      	strb	r2, [r3, #0]
 8015d66:	e008      	b.n	8015d7a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8015d68:	78fb      	ldrb	r3, [r7, #3]
 8015d6a:	68fa      	ldr	r2, [r7, #12]
 8015d6c:	212c      	movs	r1, #44	; 0x2c
 8015d6e:	fb01 f303 	mul.w	r3, r1, r3
 8015d72:	4413      	add	r3, r2
 8015d74:	3355      	adds	r3, #85	; 0x55
 8015d76:	78ba      	ldrb	r2, [r7, #2]
 8015d78:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8015d7a:	2300      	movs	r3, #0
}
 8015d7c:	4618      	mov	r0, r3
 8015d7e:	3714      	adds	r7, #20
 8015d80:	46bd      	mov	sp, r7
 8015d82:	bc80      	pop	{r7}
 8015d84:	4770      	bx	lr

08015d86 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015d86:	b480      	push	{r7}
 8015d88:	b085      	sub	sp, #20
 8015d8a:	af00      	add	r7, sp, #0
 8015d8c:	6078      	str	r0, [r7, #4]
 8015d8e:	460b      	mov	r3, r1
 8015d90:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8015d92:	2300      	movs	r3, #0
 8015d94:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8015d9c:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8015d9e:	78fb      	ldrb	r3, [r7, #3]
 8015da0:	68ba      	ldr	r2, [r7, #8]
 8015da2:	212c      	movs	r1, #44	; 0x2c
 8015da4:	fb01 f303 	mul.w	r3, r1, r3
 8015da8:	4413      	add	r3, r2
 8015daa:	333b      	adds	r3, #59	; 0x3b
 8015dac:	781b      	ldrb	r3, [r3, #0]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d009      	beq.n	8015dc6 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8015db2:	78fb      	ldrb	r3, [r7, #3]
 8015db4:	68ba      	ldr	r2, [r7, #8]
 8015db6:	212c      	movs	r1, #44	; 0x2c
 8015db8:	fb01 f303 	mul.w	r3, r1, r3
 8015dbc:	4413      	add	r3, r2
 8015dbe:	3354      	adds	r3, #84	; 0x54
 8015dc0:	781b      	ldrb	r3, [r3, #0]
 8015dc2:	73fb      	strb	r3, [r7, #15]
 8015dc4:	e008      	b.n	8015dd8 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8015dc6:	78fb      	ldrb	r3, [r7, #3]
 8015dc8:	68ba      	ldr	r2, [r7, #8]
 8015dca:	212c      	movs	r1, #44	; 0x2c
 8015dcc:	fb01 f303 	mul.w	r3, r1, r3
 8015dd0:	4413      	add	r3, r2
 8015dd2:	3355      	adds	r3, #85	; 0x55
 8015dd4:	781b      	ldrb	r3, [r3, #0]
 8015dd6:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8015dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	3714      	adds	r7, #20
 8015dde:	46bd      	mov	sp, r7
 8015de0:	bc80      	pop	{r7}
 8015de2:	4770      	bx	lr

08015de4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8015de4:	b580      	push	{r7, lr}
 8015de6:	b082      	sub	sp, #8
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8015dec:	6878      	ldr	r0, [r7, #4]
 8015dee:	f7f0 fa59 	bl	80062a4 <HAL_Delay>
}
 8015df2:	bf00      	nop
 8015df4:	3708      	adds	r7, #8
 8015df6:	46bd      	mov	sp, r7
 8015df8:	bd80      	pop	{r7, pc}
	...

08015dfc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015dfc:	b480      	push	{r7}
 8015dfe:	b085      	sub	sp, #20
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	4603      	mov	r3, r0
 8015e04:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015e06:	2300      	movs	r3, #0
 8015e08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015e0a:	79fb      	ldrb	r3, [r7, #7]
 8015e0c:	2b03      	cmp	r3, #3
 8015e0e:	d817      	bhi.n	8015e40 <USBH_Get_USB_Status+0x44>
 8015e10:	a201      	add	r2, pc, #4	; (adr r2, 8015e18 <USBH_Get_USB_Status+0x1c>)
 8015e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e16:	bf00      	nop
 8015e18:	08015e29 	.word	0x08015e29
 8015e1c:	08015e2f 	.word	0x08015e2f
 8015e20:	08015e35 	.word	0x08015e35
 8015e24:	08015e3b 	.word	0x08015e3b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8015e28:	2300      	movs	r3, #0
 8015e2a:	73fb      	strb	r3, [r7, #15]
    break;
 8015e2c:	e00b      	b.n	8015e46 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015e2e:	2302      	movs	r3, #2
 8015e30:	73fb      	strb	r3, [r7, #15]
    break;
 8015e32:	e008      	b.n	8015e46 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015e34:	2301      	movs	r3, #1
 8015e36:	73fb      	strb	r3, [r7, #15]
    break;
 8015e38:	e005      	b.n	8015e46 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015e3a:	2302      	movs	r3, #2
 8015e3c:	73fb      	strb	r3, [r7, #15]
    break;
 8015e3e:	e002      	b.n	8015e46 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8015e40:	2302      	movs	r3, #2
 8015e42:	73fb      	strb	r3, [r7, #15]
    break;
 8015e44:	bf00      	nop
  }
  return usb_status;
 8015e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e48:	4618      	mov	r0, r3
 8015e4a:	3714      	adds	r7, #20
 8015e4c:	46bd      	mov	sp, r7
 8015e4e:	bc80      	pop	{r7}
 8015e50:	4770      	bx	lr
 8015e52:	bf00      	nop

08015e54 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8015e54:	b580      	push	{r7, lr}
 8015e56:	b084      	sub	sp, #16
 8015e58:	af00      	add	r7, sp, #0
 8015e5a:	4603      	mov	r3, r0
 8015e5c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8015e5e:	79fb      	ldrb	r3, [r7, #7]
 8015e60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8015e62:	79fb      	ldrb	r3, [r7, #7]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d102      	bne.n	8015e6e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8015e68:	2300      	movs	r3, #0
 8015e6a:	73fb      	strb	r3, [r7, #15]
 8015e6c:	e001      	b.n	8015e72 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8015e6e:	2301      	movs	r3, #1
 8015e70:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,(GPIO_PinState)data);
 8015e72:	7bfb      	ldrb	r3, [r7, #15]
 8015e74:	461a      	mov	r2, r3
 8015e76:	2104      	movs	r1, #4
 8015e78:	4803      	ldr	r0, [pc, #12]	; (8015e88 <MX_DriverVbusFS+0x34>)
 8015e7a:	f7f1 fd68 	bl	800794e <HAL_GPIO_WritePin>
}
 8015e7e:	bf00      	nop
 8015e80:	3710      	adds	r7, #16
 8015e82:	46bd      	mov	sp, r7
 8015e84:	bd80      	pop	{r7, pc}
 8015e86:	bf00      	nop
 8015e88:	40020800 	.word	0x40020800

08015e8c <__errno>:
 8015e8c:	4b01      	ldr	r3, [pc, #4]	; (8015e94 <__errno+0x8>)
 8015e8e:	6818      	ldr	r0, [r3, #0]
 8015e90:	4770      	bx	lr
 8015e92:	bf00      	nop
 8015e94:	20000238 	.word	0x20000238

08015e98 <std>:
 8015e98:	2300      	movs	r3, #0
 8015e9a:	b510      	push	{r4, lr}
 8015e9c:	4604      	mov	r4, r0
 8015e9e:	e9c0 3300 	strd	r3, r3, [r0]
 8015ea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015ea6:	6083      	str	r3, [r0, #8]
 8015ea8:	8181      	strh	r1, [r0, #12]
 8015eaa:	6643      	str	r3, [r0, #100]	; 0x64
 8015eac:	81c2      	strh	r2, [r0, #14]
 8015eae:	6183      	str	r3, [r0, #24]
 8015eb0:	4619      	mov	r1, r3
 8015eb2:	2208      	movs	r2, #8
 8015eb4:	305c      	adds	r0, #92	; 0x5c
 8015eb6:	f000 f92b 	bl	8016110 <memset>
 8015eba:	4b05      	ldr	r3, [pc, #20]	; (8015ed0 <std+0x38>)
 8015ebc:	6224      	str	r4, [r4, #32]
 8015ebe:	6263      	str	r3, [r4, #36]	; 0x24
 8015ec0:	4b04      	ldr	r3, [pc, #16]	; (8015ed4 <std+0x3c>)
 8015ec2:	62a3      	str	r3, [r4, #40]	; 0x28
 8015ec4:	4b04      	ldr	r3, [pc, #16]	; (8015ed8 <std+0x40>)
 8015ec6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015ec8:	4b04      	ldr	r3, [pc, #16]	; (8015edc <std+0x44>)
 8015eca:	6323      	str	r3, [r4, #48]	; 0x30
 8015ecc:	bd10      	pop	{r4, pc}
 8015ece:	bf00      	nop
 8015ed0:	0801708d 	.word	0x0801708d
 8015ed4:	080170af 	.word	0x080170af
 8015ed8:	080170e7 	.word	0x080170e7
 8015edc:	0801710b 	.word	0x0801710b

08015ee0 <_cleanup_r>:
 8015ee0:	4901      	ldr	r1, [pc, #4]	; (8015ee8 <_cleanup_r+0x8>)
 8015ee2:	f000 b8af 	b.w	8016044 <_fwalk_reent>
 8015ee6:	bf00      	nop
 8015ee8:	08018ca9 	.word	0x08018ca9

08015eec <__sfmoreglue>:
 8015eec:	b570      	push	{r4, r5, r6, lr}
 8015eee:	2568      	movs	r5, #104	; 0x68
 8015ef0:	1e4a      	subs	r2, r1, #1
 8015ef2:	4355      	muls	r5, r2
 8015ef4:	460e      	mov	r6, r1
 8015ef6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015efa:	f000 f95d 	bl	80161b8 <_malloc_r>
 8015efe:	4604      	mov	r4, r0
 8015f00:	b140      	cbz	r0, 8015f14 <__sfmoreglue+0x28>
 8015f02:	2100      	movs	r1, #0
 8015f04:	e9c0 1600 	strd	r1, r6, [r0]
 8015f08:	300c      	adds	r0, #12
 8015f0a:	60a0      	str	r0, [r4, #8]
 8015f0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015f10:	f000 f8fe 	bl	8016110 <memset>
 8015f14:	4620      	mov	r0, r4
 8015f16:	bd70      	pop	{r4, r5, r6, pc}

08015f18 <__sfp_lock_acquire>:
 8015f18:	4801      	ldr	r0, [pc, #4]	; (8015f20 <__sfp_lock_acquire+0x8>)
 8015f1a:	f000 b8d8 	b.w	80160ce <__retarget_lock_acquire_recursive>
 8015f1e:	bf00      	nop
 8015f20:	2000e490 	.word	0x2000e490

08015f24 <__sfp_lock_release>:
 8015f24:	4801      	ldr	r0, [pc, #4]	; (8015f2c <__sfp_lock_release+0x8>)
 8015f26:	f000 b8d3 	b.w	80160d0 <__retarget_lock_release_recursive>
 8015f2a:	bf00      	nop
 8015f2c:	2000e490 	.word	0x2000e490

08015f30 <__sinit_lock_acquire>:
 8015f30:	4801      	ldr	r0, [pc, #4]	; (8015f38 <__sinit_lock_acquire+0x8>)
 8015f32:	f000 b8cc 	b.w	80160ce <__retarget_lock_acquire_recursive>
 8015f36:	bf00      	nop
 8015f38:	2000e48b 	.word	0x2000e48b

08015f3c <__sinit_lock_release>:
 8015f3c:	4801      	ldr	r0, [pc, #4]	; (8015f44 <__sinit_lock_release+0x8>)
 8015f3e:	f000 b8c7 	b.w	80160d0 <__retarget_lock_release_recursive>
 8015f42:	bf00      	nop
 8015f44:	2000e48b 	.word	0x2000e48b

08015f48 <__sinit>:
 8015f48:	b510      	push	{r4, lr}
 8015f4a:	4604      	mov	r4, r0
 8015f4c:	f7ff fff0 	bl	8015f30 <__sinit_lock_acquire>
 8015f50:	69a3      	ldr	r3, [r4, #24]
 8015f52:	b11b      	cbz	r3, 8015f5c <__sinit+0x14>
 8015f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f58:	f7ff bff0 	b.w	8015f3c <__sinit_lock_release>
 8015f5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8015f60:	6523      	str	r3, [r4, #80]	; 0x50
 8015f62:	4b13      	ldr	r3, [pc, #76]	; (8015fb0 <__sinit+0x68>)
 8015f64:	4a13      	ldr	r2, [pc, #76]	; (8015fb4 <__sinit+0x6c>)
 8015f66:	681b      	ldr	r3, [r3, #0]
 8015f68:	62a2      	str	r2, [r4, #40]	; 0x28
 8015f6a:	42a3      	cmp	r3, r4
 8015f6c:	bf08      	it	eq
 8015f6e:	2301      	moveq	r3, #1
 8015f70:	4620      	mov	r0, r4
 8015f72:	bf08      	it	eq
 8015f74:	61a3      	streq	r3, [r4, #24]
 8015f76:	f000 f81f 	bl	8015fb8 <__sfp>
 8015f7a:	6060      	str	r0, [r4, #4]
 8015f7c:	4620      	mov	r0, r4
 8015f7e:	f000 f81b 	bl	8015fb8 <__sfp>
 8015f82:	60a0      	str	r0, [r4, #8]
 8015f84:	4620      	mov	r0, r4
 8015f86:	f000 f817 	bl	8015fb8 <__sfp>
 8015f8a:	2200      	movs	r2, #0
 8015f8c:	2104      	movs	r1, #4
 8015f8e:	60e0      	str	r0, [r4, #12]
 8015f90:	6860      	ldr	r0, [r4, #4]
 8015f92:	f7ff ff81 	bl	8015e98 <std>
 8015f96:	2201      	movs	r2, #1
 8015f98:	2109      	movs	r1, #9
 8015f9a:	68a0      	ldr	r0, [r4, #8]
 8015f9c:	f7ff ff7c 	bl	8015e98 <std>
 8015fa0:	2202      	movs	r2, #2
 8015fa2:	2112      	movs	r1, #18
 8015fa4:	68e0      	ldr	r0, [r4, #12]
 8015fa6:	f7ff ff77 	bl	8015e98 <std>
 8015faa:	2301      	movs	r3, #1
 8015fac:	61a3      	str	r3, [r4, #24]
 8015fae:	e7d1      	b.n	8015f54 <__sinit+0xc>
 8015fb0:	0801aa20 	.word	0x0801aa20
 8015fb4:	08015ee1 	.word	0x08015ee1

08015fb8 <__sfp>:
 8015fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fba:	4607      	mov	r7, r0
 8015fbc:	f7ff ffac 	bl	8015f18 <__sfp_lock_acquire>
 8015fc0:	4b1e      	ldr	r3, [pc, #120]	; (801603c <__sfp+0x84>)
 8015fc2:	681e      	ldr	r6, [r3, #0]
 8015fc4:	69b3      	ldr	r3, [r6, #24]
 8015fc6:	b913      	cbnz	r3, 8015fce <__sfp+0x16>
 8015fc8:	4630      	mov	r0, r6
 8015fca:	f7ff ffbd 	bl	8015f48 <__sinit>
 8015fce:	3648      	adds	r6, #72	; 0x48
 8015fd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015fd4:	3b01      	subs	r3, #1
 8015fd6:	d503      	bpl.n	8015fe0 <__sfp+0x28>
 8015fd8:	6833      	ldr	r3, [r6, #0]
 8015fda:	b30b      	cbz	r3, 8016020 <__sfp+0x68>
 8015fdc:	6836      	ldr	r6, [r6, #0]
 8015fde:	e7f7      	b.n	8015fd0 <__sfp+0x18>
 8015fe0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015fe4:	b9d5      	cbnz	r5, 801601c <__sfp+0x64>
 8015fe6:	4b16      	ldr	r3, [pc, #88]	; (8016040 <__sfp+0x88>)
 8015fe8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015fec:	60e3      	str	r3, [r4, #12]
 8015fee:	6665      	str	r5, [r4, #100]	; 0x64
 8015ff0:	f000 f86c 	bl	80160cc <__retarget_lock_init_recursive>
 8015ff4:	f7ff ff96 	bl	8015f24 <__sfp_lock_release>
 8015ff8:	2208      	movs	r2, #8
 8015ffa:	4629      	mov	r1, r5
 8015ffc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016000:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016004:	6025      	str	r5, [r4, #0]
 8016006:	61a5      	str	r5, [r4, #24]
 8016008:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801600c:	f000 f880 	bl	8016110 <memset>
 8016010:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016014:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016018:	4620      	mov	r0, r4
 801601a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801601c:	3468      	adds	r4, #104	; 0x68
 801601e:	e7d9      	b.n	8015fd4 <__sfp+0x1c>
 8016020:	2104      	movs	r1, #4
 8016022:	4638      	mov	r0, r7
 8016024:	f7ff ff62 	bl	8015eec <__sfmoreglue>
 8016028:	4604      	mov	r4, r0
 801602a:	6030      	str	r0, [r6, #0]
 801602c:	2800      	cmp	r0, #0
 801602e:	d1d5      	bne.n	8015fdc <__sfp+0x24>
 8016030:	f7ff ff78 	bl	8015f24 <__sfp_lock_release>
 8016034:	230c      	movs	r3, #12
 8016036:	603b      	str	r3, [r7, #0]
 8016038:	e7ee      	b.n	8016018 <__sfp+0x60>
 801603a:	bf00      	nop
 801603c:	0801aa20 	.word	0x0801aa20
 8016040:	ffff0001 	.word	0xffff0001

08016044 <_fwalk_reent>:
 8016044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016048:	4606      	mov	r6, r0
 801604a:	4688      	mov	r8, r1
 801604c:	2700      	movs	r7, #0
 801604e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016052:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016056:	f1b9 0901 	subs.w	r9, r9, #1
 801605a:	d505      	bpl.n	8016068 <_fwalk_reent+0x24>
 801605c:	6824      	ldr	r4, [r4, #0]
 801605e:	2c00      	cmp	r4, #0
 8016060:	d1f7      	bne.n	8016052 <_fwalk_reent+0xe>
 8016062:	4638      	mov	r0, r7
 8016064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016068:	89ab      	ldrh	r3, [r5, #12]
 801606a:	2b01      	cmp	r3, #1
 801606c:	d907      	bls.n	801607e <_fwalk_reent+0x3a>
 801606e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016072:	3301      	adds	r3, #1
 8016074:	d003      	beq.n	801607e <_fwalk_reent+0x3a>
 8016076:	4629      	mov	r1, r5
 8016078:	4630      	mov	r0, r6
 801607a:	47c0      	blx	r8
 801607c:	4307      	orrs	r7, r0
 801607e:	3568      	adds	r5, #104	; 0x68
 8016080:	e7e9      	b.n	8016056 <_fwalk_reent+0x12>
	...

08016084 <__libc_init_array>:
 8016084:	b570      	push	{r4, r5, r6, lr}
 8016086:	2600      	movs	r6, #0
 8016088:	4d0c      	ldr	r5, [pc, #48]	; (80160bc <__libc_init_array+0x38>)
 801608a:	4c0d      	ldr	r4, [pc, #52]	; (80160c0 <__libc_init_array+0x3c>)
 801608c:	1b64      	subs	r4, r4, r5
 801608e:	10a4      	asrs	r4, r4, #2
 8016090:	42a6      	cmp	r6, r4
 8016092:	d109      	bne.n	80160a8 <__libc_init_array+0x24>
 8016094:	f004 fba8 	bl	801a7e8 <_init>
 8016098:	2600      	movs	r6, #0
 801609a:	4d0a      	ldr	r5, [pc, #40]	; (80160c4 <__libc_init_array+0x40>)
 801609c:	4c0a      	ldr	r4, [pc, #40]	; (80160c8 <__libc_init_array+0x44>)
 801609e:	1b64      	subs	r4, r4, r5
 80160a0:	10a4      	asrs	r4, r4, #2
 80160a2:	42a6      	cmp	r6, r4
 80160a4:	d105      	bne.n	80160b2 <__libc_init_array+0x2e>
 80160a6:	bd70      	pop	{r4, r5, r6, pc}
 80160a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80160ac:	4798      	blx	r3
 80160ae:	3601      	adds	r6, #1
 80160b0:	e7ee      	b.n	8016090 <__libc_init_array+0xc>
 80160b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80160b6:	4798      	blx	r3
 80160b8:	3601      	adds	r6, #1
 80160ba:	e7f2      	b.n	80160a2 <__libc_init_array+0x1e>
 80160bc:	0801ae7c 	.word	0x0801ae7c
 80160c0:	0801ae7c 	.word	0x0801ae7c
 80160c4:	0801ae7c 	.word	0x0801ae7c
 80160c8:	0801ae80 	.word	0x0801ae80

080160cc <__retarget_lock_init_recursive>:
 80160cc:	4770      	bx	lr

080160ce <__retarget_lock_acquire_recursive>:
 80160ce:	4770      	bx	lr

080160d0 <__retarget_lock_release_recursive>:
 80160d0:	4770      	bx	lr
	...

080160d4 <malloc>:
 80160d4:	4b02      	ldr	r3, [pc, #8]	; (80160e0 <malloc+0xc>)
 80160d6:	4601      	mov	r1, r0
 80160d8:	6818      	ldr	r0, [r3, #0]
 80160da:	f000 b86d 	b.w	80161b8 <_malloc_r>
 80160de:	bf00      	nop
 80160e0:	20000238 	.word	0x20000238

080160e4 <free>:
 80160e4:	4b02      	ldr	r3, [pc, #8]	; (80160f0 <free+0xc>)
 80160e6:	4601      	mov	r1, r0
 80160e8:	6818      	ldr	r0, [r3, #0]
 80160ea:	f000 b819 	b.w	8016120 <_free_r>
 80160ee:	bf00      	nop
 80160f0:	20000238 	.word	0x20000238

080160f4 <memcpy>:
 80160f4:	440a      	add	r2, r1
 80160f6:	4291      	cmp	r1, r2
 80160f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80160fc:	d100      	bne.n	8016100 <memcpy+0xc>
 80160fe:	4770      	bx	lr
 8016100:	b510      	push	{r4, lr}
 8016102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016106:	4291      	cmp	r1, r2
 8016108:	f803 4f01 	strb.w	r4, [r3, #1]!
 801610c:	d1f9      	bne.n	8016102 <memcpy+0xe>
 801610e:	bd10      	pop	{r4, pc}

08016110 <memset>:
 8016110:	4603      	mov	r3, r0
 8016112:	4402      	add	r2, r0
 8016114:	4293      	cmp	r3, r2
 8016116:	d100      	bne.n	801611a <memset+0xa>
 8016118:	4770      	bx	lr
 801611a:	f803 1b01 	strb.w	r1, [r3], #1
 801611e:	e7f9      	b.n	8016114 <memset+0x4>

08016120 <_free_r>:
 8016120:	b538      	push	{r3, r4, r5, lr}
 8016122:	4605      	mov	r5, r0
 8016124:	2900      	cmp	r1, #0
 8016126:	d043      	beq.n	80161b0 <_free_r+0x90>
 8016128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801612c:	1f0c      	subs	r4, r1, #4
 801612e:	2b00      	cmp	r3, #0
 8016130:	bfb8      	it	lt
 8016132:	18e4      	addlt	r4, r4, r3
 8016134:	f003 f990 	bl	8019458 <__malloc_lock>
 8016138:	4a1e      	ldr	r2, [pc, #120]	; (80161b4 <_free_r+0x94>)
 801613a:	6813      	ldr	r3, [r2, #0]
 801613c:	4610      	mov	r0, r2
 801613e:	b933      	cbnz	r3, 801614e <_free_r+0x2e>
 8016140:	6063      	str	r3, [r4, #4]
 8016142:	6014      	str	r4, [r2, #0]
 8016144:	4628      	mov	r0, r5
 8016146:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801614a:	f003 b98b 	b.w	8019464 <__malloc_unlock>
 801614e:	42a3      	cmp	r3, r4
 8016150:	d90a      	bls.n	8016168 <_free_r+0x48>
 8016152:	6821      	ldr	r1, [r4, #0]
 8016154:	1862      	adds	r2, r4, r1
 8016156:	4293      	cmp	r3, r2
 8016158:	bf01      	itttt	eq
 801615a:	681a      	ldreq	r2, [r3, #0]
 801615c:	685b      	ldreq	r3, [r3, #4]
 801615e:	1852      	addeq	r2, r2, r1
 8016160:	6022      	streq	r2, [r4, #0]
 8016162:	6063      	str	r3, [r4, #4]
 8016164:	6004      	str	r4, [r0, #0]
 8016166:	e7ed      	b.n	8016144 <_free_r+0x24>
 8016168:	461a      	mov	r2, r3
 801616a:	685b      	ldr	r3, [r3, #4]
 801616c:	b10b      	cbz	r3, 8016172 <_free_r+0x52>
 801616e:	42a3      	cmp	r3, r4
 8016170:	d9fa      	bls.n	8016168 <_free_r+0x48>
 8016172:	6811      	ldr	r1, [r2, #0]
 8016174:	1850      	adds	r0, r2, r1
 8016176:	42a0      	cmp	r0, r4
 8016178:	d10b      	bne.n	8016192 <_free_r+0x72>
 801617a:	6820      	ldr	r0, [r4, #0]
 801617c:	4401      	add	r1, r0
 801617e:	1850      	adds	r0, r2, r1
 8016180:	4283      	cmp	r3, r0
 8016182:	6011      	str	r1, [r2, #0]
 8016184:	d1de      	bne.n	8016144 <_free_r+0x24>
 8016186:	6818      	ldr	r0, [r3, #0]
 8016188:	685b      	ldr	r3, [r3, #4]
 801618a:	4401      	add	r1, r0
 801618c:	6011      	str	r1, [r2, #0]
 801618e:	6053      	str	r3, [r2, #4]
 8016190:	e7d8      	b.n	8016144 <_free_r+0x24>
 8016192:	d902      	bls.n	801619a <_free_r+0x7a>
 8016194:	230c      	movs	r3, #12
 8016196:	602b      	str	r3, [r5, #0]
 8016198:	e7d4      	b.n	8016144 <_free_r+0x24>
 801619a:	6820      	ldr	r0, [r4, #0]
 801619c:	1821      	adds	r1, r4, r0
 801619e:	428b      	cmp	r3, r1
 80161a0:	bf01      	itttt	eq
 80161a2:	6819      	ldreq	r1, [r3, #0]
 80161a4:	685b      	ldreq	r3, [r3, #4]
 80161a6:	1809      	addeq	r1, r1, r0
 80161a8:	6021      	streq	r1, [r4, #0]
 80161aa:	6063      	str	r3, [r4, #4]
 80161ac:	6054      	str	r4, [r2, #4]
 80161ae:	e7c9      	b.n	8016144 <_free_r+0x24>
 80161b0:	bd38      	pop	{r3, r4, r5, pc}
 80161b2:	bf00      	nop
 80161b4:	20009474 	.word	0x20009474

080161b8 <_malloc_r>:
 80161b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161ba:	1ccd      	adds	r5, r1, #3
 80161bc:	f025 0503 	bic.w	r5, r5, #3
 80161c0:	3508      	adds	r5, #8
 80161c2:	2d0c      	cmp	r5, #12
 80161c4:	bf38      	it	cc
 80161c6:	250c      	movcc	r5, #12
 80161c8:	2d00      	cmp	r5, #0
 80161ca:	4606      	mov	r6, r0
 80161cc:	db01      	blt.n	80161d2 <_malloc_r+0x1a>
 80161ce:	42a9      	cmp	r1, r5
 80161d0:	d903      	bls.n	80161da <_malloc_r+0x22>
 80161d2:	230c      	movs	r3, #12
 80161d4:	6033      	str	r3, [r6, #0]
 80161d6:	2000      	movs	r0, #0
 80161d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161da:	f003 f93d 	bl	8019458 <__malloc_lock>
 80161de:	4921      	ldr	r1, [pc, #132]	; (8016264 <_malloc_r+0xac>)
 80161e0:	680a      	ldr	r2, [r1, #0]
 80161e2:	4614      	mov	r4, r2
 80161e4:	b99c      	cbnz	r4, 801620e <_malloc_r+0x56>
 80161e6:	4f20      	ldr	r7, [pc, #128]	; (8016268 <_malloc_r+0xb0>)
 80161e8:	683b      	ldr	r3, [r7, #0]
 80161ea:	b923      	cbnz	r3, 80161f6 <_malloc_r+0x3e>
 80161ec:	4621      	mov	r1, r4
 80161ee:	4630      	mov	r0, r6
 80161f0:	f000 ff18 	bl	8017024 <_sbrk_r>
 80161f4:	6038      	str	r0, [r7, #0]
 80161f6:	4629      	mov	r1, r5
 80161f8:	4630      	mov	r0, r6
 80161fa:	f000 ff13 	bl	8017024 <_sbrk_r>
 80161fe:	1c43      	adds	r3, r0, #1
 8016200:	d123      	bne.n	801624a <_malloc_r+0x92>
 8016202:	230c      	movs	r3, #12
 8016204:	4630      	mov	r0, r6
 8016206:	6033      	str	r3, [r6, #0]
 8016208:	f003 f92c 	bl	8019464 <__malloc_unlock>
 801620c:	e7e3      	b.n	80161d6 <_malloc_r+0x1e>
 801620e:	6823      	ldr	r3, [r4, #0]
 8016210:	1b5b      	subs	r3, r3, r5
 8016212:	d417      	bmi.n	8016244 <_malloc_r+0x8c>
 8016214:	2b0b      	cmp	r3, #11
 8016216:	d903      	bls.n	8016220 <_malloc_r+0x68>
 8016218:	6023      	str	r3, [r4, #0]
 801621a:	441c      	add	r4, r3
 801621c:	6025      	str	r5, [r4, #0]
 801621e:	e004      	b.n	801622a <_malloc_r+0x72>
 8016220:	6863      	ldr	r3, [r4, #4]
 8016222:	42a2      	cmp	r2, r4
 8016224:	bf0c      	ite	eq
 8016226:	600b      	streq	r3, [r1, #0]
 8016228:	6053      	strne	r3, [r2, #4]
 801622a:	4630      	mov	r0, r6
 801622c:	f003 f91a 	bl	8019464 <__malloc_unlock>
 8016230:	f104 000b 	add.w	r0, r4, #11
 8016234:	1d23      	adds	r3, r4, #4
 8016236:	f020 0007 	bic.w	r0, r0, #7
 801623a:	1ac2      	subs	r2, r0, r3
 801623c:	d0cc      	beq.n	80161d8 <_malloc_r+0x20>
 801623e:	1a1b      	subs	r3, r3, r0
 8016240:	50a3      	str	r3, [r4, r2]
 8016242:	e7c9      	b.n	80161d8 <_malloc_r+0x20>
 8016244:	4622      	mov	r2, r4
 8016246:	6864      	ldr	r4, [r4, #4]
 8016248:	e7cc      	b.n	80161e4 <_malloc_r+0x2c>
 801624a:	1cc4      	adds	r4, r0, #3
 801624c:	f024 0403 	bic.w	r4, r4, #3
 8016250:	42a0      	cmp	r0, r4
 8016252:	d0e3      	beq.n	801621c <_malloc_r+0x64>
 8016254:	1a21      	subs	r1, r4, r0
 8016256:	4630      	mov	r0, r6
 8016258:	f000 fee4 	bl	8017024 <_sbrk_r>
 801625c:	3001      	adds	r0, #1
 801625e:	d1dd      	bne.n	801621c <_malloc_r+0x64>
 8016260:	e7cf      	b.n	8016202 <_malloc_r+0x4a>
 8016262:	bf00      	nop
 8016264:	20009474 	.word	0x20009474
 8016268:	20009478 	.word	0x20009478

0801626c <__cvt>:
 801626c:	2b00      	cmp	r3, #0
 801626e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016272:	461f      	mov	r7, r3
 8016274:	bfbb      	ittet	lt
 8016276:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801627a:	461f      	movlt	r7, r3
 801627c:	2300      	movge	r3, #0
 801627e:	232d      	movlt	r3, #45	; 0x2d
 8016280:	b088      	sub	sp, #32
 8016282:	4614      	mov	r4, r2
 8016284:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016286:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8016288:	7013      	strb	r3, [r2, #0]
 801628a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801628c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8016290:	f023 0820 	bic.w	r8, r3, #32
 8016294:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016298:	d005      	beq.n	80162a6 <__cvt+0x3a>
 801629a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801629e:	d100      	bne.n	80162a2 <__cvt+0x36>
 80162a0:	3501      	adds	r5, #1
 80162a2:	2302      	movs	r3, #2
 80162a4:	e000      	b.n	80162a8 <__cvt+0x3c>
 80162a6:	2303      	movs	r3, #3
 80162a8:	aa07      	add	r2, sp, #28
 80162aa:	9204      	str	r2, [sp, #16]
 80162ac:	aa06      	add	r2, sp, #24
 80162ae:	e9cd a202 	strd	sl, r2, [sp, #8]
 80162b2:	e9cd 3500 	strd	r3, r5, [sp]
 80162b6:	4622      	mov	r2, r4
 80162b8:	463b      	mov	r3, r7
 80162ba:	f001 fe81 	bl	8017fc0 <_dtoa_r>
 80162be:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80162c2:	4606      	mov	r6, r0
 80162c4:	d102      	bne.n	80162cc <__cvt+0x60>
 80162c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80162c8:	07db      	lsls	r3, r3, #31
 80162ca:	d522      	bpl.n	8016312 <__cvt+0xa6>
 80162cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80162d0:	eb06 0905 	add.w	r9, r6, r5
 80162d4:	d110      	bne.n	80162f8 <__cvt+0x8c>
 80162d6:	7833      	ldrb	r3, [r6, #0]
 80162d8:	2b30      	cmp	r3, #48	; 0x30
 80162da:	d10a      	bne.n	80162f2 <__cvt+0x86>
 80162dc:	2200      	movs	r2, #0
 80162de:	2300      	movs	r3, #0
 80162e0:	4620      	mov	r0, r4
 80162e2:	4639      	mov	r1, r7
 80162e4:	f7ea fbaa 	bl	8000a3c <__aeabi_dcmpeq>
 80162e8:	b918      	cbnz	r0, 80162f2 <__cvt+0x86>
 80162ea:	f1c5 0501 	rsb	r5, r5, #1
 80162ee:	f8ca 5000 	str.w	r5, [sl]
 80162f2:	f8da 3000 	ldr.w	r3, [sl]
 80162f6:	4499      	add	r9, r3
 80162f8:	2200      	movs	r2, #0
 80162fa:	2300      	movs	r3, #0
 80162fc:	4620      	mov	r0, r4
 80162fe:	4639      	mov	r1, r7
 8016300:	f7ea fb9c 	bl	8000a3c <__aeabi_dcmpeq>
 8016304:	b108      	cbz	r0, 801630a <__cvt+0x9e>
 8016306:	f8cd 901c 	str.w	r9, [sp, #28]
 801630a:	2230      	movs	r2, #48	; 0x30
 801630c:	9b07      	ldr	r3, [sp, #28]
 801630e:	454b      	cmp	r3, r9
 8016310:	d307      	bcc.n	8016322 <__cvt+0xb6>
 8016312:	4630      	mov	r0, r6
 8016314:	9b07      	ldr	r3, [sp, #28]
 8016316:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8016318:	1b9b      	subs	r3, r3, r6
 801631a:	6013      	str	r3, [r2, #0]
 801631c:	b008      	add	sp, #32
 801631e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016322:	1c59      	adds	r1, r3, #1
 8016324:	9107      	str	r1, [sp, #28]
 8016326:	701a      	strb	r2, [r3, #0]
 8016328:	e7f0      	b.n	801630c <__cvt+0xa0>

0801632a <__exponent>:
 801632a:	4603      	mov	r3, r0
 801632c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801632e:	2900      	cmp	r1, #0
 8016330:	f803 2b02 	strb.w	r2, [r3], #2
 8016334:	bfb6      	itet	lt
 8016336:	222d      	movlt	r2, #45	; 0x2d
 8016338:	222b      	movge	r2, #43	; 0x2b
 801633a:	4249      	neglt	r1, r1
 801633c:	2909      	cmp	r1, #9
 801633e:	7042      	strb	r2, [r0, #1]
 8016340:	dd2b      	ble.n	801639a <__exponent+0x70>
 8016342:	f10d 0407 	add.w	r4, sp, #7
 8016346:	46a4      	mov	ip, r4
 8016348:	270a      	movs	r7, #10
 801634a:	fb91 f6f7 	sdiv	r6, r1, r7
 801634e:	460a      	mov	r2, r1
 8016350:	46a6      	mov	lr, r4
 8016352:	fb07 1516 	mls	r5, r7, r6, r1
 8016356:	2a63      	cmp	r2, #99	; 0x63
 8016358:	f105 0530 	add.w	r5, r5, #48	; 0x30
 801635c:	4631      	mov	r1, r6
 801635e:	f104 34ff 	add.w	r4, r4, #4294967295
 8016362:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016366:	dcf0      	bgt.n	801634a <__exponent+0x20>
 8016368:	3130      	adds	r1, #48	; 0x30
 801636a:	f1ae 0502 	sub.w	r5, lr, #2
 801636e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016372:	4629      	mov	r1, r5
 8016374:	1c44      	adds	r4, r0, #1
 8016376:	4561      	cmp	r1, ip
 8016378:	d30a      	bcc.n	8016390 <__exponent+0x66>
 801637a:	f10d 0209 	add.w	r2, sp, #9
 801637e:	eba2 020e 	sub.w	r2, r2, lr
 8016382:	4565      	cmp	r5, ip
 8016384:	bf88      	it	hi
 8016386:	2200      	movhi	r2, #0
 8016388:	4413      	add	r3, r2
 801638a:	1a18      	subs	r0, r3, r0
 801638c:	b003      	add	sp, #12
 801638e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016390:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016394:	f804 2f01 	strb.w	r2, [r4, #1]!
 8016398:	e7ed      	b.n	8016376 <__exponent+0x4c>
 801639a:	2330      	movs	r3, #48	; 0x30
 801639c:	3130      	adds	r1, #48	; 0x30
 801639e:	7083      	strb	r3, [r0, #2]
 80163a0:	70c1      	strb	r1, [r0, #3]
 80163a2:	1d03      	adds	r3, r0, #4
 80163a4:	e7f1      	b.n	801638a <__exponent+0x60>
	...

080163a8 <_printf_float>:
 80163a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163ac:	b091      	sub	sp, #68	; 0x44
 80163ae:	460c      	mov	r4, r1
 80163b0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80163b4:	4616      	mov	r6, r2
 80163b6:	461f      	mov	r7, r3
 80163b8:	4605      	mov	r5, r0
 80163ba:	f003 f817 	bl	80193ec <_localeconv_r>
 80163be:	6803      	ldr	r3, [r0, #0]
 80163c0:	4618      	mov	r0, r3
 80163c2:	9309      	str	r3, [sp, #36]	; 0x24
 80163c4:	f7e9 ff0e 	bl	80001e4 <strlen>
 80163c8:	2300      	movs	r3, #0
 80163ca:	930e      	str	r3, [sp, #56]	; 0x38
 80163cc:	f8d8 3000 	ldr.w	r3, [r8]
 80163d0:	900a      	str	r0, [sp, #40]	; 0x28
 80163d2:	3307      	adds	r3, #7
 80163d4:	f023 0307 	bic.w	r3, r3, #7
 80163d8:	f103 0208 	add.w	r2, r3, #8
 80163dc:	f894 9018 	ldrb.w	r9, [r4, #24]
 80163e0:	f8d4 b000 	ldr.w	fp, [r4]
 80163e4:	f8c8 2000 	str.w	r2, [r8]
 80163e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80163f0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80163f4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80163f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80163fa:	f04f 32ff 	mov.w	r2, #4294967295
 80163fe:	4640      	mov	r0, r8
 8016400:	4b9c      	ldr	r3, [pc, #624]	; (8016674 <_printf_float+0x2cc>)
 8016402:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016404:	f7ea fb4c 	bl	8000aa0 <__aeabi_dcmpun>
 8016408:	bb70      	cbnz	r0, 8016468 <_printf_float+0xc0>
 801640a:	f04f 32ff 	mov.w	r2, #4294967295
 801640e:	4640      	mov	r0, r8
 8016410:	4b98      	ldr	r3, [pc, #608]	; (8016674 <_printf_float+0x2cc>)
 8016412:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016414:	f7ea fb26 	bl	8000a64 <__aeabi_dcmple>
 8016418:	bb30      	cbnz	r0, 8016468 <_printf_float+0xc0>
 801641a:	2200      	movs	r2, #0
 801641c:	2300      	movs	r3, #0
 801641e:	4640      	mov	r0, r8
 8016420:	4651      	mov	r1, sl
 8016422:	f7ea fb15 	bl	8000a50 <__aeabi_dcmplt>
 8016426:	b110      	cbz	r0, 801642e <_printf_float+0x86>
 8016428:	232d      	movs	r3, #45	; 0x2d
 801642a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801642e:	4b92      	ldr	r3, [pc, #584]	; (8016678 <_printf_float+0x2d0>)
 8016430:	4892      	ldr	r0, [pc, #584]	; (801667c <_printf_float+0x2d4>)
 8016432:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8016436:	bf94      	ite	ls
 8016438:	4698      	movls	r8, r3
 801643a:	4680      	movhi	r8, r0
 801643c:	2303      	movs	r3, #3
 801643e:	f04f 0a00 	mov.w	sl, #0
 8016442:	6123      	str	r3, [r4, #16]
 8016444:	f02b 0304 	bic.w	r3, fp, #4
 8016448:	6023      	str	r3, [r4, #0]
 801644a:	4633      	mov	r3, r6
 801644c:	4621      	mov	r1, r4
 801644e:	4628      	mov	r0, r5
 8016450:	9700      	str	r7, [sp, #0]
 8016452:	aa0f      	add	r2, sp, #60	; 0x3c
 8016454:	f000 f9d4 	bl	8016800 <_printf_common>
 8016458:	3001      	adds	r0, #1
 801645a:	f040 8090 	bne.w	801657e <_printf_float+0x1d6>
 801645e:	f04f 30ff 	mov.w	r0, #4294967295
 8016462:	b011      	add	sp, #68	; 0x44
 8016464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016468:	4642      	mov	r2, r8
 801646a:	4653      	mov	r3, sl
 801646c:	4640      	mov	r0, r8
 801646e:	4651      	mov	r1, sl
 8016470:	f7ea fb16 	bl	8000aa0 <__aeabi_dcmpun>
 8016474:	b148      	cbz	r0, 801648a <_printf_float+0xe2>
 8016476:	f1ba 0f00 	cmp.w	sl, #0
 801647a:	bfb8      	it	lt
 801647c:	232d      	movlt	r3, #45	; 0x2d
 801647e:	4880      	ldr	r0, [pc, #512]	; (8016680 <_printf_float+0x2d8>)
 8016480:	bfb8      	it	lt
 8016482:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8016486:	4b7f      	ldr	r3, [pc, #508]	; (8016684 <_printf_float+0x2dc>)
 8016488:	e7d3      	b.n	8016432 <_printf_float+0x8a>
 801648a:	6863      	ldr	r3, [r4, #4]
 801648c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8016490:	1c5a      	adds	r2, r3, #1
 8016492:	d142      	bne.n	801651a <_printf_float+0x172>
 8016494:	2306      	movs	r3, #6
 8016496:	6063      	str	r3, [r4, #4]
 8016498:	2200      	movs	r2, #0
 801649a:	9206      	str	r2, [sp, #24]
 801649c:	aa0e      	add	r2, sp, #56	; 0x38
 801649e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80164a2:	aa0d      	add	r2, sp, #52	; 0x34
 80164a4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80164a8:	9203      	str	r2, [sp, #12]
 80164aa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80164ae:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80164b2:	6023      	str	r3, [r4, #0]
 80164b4:	6863      	ldr	r3, [r4, #4]
 80164b6:	4642      	mov	r2, r8
 80164b8:	9300      	str	r3, [sp, #0]
 80164ba:	4628      	mov	r0, r5
 80164bc:	4653      	mov	r3, sl
 80164be:	910b      	str	r1, [sp, #44]	; 0x2c
 80164c0:	f7ff fed4 	bl	801626c <__cvt>
 80164c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80164c6:	4680      	mov	r8, r0
 80164c8:	2947      	cmp	r1, #71	; 0x47
 80164ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80164cc:	d108      	bne.n	80164e0 <_printf_float+0x138>
 80164ce:	1cc8      	adds	r0, r1, #3
 80164d0:	db02      	blt.n	80164d8 <_printf_float+0x130>
 80164d2:	6863      	ldr	r3, [r4, #4]
 80164d4:	4299      	cmp	r1, r3
 80164d6:	dd40      	ble.n	801655a <_printf_float+0x1b2>
 80164d8:	f1a9 0902 	sub.w	r9, r9, #2
 80164dc:	fa5f f989 	uxtb.w	r9, r9
 80164e0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80164e4:	d81f      	bhi.n	8016526 <_printf_float+0x17e>
 80164e6:	464a      	mov	r2, r9
 80164e8:	3901      	subs	r1, #1
 80164ea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80164ee:	910d      	str	r1, [sp, #52]	; 0x34
 80164f0:	f7ff ff1b 	bl	801632a <__exponent>
 80164f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80164f6:	4682      	mov	sl, r0
 80164f8:	1813      	adds	r3, r2, r0
 80164fa:	2a01      	cmp	r2, #1
 80164fc:	6123      	str	r3, [r4, #16]
 80164fe:	dc02      	bgt.n	8016506 <_printf_float+0x15e>
 8016500:	6822      	ldr	r2, [r4, #0]
 8016502:	07d2      	lsls	r2, r2, #31
 8016504:	d501      	bpl.n	801650a <_printf_float+0x162>
 8016506:	3301      	adds	r3, #1
 8016508:	6123      	str	r3, [r4, #16]
 801650a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801650e:	2b00      	cmp	r3, #0
 8016510:	d09b      	beq.n	801644a <_printf_float+0xa2>
 8016512:	232d      	movs	r3, #45	; 0x2d
 8016514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016518:	e797      	b.n	801644a <_printf_float+0xa2>
 801651a:	2947      	cmp	r1, #71	; 0x47
 801651c:	d1bc      	bne.n	8016498 <_printf_float+0xf0>
 801651e:	2b00      	cmp	r3, #0
 8016520:	d1ba      	bne.n	8016498 <_printf_float+0xf0>
 8016522:	2301      	movs	r3, #1
 8016524:	e7b7      	b.n	8016496 <_printf_float+0xee>
 8016526:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801652a:	d118      	bne.n	801655e <_printf_float+0x1b6>
 801652c:	2900      	cmp	r1, #0
 801652e:	6863      	ldr	r3, [r4, #4]
 8016530:	dd0b      	ble.n	801654a <_printf_float+0x1a2>
 8016532:	6121      	str	r1, [r4, #16]
 8016534:	b913      	cbnz	r3, 801653c <_printf_float+0x194>
 8016536:	6822      	ldr	r2, [r4, #0]
 8016538:	07d0      	lsls	r0, r2, #31
 801653a:	d502      	bpl.n	8016542 <_printf_float+0x19a>
 801653c:	3301      	adds	r3, #1
 801653e:	440b      	add	r3, r1
 8016540:	6123      	str	r3, [r4, #16]
 8016542:	f04f 0a00 	mov.w	sl, #0
 8016546:	65a1      	str	r1, [r4, #88]	; 0x58
 8016548:	e7df      	b.n	801650a <_printf_float+0x162>
 801654a:	b913      	cbnz	r3, 8016552 <_printf_float+0x1aa>
 801654c:	6822      	ldr	r2, [r4, #0]
 801654e:	07d2      	lsls	r2, r2, #31
 8016550:	d501      	bpl.n	8016556 <_printf_float+0x1ae>
 8016552:	3302      	adds	r3, #2
 8016554:	e7f4      	b.n	8016540 <_printf_float+0x198>
 8016556:	2301      	movs	r3, #1
 8016558:	e7f2      	b.n	8016540 <_printf_float+0x198>
 801655a:	f04f 0967 	mov.w	r9, #103	; 0x67
 801655e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016560:	4299      	cmp	r1, r3
 8016562:	db05      	blt.n	8016570 <_printf_float+0x1c8>
 8016564:	6823      	ldr	r3, [r4, #0]
 8016566:	6121      	str	r1, [r4, #16]
 8016568:	07d8      	lsls	r0, r3, #31
 801656a:	d5ea      	bpl.n	8016542 <_printf_float+0x19a>
 801656c:	1c4b      	adds	r3, r1, #1
 801656e:	e7e7      	b.n	8016540 <_printf_float+0x198>
 8016570:	2900      	cmp	r1, #0
 8016572:	bfcc      	ite	gt
 8016574:	2201      	movgt	r2, #1
 8016576:	f1c1 0202 	rsble	r2, r1, #2
 801657a:	4413      	add	r3, r2
 801657c:	e7e0      	b.n	8016540 <_printf_float+0x198>
 801657e:	6823      	ldr	r3, [r4, #0]
 8016580:	055a      	lsls	r2, r3, #21
 8016582:	d407      	bmi.n	8016594 <_printf_float+0x1ec>
 8016584:	6923      	ldr	r3, [r4, #16]
 8016586:	4642      	mov	r2, r8
 8016588:	4631      	mov	r1, r6
 801658a:	4628      	mov	r0, r5
 801658c:	47b8      	blx	r7
 801658e:	3001      	adds	r0, #1
 8016590:	d12b      	bne.n	80165ea <_printf_float+0x242>
 8016592:	e764      	b.n	801645e <_printf_float+0xb6>
 8016594:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8016598:	f240 80dd 	bls.w	8016756 <_printf_float+0x3ae>
 801659c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80165a0:	2200      	movs	r2, #0
 80165a2:	2300      	movs	r3, #0
 80165a4:	f7ea fa4a 	bl	8000a3c <__aeabi_dcmpeq>
 80165a8:	2800      	cmp	r0, #0
 80165aa:	d033      	beq.n	8016614 <_printf_float+0x26c>
 80165ac:	2301      	movs	r3, #1
 80165ae:	4631      	mov	r1, r6
 80165b0:	4628      	mov	r0, r5
 80165b2:	4a35      	ldr	r2, [pc, #212]	; (8016688 <_printf_float+0x2e0>)
 80165b4:	47b8      	blx	r7
 80165b6:	3001      	adds	r0, #1
 80165b8:	f43f af51 	beq.w	801645e <_printf_float+0xb6>
 80165bc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80165c0:	429a      	cmp	r2, r3
 80165c2:	db02      	blt.n	80165ca <_printf_float+0x222>
 80165c4:	6823      	ldr	r3, [r4, #0]
 80165c6:	07d8      	lsls	r0, r3, #31
 80165c8:	d50f      	bpl.n	80165ea <_printf_float+0x242>
 80165ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80165ce:	4631      	mov	r1, r6
 80165d0:	4628      	mov	r0, r5
 80165d2:	47b8      	blx	r7
 80165d4:	3001      	adds	r0, #1
 80165d6:	f43f af42 	beq.w	801645e <_printf_float+0xb6>
 80165da:	f04f 0800 	mov.w	r8, #0
 80165de:	f104 091a 	add.w	r9, r4, #26
 80165e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80165e4:	3b01      	subs	r3, #1
 80165e6:	4543      	cmp	r3, r8
 80165e8:	dc09      	bgt.n	80165fe <_printf_float+0x256>
 80165ea:	6823      	ldr	r3, [r4, #0]
 80165ec:	079b      	lsls	r3, r3, #30
 80165ee:	f100 8102 	bmi.w	80167f6 <_printf_float+0x44e>
 80165f2:	68e0      	ldr	r0, [r4, #12]
 80165f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165f6:	4298      	cmp	r0, r3
 80165f8:	bfb8      	it	lt
 80165fa:	4618      	movlt	r0, r3
 80165fc:	e731      	b.n	8016462 <_printf_float+0xba>
 80165fe:	2301      	movs	r3, #1
 8016600:	464a      	mov	r2, r9
 8016602:	4631      	mov	r1, r6
 8016604:	4628      	mov	r0, r5
 8016606:	47b8      	blx	r7
 8016608:	3001      	adds	r0, #1
 801660a:	f43f af28 	beq.w	801645e <_printf_float+0xb6>
 801660e:	f108 0801 	add.w	r8, r8, #1
 8016612:	e7e6      	b.n	80165e2 <_printf_float+0x23a>
 8016614:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016616:	2b00      	cmp	r3, #0
 8016618:	dc38      	bgt.n	801668c <_printf_float+0x2e4>
 801661a:	2301      	movs	r3, #1
 801661c:	4631      	mov	r1, r6
 801661e:	4628      	mov	r0, r5
 8016620:	4a19      	ldr	r2, [pc, #100]	; (8016688 <_printf_float+0x2e0>)
 8016622:	47b8      	blx	r7
 8016624:	3001      	adds	r0, #1
 8016626:	f43f af1a 	beq.w	801645e <_printf_float+0xb6>
 801662a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801662e:	4313      	orrs	r3, r2
 8016630:	d102      	bne.n	8016638 <_printf_float+0x290>
 8016632:	6823      	ldr	r3, [r4, #0]
 8016634:	07d9      	lsls	r1, r3, #31
 8016636:	d5d8      	bpl.n	80165ea <_printf_float+0x242>
 8016638:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801663c:	4631      	mov	r1, r6
 801663e:	4628      	mov	r0, r5
 8016640:	47b8      	blx	r7
 8016642:	3001      	adds	r0, #1
 8016644:	f43f af0b 	beq.w	801645e <_printf_float+0xb6>
 8016648:	f04f 0900 	mov.w	r9, #0
 801664c:	f104 0a1a 	add.w	sl, r4, #26
 8016650:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016652:	425b      	negs	r3, r3
 8016654:	454b      	cmp	r3, r9
 8016656:	dc01      	bgt.n	801665c <_printf_float+0x2b4>
 8016658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801665a:	e794      	b.n	8016586 <_printf_float+0x1de>
 801665c:	2301      	movs	r3, #1
 801665e:	4652      	mov	r2, sl
 8016660:	4631      	mov	r1, r6
 8016662:	4628      	mov	r0, r5
 8016664:	47b8      	blx	r7
 8016666:	3001      	adds	r0, #1
 8016668:	f43f aef9 	beq.w	801645e <_printf_float+0xb6>
 801666c:	f109 0901 	add.w	r9, r9, #1
 8016670:	e7ee      	b.n	8016650 <_printf_float+0x2a8>
 8016672:	bf00      	nop
 8016674:	7fefffff 	.word	0x7fefffff
 8016678:	0801aa24 	.word	0x0801aa24
 801667c:	0801aa28 	.word	0x0801aa28
 8016680:	0801aa30 	.word	0x0801aa30
 8016684:	0801aa2c 	.word	0x0801aa2c
 8016688:	0801aa34 	.word	0x0801aa34
 801668c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801668e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016690:	429a      	cmp	r2, r3
 8016692:	bfa8      	it	ge
 8016694:	461a      	movge	r2, r3
 8016696:	2a00      	cmp	r2, #0
 8016698:	4691      	mov	r9, r2
 801669a:	dc37      	bgt.n	801670c <_printf_float+0x364>
 801669c:	f04f 0b00 	mov.w	fp, #0
 80166a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80166a4:	f104 021a 	add.w	r2, r4, #26
 80166a8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80166ac:	ebaa 0309 	sub.w	r3, sl, r9
 80166b0:	455b      	cmp	r3, fp
 80166b2:	dc33      	bgt.n	801671c <_printf_float+0x374>
 80166b4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80166b8:	429a      	cmp	r2, r3
 80166ba:	db3b      	blt.n	8016734 <_printf_float+0x38c>
 80166bc:	6823      	ldr	r3, [r4, #0]
 80166be:	07da      	lsls	r2, r3, #31
 80166c0:	d438      	bmi.n	8016734 <_printf_float+0x38c>
 80166c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80166c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80166c6:	eba2 030a 	sub.w	r3, r2, sl
 80166ca:	eba2 0901 	sub.w	r9, r2, r1
 80166ce:	4599      	cmp	r9, r3
 80166d0:	bfa8      	it	ge
 80166d2:	4699      	movge	r9, r3
 80166d4:	f1b9 0f00 	cmp.w	r9, #0
 80166d8:	dc34      	bgt.n	8016744 <_printf_float+0x39c>
 80166da:	f04f 0800 	mov.w	r8, #0
 80166de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80166e2:	f104 0a1a 	add.w	sl, r4, #26
 80166e6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80166ea:	1a9b      	subs	r3, r3, r2
 80166ec:	eba3 0309 	sub.w	r3, r3, r9
 80166f0:	4543      	cmp	r3, r8
 80166f2:	f77f af7a 	ble.w	80165ea <_printf_float+0x242>
 80166f6:	2301      	movs	r3, #1
 80166f8:	4652      	mov	r2, sl
 80166fa:	4631      	mov	r1, r6
 80166fc:	4628      	mov	r0, r5
 80166fe:	47b8      	blx	r7
 8016700:	3001      	adds	r0, #1
 8016702:	f43f aeac 	beq.w	801645e <_printf_float+0xb6>
 8016706:	f108 0801 	add.w	r8, r8, #1
 801670a:	e7ec      	b.n	80166e6 <_printf_float+0x33e>
 801670c:	4613      	mov	r3, r2
 801670e:	4631      	mov	r1, r6
 8016710:	4642      	mov	r2, r8
 8016712:	4628      	mov	r0, r5
 8016714:	47b8      	blx	r7
 8016716:	3001      	adds	r0, #1
 8016718:	d1c0      	bne.n	801669c <_printf_float+0x2f4>
 801671a:	e6a0      	b.n	801645e <_printf_float+0xb6>
 801671c:	2301      	movs	r3, #1
 801671e:	4631      	mov	r1, r6
 8016720:	4628      	mov	r0, r5
 8016722:	920b      	str	r2, [sp, #44]	; 0x2c
 8016724:	47b8      	blx	r7
 8016726:	3001      	adds	r0, #1
 8016728:	f43f ae99 	beq.w	801645e <_printf_float+0xb6>
 801672c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801672e:	f10b 0b01 	add.w	fp, fp, #1
 8016732:	e7b9      	b.n	80166a8 <_printf_float+0x300>
 8016734:	4631      	mov	r1, r6
 8016736:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801673a:	4628      	mov	r0, r5
 801673c:	47b8      	blx	r7
 801673e:	3001      	adds	r0, #1
 8016740:	d1bf      	bne.n	80166c2 <_printf_float+0x31a>
 8016742:	e68c      	b.n	801645e <_printf_float+0xb6>
 8016744:	464b      	mov	r3, r9
 8016746:	4631      	mov	r1, r6
 8016748:	4628      	mov	r0, r5
 801674a:	eb08 020a 	add.w	r2, r8, sl
 801674e:	47b8      	blx	r7
 8016750:	3001      	adds	r0, #1
 8016752:	d1c2      	bne.n	80166da <_printf_float+0x332>
 8016754:	e683      	b.n	801645e <_printf_float+0xb6>
 8016756:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016758:	2a01      	cmp	r2, #1
 801675a:	dc01      	bgt.n	8016760 <_printf_float+0x3b8>
 801675c:	07db      	lsls	r3, r3, #31
 801675e:	d537      	bpl.n	80167d0 <_printf_float+0x428>
 8016760:	2301      	movs	r3, #1
 8016762:	4642      	mov	r2, r8
 8016764:	4631      	mov	r1, r6
 8016766:	4628      	mov	r0, r5
 8016768:	47b8      	blx	r7
 801676a:	3001      	adds	r0, #1
 801676c:	f43f ae77 	beq.w	801645e <_printf_float+0xb6>
 8016770:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016774:	4631      	mov	r1, r6
 8016776:	4628      	mov	r0, r5
 8016778:	47b8      	blx	r7
 801677a:	3001      	adds	r0, #1
 801677c:	f43f ae6f 	beq.w	801645e <_printf_float+0xb6>
 8016780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016784:	2200      	movs	r2, #0
 8016786:	2300      	movs	r3, #0
 8016788:	f7ea f958 	bl	8000a3c <__aeabi_dcmpeq>
 801678c:	b9d8      	cbnz	r0, 80167c6 <_printf_float+0x41e>
 801678e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016790:	f108 0201 	add.w	r2, r8, #1
 8016794:	3b01      	subs	r3, #1
 8016796:	4631      	mov	r1, r6
 8016798:	4628      	mov	r0, r5
 801679a:	47b8      	blx	r7
 801679c:	3001      	adds	r0, #1
 801679e:	d10e      	bne.n	80167be <_printf_float+0x416>
 80167a0:	e65d      	b.n	801645e <_printf_float+0xb6>
 80167a2:	2301      	movs	r3, #1
 80167a4:	464a      	mov	r2, r9
 80167a6:	4631      	mov	r1, r6
 80167a8:	4628      	mov	r0, r5
 80167aa:	47b8      	blx	r7
 80167ac:	3001      	adds	r0, #1
 80167ae:	f43f ae56 	beq.w	801645e <_printf_float+0xb6>
 80167b2:	f108 0801 	add.w	r8, r8, #1
 80167b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80167b8:	3b01      	subs	r3, #1
 80167ba:	4543      	cmp	r3, r8
 80167bc:	dcf1      	bgt.n	80167a2 <_printf_float+0x3fa>
 80167be:	4653      	mov	r3, sl
 80167c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80167c4:	e6e0      	b.n	8016588 <_printf_float+0x1e0>
 80167c6:	f04f 0800 	mov.w	r8, #0
 80167ca:	f104 091a 	add.w	r9, r4, #26
 80167ce:	e7f2      	b.n	80167b6 <_printf_float+0x40e>
 80167d0:	2301      	movs	r3, #1
 80167d2:	4642      	mov	r2, r8
 80167d4:	e7df      	b.n	8016796 <_printf_float+0x3ee>
 80167d6:	2301      	movs	r3, #1
 80167d8:	464a      	mov	r2, r9
 80167da:	4631      	mov	r1, r6
 80167dc:	4628      	mov	r0, r5
 80167de:	47b8      	blx	r7
 80167e0:	3001      	adds	r0, #1
 80167e2:	f43f ae3c 	beq.w	801645e <_printf_float+0xb6>
 80167e6:	f108 0801 	add.w	r8, r8, #1
 80167ea:	68e3      	ldr	r3, [r4, #12]
 80167ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80167ee:	1a5b      	subs	r3, r3, r1
 80167f0:	4543      	cmp	r3, r8
 80167f2:	dcf0      	bgt.n	80167d6 <_printf_float+0x42e>
 80167f4:	e6fd      	b.n	80165f2 <_printf_float+0x24a>
 80167f6:	f04f 0800 	mov.w	r8, #0
 80167fa:	f104 0919 	add.w	r9, r4, #25
 80167fe:	e7f4      	b.n	80167ea <_printf_float+0x442>

08016800 <_printf_common>:
 8016800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016804:	4616      	mov	r6, r2
 8016806:	4699      	mov	r9, r3
 8016808:	688a      	ldr	r2, [r1, #8]
 801680a:	690b      	ldr	r3, [r1, #16]
 801680c:	4607      	mov	r7, r0
 801680e:	4293      	cmp	r3, r2
 8016810:	bfb8      	it	lt
 8016812:	4613      	movlt	r3, r2
 8016814:	6033      	str	r3, [r6, #0]
 8016816:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801681a:	460c      	mov	r4, r1
 801681c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016820:	b10a      	cbz	r2, 8016826 <_printf_common+0x26>
 8016822:	3301      	adds	r3, #1
 8016824:	6033      	str	r3, [r6, #0]
 8016826:	6823      	ldr	r3, [r4, #0]
 8016828:	0699      	lsls	r1, r3, #26
 801682a:	bf42      	ittt	mi
 801682c:	6833      	ldrmi	r3, [r6, #0]
 801682e:	3302      	addmi	r3, #2
 8016830:	6033      	strmi	r3, [r6, #0]
 8016832:	6825      	ldr	r5, [r4, #0]
 8016834:	f015 0506 	ands.w	r5, r5, #6
 8016838:	d106      	bne.n	8016848 <_printf_common+0x48>
 801683a:	f104 0a19 	add.w	sl, r4, #25
 801683e:	68e3      	ldr	r3, [r4, #12]
 8016840:	6832      	ldr	r2, [r6, #0]
 8016842:	1a9b      	subs	r3, r3, r2
 8016844:	42ab      	cmp	r3, r5
 8016846:	dc28      	bgt.n	801689a <_printf_common+0x9a>
 8016848:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801684c:	1e13      	subs	r3, r2, #0
 801684e:	6822      	ldr	r2, [r4, #0]
 8016850:	bf18      	it	ne
 8016852:	2301      	movne	r3, #1
 8016854:	0692      	lsls	r2, r2, #26
 8016856:	d42d      	bmi.n	80168b4 <_printf_common+0xb4>
 8016858:	4649      	mov	r1, r9
 801685a:	4638      	mov	r0, r7
 801685c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016860:	47c0      	blx	r8
 8016862:	3001      	adds	r0, #1
 8016864:	d020      	beq.n	80168a8 <_printf_common+0xa8>
 8016866:	6823      	ldr	r3, [r4, #0]
 8016868:	68e5      	ldr	r5, [r4, #12]
 801686a:	f003 0306 	and.w	r3, r3, #6
 801686e:	2b04      	cmp	r3, #4
 8016870:	bf18      	it	ne
 8016872:	2500      	movne	r5, #0
 8016874:	6832      	ldr	r2, [r6, #0]
 8016876:	f04f 0600 	mov.w	r6, #0
 801687a:	68a3      	ldr	r3, [r4, #8]
 801687c:	bf08      	it	eq
 801687e:	1aad      	subeq	r5, r5, r2
 8016880:	6922      	ldr	r2, [r4, #16]
 8016882:	bf08      	it	eq
 8016884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016888:	4293      	cmp	r3, r2
 801688a:	bfc4      	itt	gt
 801688c:	1a9b      	subgt	r3, r3, r2
 801688e:	18ed      	addgt	r5, r5, r3
 8016890:	341a      	adds	r4, #26
 8016892:	42b5      	cmp	r5, r6
 8016894:	d11a      	bne.n	80168cc <_printf_common+0xcc>
 8016896:	2000      	movs	r0, #0
 8016898:	e008      	b.n	80168ac <_printf_common+0xac>
 801689a:	2301      	movs	r3, #1
 801689c:	4652      	mov	r2, sl
 801689e:	4649      	mov	r1, r9
 80168a0:	4638      	mov	r0, r7
 80168a2:	47c0      	blx	r8
 80168a4:	3001      	adds	r0, #1
 80168a6:	d103      	bne.n	80168b0 <_printf_common+0xb0>
 80168a8:	f04f 30ff 	mov.w	r0, #4294967295
 80168ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168b0:	3501      	adds	r5, #1
 80168b2:	e7c4      	b.n	801683e <_printf_common+0x3e>
 80168b4:	2030      	movs	r0, #48	; 0x30
 80168b6:	18e1      	adds	r1, r4, r3
 80168b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80168bc:	1c5a      	adds	r2, r3, #1
 80168be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80168c2:	4422      	add	r2, r4
 80168c4:	3302      	adds	r3, #2
 80168c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80168ca:	e7c5      	b.n	8016858 <_printf_common+0x58>
 80168cc:	2301      	movs	r3, #1
 80168ce:	4622      	mov	r2, r4
 80168d0:	4649      	mov	r1, r9
 80168d2:	4638      	mov	r0, r7
 80168d4:	47c0      	blx	r8
 80168d6:	3001      	adds	r0, #1
 80168d8:	d0e6      	beq.n	80168a8 <_printf_common+0xa8>
 80168da:	3601      	adds	r6, #1
 80168dc:	e7d9      	b.n	8016892 <_printf_common+0x92>
	...

080168e0 <_printf_i>:
 80168e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80168e4:	460c      	mov	r4, r1
 80168e6:	7e27      	ldrb	r7, [r4, #24]
 80168e8:	4691      	mov	r9, r2
 80168ea:	2f78      	cmp	r7, #120	; 0x78
 80168ec:	4680      	mov	r8, r0
 80168ee:	469a      	mov	sl, r3
 80168f0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80168f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80168f6:	d807      	bhi.n	8016908 <_printf_i+0x28>
 80168f8:	2f62      	cmp	r7, #98	; 0x62
 80168fa:	d80a      	bhi.n	8016912 <_printf_i+0x32>
 80168fc:	2f00      	cmp	r7, #0
 80168fe:	f000 80d9 	beq.w	8016ab4 <_printf_i+0x1d4>
 8016902:	2f58      	cmp	r7, #88	; 0x58
 8016904:	f000 80a4 	beq.w	8016a50 <_printf_i+0x170>
 8016908:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801690c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8016910:	e03a      	b.n	8016988 <_printf_i+0xa8>
 8016912:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8016916:	2b15      	cmp	r3, #21
 8016918:	d8f6      	bhi.n	8016908 <_printf_i+0x28>
 801691a:	a001      	add	r0, pc, #4	; (adr r0, 8016920 <_printf_i+0x40>)
 801691c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8016920:	08016979 	.word	0x08016979
 8016924:	0801698d 	.word	0x0801698d
 8016928:	08016909 	.word	0x08016909
 801692c:	08016909 	.word	0x08016909
 8016930:	08016909 	.word	0x08016909
 8016934:	08016909 	.word	0x08016909
 8016938:	0801698d 	.word	0x0801698d
 801693c:	08016909 	.word	0x08016909
 8016940:	08016909 	.word	0x08016909
 8016944:	08016909 	.word	0x08016909
 8016948:	08016909 	.word	0x08016909
 801694c:	08016a9b 	.word	0x08016a9b
 8016950:	080169bd 	.word	0x080169bd
 8016954:	08016a7d 	.word	0x08016a7d
 8016958:	08016909 	.word	0x08016909
 801695c:	08016909 	.word	0x08016909
 8016960:	08016abd 	.word	0x08016abd
 8016964:	08016909 	.word	0x08016909
 8016968:	080169bd 	.word	0x080169bd
 801696c:	08016909 	.word	0x08016909
 8016970:	08016909 	.word	0x08016909
 8016974:	08016a85 	.word	0x08016a85
 8016978:	680b      	ldr	r3, [r1, #0]
 801697a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801697e:	1d1a      	adds	r2, r3, #4
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	600a      	str	r2, [r1, #0]
 8016984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016988:	2301      	movs	r3, #1
 801698a:	e0a4      	b.n	8016ad6 <_printf_i+0x1f6>
 801698c:	6825      	ldr	r5, [r4, #0]
 801698e:	6808      	ldr	r0, [r1, #0]
 8016990:	062e      	lsls	r6, r5, #24
 8016992:	f100 0304 	add.w	r3, r0, #4
 8016996:	d50a      	bpl.n	80169ae <_printf_i+0xce>
 8016998:	6805      	ldr	r5, [r0, #0]
 801699a:	600b      	str	r3, [r1, #0]
 801699c:	2d00      	cmp	r5, #0
 801699e:	da03      	bge.n	80169a8 <_printf_i+0xc8>
 80169a0:	232d      	movs	r3, #45	; 0x2d
 80169a2:	426d      	negs	r5, r5
 80169a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80169a8:	230a      	movs	r3, #10
 80169aa:	485e      	ldr	r0, [pc, #376]	; (8016b24 <_printf_i+0x244>)
 80169ac:	e019      	b.n	80169e2 <_printf_i+0x102>
 80169ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80169b2:	6805      	ldr	r5, [r0, #0]
 80169b4:	600b      	str	r3, [r1, #0]
 80169b6:	bf18      	it	ne
 80169b8:	b22d      	sxthne	r5, r5
 80169ba:	e7ef      	b.n	801699c <_printf_i+0xbc>
 80169bc:	680b      	ldr	r3, [r1, #0]
 80169be:	6825      	ldr	r5, [r4, #0]
 80169c0:	1d18      	adds	r0, r3, #4
 80169c2:	6008      	str	r0, [r1, #0]
 80169c4:	0628      	lsls	r0, r5, #24
 80169c6:	d501      	bpl.n	80169cc <_printf_i+0xec>
 80169c8:	681d      	ldr	r5, [r3, #0]
 80169ca:	e002      	b.n	80169d2 <_printf_i+0xf2>
 80169cc:	0669      	lsls	r1, r5, #25
 80169ce:	d5fb      	bpl.n	80169c8 <_printf_i+0xe8>
 80169d0:	881d      	ldrh	r5, [r3, #0]
 80169d2:	2f6f      	cmp	r7, #111	; 0x6f
 80169d4:	bf0c      	ite	eq
 80169d6:	2308      	moveq	r3, #8
 80169d8:	230a      	movne	r3, #10
 80169da:	4852      	ldr	r0, [pc, #328]	; (8016b24 <_printf_i+0x244>)
 80169dc:	2100      	movs	r1, #0
 80169de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80169e2:	6866      	ldr	r6, [r4, #4]
 80169e4:	2e00      	cmp	r6, #0
 80169e6:	bfa8      	it	ge
 80169e8:	6821      	ldrge	r1, [r4, #0]
 80169ea:	60a6      	str	r6, [r4, #8]
 80169ec:	bfa4      	itt	ge
 80169ee:	f021 0104 	bicge.w	r1, r1, #4
 80169f2:	6021      	strge	r1, [r4, #0]
 80169f4:	b90d      	cbnz	r5, 80169fa <_printf_i+0x11a>
 80169f6:	2e00      	cmp	r6, #0
 80169f8:	d04d      	beq.n	8016a96 <_printf_i+0x1b6>
 80169fa:	4616      	mov	r6, r2
 80169fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8016a00:	fb03 5711 	mls	r7, r3, r1, r5
 8016a04:	5dc7      	ldrb	r7, [r0, r7]
 8016a06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016a0a:	462f      	mov	r7, r5
 8016a0c:	42bb      	cmp	r3, r7
 8016a0e:	460d      	mov	r5, r1
 8016a10:	d9f4      	bls.n	80169fc <_printf_i+0x11c>
 8016a12:	2b08      	cmp	r3, #8
 8016a14:	d10b      	bne.n	8016a2e <_printf_i+0x14e>
 8016a16:	6823      	ldr	r3, [r4, #0]
 8016a18:	07df      	lsls	r7, r3, #31
 8016a1a:	d508      	bpl.n	8016a2e <_printf_i+0x14e>
 8016a1c:	6923      	ldr	r3, [r4, #16]
 8016a1e:	6861      	ldr	r1, [r4, #4]
 8016a20:	4299      	cmp	r1, r3
 8016a22:	bfde      	ittt	le
 8016a24:	2330      	movle	r3, #48	; 0x30
 8016a26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016a2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016a2e:	1b92      	subs	r2, r2, r6
 8016a30:	6122      	str	r2, [r4, #16]
 8016a32:	464b      	mov	r3, r9
 8016a34:	4621      	mov	r1, r4
 8016a36:	4640      	mov	r0, r8
 8016a38:	f8cd a000 	str.w	sl, [sp]
 8016a3c:	aa03      	add	r2, sp, #12
 8016a3e:	f7ff fedf 	bl	8016800 <_printf_common>
 8016a42:	3001      	adds	r0, #1
 8016a44:	d14c      	bne.n	8016ae0 <_printf_i+0x200>
 8016a46:	f04f 30ff 	mov.w	r0, #4294967295
 8016a4a:	b004      	add	sp, #16
 8016a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a50:	4834      	ldr	r0, [pc, #208]	; (8016b24 <_printf_i+0x244>)
 8016a52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016a56:	680e      	ldr	r6, [r1, #0]
 8016a58:	6823      	ldr	r3, [r4, #0]
 8016a5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8016a5e:	061f      	lsls	r7, r3, #24
 8016a60:	600e      	str	r6, [r1, #0]
 8016a62:	d514      	bpl.n	8016a8e <_printf_i+0x1ae>
 8016a64:	07d9      	lsls	r1, r3, #31
 8016a66:	bf44      	itt	mi
 8016a68:	f043 0320 	orrmi.w	r3, r3, #32
 8016a6c:	6023      	strmi	r3, [r4, #0]
 8016a6e:	b91d      	cbnz	r5, 8016a78 <_printf_i+0x198>
 8016a70:	6823      	ldr	r3, [r4, #0]
 8016a72:	f023 0320 	bic.w	r3, r3, #32
 8016a76:	6023      	str	r3, [r4, #0]
 8016a78:	2310      	movs	r3, #16
 8016a7a:	e7af      	b.n	80169dc <_printf_i+0xfc>
 8016a7c:	6823      	ldr	r3, [r4, #0]
 8016a7e:	f043 0320 	orr.w	r3, r3, #32
 8016a82:	6023      	str	r3, [r4, #0]
 8016a84:	2378      	movs	r3, #120	; 0x78
 8016a86:	4828      	ldr	r0, [pc, #160]	; (8016b28 <_printf_i+0x248>)
 8016a88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016a8c:	e7e3      	b.n	8016a56 <_printf_i+0x176>
 8016a8e:	065e      	lsls	r6, r3, #25
 8016a90:	bf48      	it	mi
 8016a92:	b2ad      	uxthmi	r5, r5
 8016a94:	e7e6      	b.n	8016a64 <_printf_i+0x184>
 8016a96:	4616      	mov	r6, r2
 8016a98:	e7bb      	b.n	8016a12 <_printf_i+0x132>
 8016a9a:	680b      	ldr	r3, [r1, #0]
 8016a9c:	6826      	ldr	r6, [r4, #0]
 8016a9e:	1d1d      	adds	r5, r3, #4
 8016aa0:	6960      	ldr	r0, [r4, #20]
 8016aa2:	600d      	str	r5, [r1, #0]
 8016aa4:	0635      	lsls	r5, r6, #24
 8016aa6:	681b      	ldr	r3, [r3, #0]
 8016aa8:	d501      	bpl.n	8016aae <_printf_i+0x1ce>
 8016aaa:	6018      	str	r0, [r3, #0]
 8016aac:	e002      	b.n	8016ab4 <_printf_i+0x1d4>
 8016aae:	0671      	lsls	r1, r6, #25
 8016ab0:	d5fb      	bpl.n	8016aaa <_printf_i+0x1ca>
 8016ab2:	8018      	strh	r0, [r3, #0]
 8016ab4:	2300      	movs	r3, #0
 8016ab6:	4616      	mov	r6, r2
 8016ab8:	6123      	str	r3, [r4, #16]
 8016aba:	e7ba      	b.n	8016a32 <_printf_i+0x152>
 8016abc:	680b      	ldr	r3, [r1, #0]
 8016abe:	1d1a      	adds	r2, r3, #4
 8016ac0:	600a      	str	r2, [r1, #0]
 8016ac2:	681e      	ldr	r6, [r3, #0]
 8016ac4:	2100      	movs	r1, #0
 8016ac6:	4630      	mov	r0, r6
 8016ac8:	6862      	ldr	r2, [r4, #4]
 8016aca:	f002 fcb7 	bl	801943c <memchr>
 8016ace:	b108      	cbz	r0, 8016ad4 <_printf_i+0x1f4>
 8016ad0:	1b80      	subs	r0, r0, r6
 8016ad2:	6060      	str	r0, [r4, #4]
 8016ad4:	6863      	ldr	r3, [r4, #4]
 8016ad6:	6123      	str	r3, [r4, #16]
 8016ad8:	2300      	movs	r3, #0
 8016ada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016ade:	e7a8      	b.n	8016a32 <_printf_i+0x152>
 8016ae0:	4632      	mov	r2, r6
 8016ae2:	4649      	mov	r1, r9
 8016ae4:	4640      	mov	r0, r8
 8016ae6:	6923      	ldr	r3, [r4, #16]
 8016ae8:	47d0      	blx	sl
 8016aea:	3001      	adds	r0, #1
 8016aec:	d0ab      	beq.n	8016a46 <_printf_i+0x166>
 8016aee:	6823      	ldr	r3, [r4, #0]
 8016af0:	079b      	lsls	r3, r3, #30
 8016af2:	d413      	bmi.n	8016b1c <_printf_i+0x23c>
 8016af4:	68e0      	ldr	r0, [r4, #12]
 8016af6:	9b03      	ldr	r3, [sp, #12]
 8016af8:	4298      	cmp	r0, r3
 8016afa:	bfb8      	it	lt
 8016afc:	4618      	movlt	r0, r3
 8016afe:	e7a4      	b.n	8016a4a <_printf_i+0x16a>
 8016b00:	2301      	movs	r3, #1
 8016b02:	4632      	mov	r2, r6
 8016b04:	4649      	mov	r1, r9
 8016b06:	4640      	mov	r0, r8
 8016b08:	47d0      	blx	sl
 8016b0a:	3001      	adds	r0, #1
 8016b0c:	d09b      	beq.n	8016a46 <_printf_i+0x166>
 8016b0e:	3501      	adds	r5, #1
 8016b10:	68e3      	ldr	r3, [r4, #12]
 8016b12:	9903      	ldr	r1, [sp, #12]
 8016b14:	1a5b      	subs	r3, r3, r1
 8016b16:	42ab      	cmp	r3, r5
 8016b18:	dcf2      	bgt.n	8016b00 <_printf_i+0x220>
 8016b1a:	e7eb      	b.n	8016af4 <_printf_i+0x214>
 8016b1c:	2500      	movs	r5, #0
 8016b1e:	f104 0619 	add.w	r6, r4, #25
 8016b22:	e7f5      	b.n	8016b10 <_printf_i+0x230>
 8016b24:	0801aa36 	.word	0x0801aa36
 8016b28:	0801aa47 	.word	0x0801aa47

08016b2c <_scanf_float>:
 8016b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b30:	b087      	sub	sp, #28
 8016b32:	9303      	str	r3, [sp, #12]
 8016b34:	688b      	ldr	r3, [r1, #8]
 8016b36:	4617      	mov	r7, r2
 8016b38:	1e5a      	subs	r2, r3, #1
 8016b3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016b3e:	bf85      	ittet	hi
 8016b40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016b44:	195b      	addhi	r3, r3, r5
 8016b46:	2300      	movls	r3, #0
 8016b48:	9302      	strhi	r3, [sp, #8]
 8016b4a:	bf88      	it	hi
 8016b4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016b50:	468b      	mov	fp, r1
 8016b52:	f04f 0500 	mov.w	r5, #0
 8016b56:	bf8c      	ite	hi
 8016b58:	608b      	strhi	r3, [r1, #8]
 8016b5a:	9302      	strls	r3, [sp, #8]
 8016b5c:	680b      	ldr	r3, [r1, #0]
 8016b5e:	4680      	mov	r8, r0
 8016b60:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8016b64:	f84b 3b1c 	str.w	r3, [fp], #28
 8016b68:	460c      	mov	r4, r1
 8016b6a:	465e      	mov	r6, fp
 8016b6c:	46aa      	mov	sl, r5
 8016b6e:	46a9      	mov	r9, r5
 8016b70:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016b74:	9501      	str	r5, [sp, #4]
 8016b76:	68a2      	ldr	r2, [r4, #8]
 8016b78:	b152      	cbz	r2, 8016b90 <_scanf_float+0x64>
 8016b7a:	683b      	ldr	r3, [r7, #0]
 8016b7c:	781b      	ldrb	r3, [r3, #0]
 8016b7e:	2b4e      	cmp	r3, #78	; 0x4e
 8016b80:	d864      	bhi.n	8016c4c <_scanf_float+0x120>
 8016b82:	2b40      	cmp	r3, #64	; 0x40
 8016b84:	d83c      	bhi.n	8016c00 <_scanf_float+0xd4>
 8016b86:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016b8a:	b2c8      	uxtb	r0, r1
 8016b8c:	280e      	cmp	r0, #14
 8016b8e:	d93a      	bls.n	8016c06 <_scanf_float+0xda>
 8016b90:	f1b9 0f00 	cmp.w	r9, #0
 8016b94:	d003      	beq.n	8016b9e <_scanf_float+0x72>
 8016b96:	6823      	ldr	r3, [r4, #0]
 8016b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016b9c:	6023      	str	r3, [r4, #0]
 8016b9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016ba2:	f1ba 0f01 	cmp.w	sl, #1
 8016ba6:	f200 8113 	bhi.w	8016dd0 <_scanf_float+0x2a4>
 8016baa:	455e      	cmp	r6, fp
 8016bac:	f200 8105 	bhi.w	8016dba <_scanf_float+0x28e>
 8016bb0:	2501      	movs	r5, #1
 8016bb2:	4628      	mov	r0, r5
 8016bb4:	b007      	add	sp, #28
 8016bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bba:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016bbe:	2a0d      	cmp	r2, #13
 8016bc0:	d8e6      	bhi.n	8016b90 <_scanf_float+0x64>
 8016bc2:	a101      	add	r1, pc, #4	; (adr r1, 8016bc8 <_scanf_float+0x9c>)
 8016bc4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016bc8:	08016d07 	.word	0x08016d07
 8016bcc:	08016b91 	.word	0x08016b91
 8016bd0:	08016b91 	.word	0x08016b91
 8016bd4:	08016b91 	.word	0x08016b91
 8016bd8:	08016d67 	.word	0x08016d67
 8016bdc:	08016d3f 	.word	0x08016d3f
 8016be0:	08016b91 	.word	0x08016b91
 8016be4:	08016b91 	.word	0x08016b91
 8016be8:	08016d15 	.word	0x08016d15
 8016bec:	08016b91 	.word	0x08016b91
 8016bf0:	08016b91 	.word	0x08016b91
 8016bf4:	08016b91 	.word	0x08016b91
 8016bf8:	08016b91 	.word	0x08016b91
 8016bfc:	08016ccd 	.word	0x08016ccd
 8016c00:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8016c04:	e7db      	b.n	8016bbe <_scanf_float+0x92>
 8016c06:	290e      	cmp	r1, #14
 8016c08:	d8c2      	bhi.n	8016b90 <_scanf_float+0x64>
 8016c0a:	a001      	add	r0, pc, #4	; (adr r0, 8016c10 <_scanf_float+0xe4>)
 8016c0c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016c10:	08016cbf 	.word	0x08016cbf
 8016c14:	08016b91 	.word	0x08016b91
 8016c18:	08016cbf 	.word	0x08016cbf
 8016c1c:	08016d53 	.word	0x08016d53
 8016c20:	08016b91 	.word	0x08016b91
 8016c24:	08016c6d 	.word	0x08016c6d
 8016c28:	08016ca9 	.word	0x08016ca9
 8016c2c:	08016ca9 	.word	0x08016ca9
 8016c30:	08016ca9 	.word	0x08016ca9
 8016c34:	08016ca9 	.word	0x08016ca9
 8016c38:	08016ca9 	.word	0x08016ca9
 8016c3c:	08016ca9 	.word	0x08016ca9
 8016c40:	08016ca9 	.word	0x08016ca9
 8016c44:	08016ca9 	.word	0x08016ca9
 8016c48:	08016ca9 	.word	0x08016ca9
 8016c4c:	2b6e      	cmp	r3, #110	; 0x6e
 8016c4e:	d809      	bhi.n	8016c64 <_scanf_float+0x138>
 8016c50:	2b60      	cmp	r3, #96	; 0x60
 8016c52:	d8b2      	bhi.n	8016bba <_scanf_float+0x8e>
 8016c54:	2b54      	cmp	r3, #84	; 0x54
 8016c56:	d077      	beq.n	8016d48 <_scanf_float+0x21c>
 8016c58:	2b59      	cmp	r3, #89	; 0x59
 8016c5a:	d199      	bne.n	8016b90 <_scanf_float+0x64>
 8016c5c:	2d07      	cmp	r5, #7
 8016c5e:	d197      	bne.n	8016b90 <_scanf_float+0x64>
 8016c60:	2508      	movs	r5, #8
 8016c62:	e029      	b.n	8016cb8 <_scanf_float+0x18c>
 8016c64:	2b74      	cmp	r3, #116	; 0x74
 8016c66:	d06f      	beq.n	8016d48 <_scanf_float+0x21c>
 8016c68:	2b79      	cmp	r3, #121	; 0x79
 8016c6a:	e7f6      	b.n	8016c5a <_scanf_float+0x12e>
 8016c6c:	6821      	ldr	r1, [r4, #0]
 8016c6e:	05c8      	lsls	r0, r1, #23
 8016c70:	d51a      	bpl.n	8016ca8 <_scanf_float+0x17c>
 8016c72:	9b02      	ldr	r3, [sp, #8]
 8016c74:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016c78:	6021      	str	r1, [r4, #0]
 8016c7a:	f109 0901 	add.w	r9, r9, #1
 8016c7e:	b11b      	cbz	r3, 8016c88 <_scanf_float+0x15c>
 8016c80:	3b01      	subs	r3, #1
 8016c82:	3201      	adds	r2, #1
 8016c84:	9302      	str	r3, [sp, #8]
 8016c86:	60a2      	str	r2, [r4, #8]
 8016c88:	68a3      	ldr	r3, [r4, #8]
 8016c8a:	3b01      	subs	r3, #1
 8016c8c:	60a3      	str	r3, [r4, #8]
 8016c8e:	6923      	ldr	r3, [r4, #16]
 8016c90:	3301      	adds	r3, #1
 8016c92:	6123      	str	r3, [r4, #16]
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	3b01      	subs	r3, #1
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	607b      	str	r3, [r7, #4]
 8016c9c:	f340 8084 	ble.w	8016da8 <_scanf_float+0x27c>
 8016ca0:	683b      	ldr	r3, [r7, #0]
 8016ca2:	3301      	adds	r3, #1
 8016ca4:	603b      	str	r3, [r7, #0]
 8016ca6:	e766      	b.n	8016b76 <_scanf_float+0x4a>
 8016ca8:	eb1a 0f05 	cmn.w	sl, r5
 8016cac:	f47f af70 	bne.w	8016b90 <_scanf_float+0x64>
 8016cb0:	6822      	ldr	r2, [r4, #0]
 8016cb2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8016cb6:	6022      	str	r2, [r4, #0]
 8016cb8:	f806 3b01 	strb.w	r3, [r6], #1
 8016cbc:	e7e4      	b.n	8016c88 <_scanf_float+0x15c>
 8016cbe:	6822      	ldr	r2, [r4, #0]
 8016cc0:	0610      	lsls	r0, r2, #24
 8016cc2:	f57f af65 	bpl.w	8016b90 <_scanf_float+0x64>
 8016cc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016cca:	e7f4      	b.n	8016cb6 <_scanf_float+0x18a>
 8016ccc:	f1ba 0f00 	cmp.w	sl, #0
 8016cd0:	d10e      	bne.n	8016cf0 <_scanf_float+0x1c4>
 8016cd2:	f1b9 0f00 	cmp.w	r9, #0
 8016cd6:	d10e      	bne.n	8016cf6 <_scanf_float+0x1ca>
 8016cd8:	6822      	ldr	r2, [r4, #0]
 8016cda:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016cde:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016ce2:	d108      	bne.n	8016cf6 <_scanf_float+0x1ca>
 8016ce4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016ce8:	f04f 0a01 	mov.w	sl, #1
 8016cec:	6022      	str	r2, [r4, #0]
 8016cee:	e7e3      	b.n	8016cb8 <_scanf_float+0x18c>
 8016cf0:	f1ba 0f02 	cmp.w	sl, #2
 8016cf4:	d055      	beq.n	8016da2 <_scanf_float+0x276>
 8016cf6:	2d01      	cmp	r5, #1
 8016cf8:	d002      	beq.n	8016d00 <_scanf_float+0x1d4>
 8016cfa:	2d04      	cmp	r5, #4
 8016cfc:	f47f af48 	bne.w	8016b90 <_scanf_float+0x64>
 8016d00:	3501      	adds	r5, #1
 8016d02:	b2ed      	uxtb	r5, r5
 8016d04:	e7d8      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d06:	f1ba 0f01 	cmp.w	sl, #1
 8016d0a:	f47f af41 	bne.w	8016b90 <_scanf_float+0x64>
 8016d0e:	f04f 0a02 	mov.w	sl, #2
 8016d12:	e7d1      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d14:	b97d      	cbnz	r5, 8016d36 <_scanf_float+0x20a>
 8016d16:	f1b9 0f00 	cmp.w	r9, #0
 8016d1a:	f47f af3c 	bne.w	8016b96 <_scanf_float+0x6a>
 8016d1e:	6822      	ldr	r2, [r4, #0]
 8016d20:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016d24:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016d28:	f47f af39 	bne.w	8016b9e <_scanf_float+0x72>
 8016d2c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016d30:	2501      	movs	r5, #1
 8016d32:	6022      	str	r2, [r4, #0]
 8016d34:	e7c0      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d36:	2d03      	cmp	r5, #3
 8016d38:	d0e2      	beq.n	8016d00 <_scanf_float+0x1d4>
 8016d3a:	2d05      	cmp	r5, #5
 8016d3c:	e7de      	b.n	8016cfc <_scanf_float+0x1d0>
 8016d3e:	2d02      	cmp	r5, #2
 8016d40:	f47f af26 	bne.w	8016b90 <_scanf_float+0x64>
 8016d44:	2503      	movs	r5, #3
 8016d46:	e7b7      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d48:	2d06      	cmp	r5, #6
 8016d4a:	f47f af21 	bne.w	8016b90 <_scanf_float+0x64>
 8016d4e:	2507      	movs	r5, #7
 8016d50:	e7b2      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d52:	6822      	ldr	r2, [r4, #0]
 8016d54:	0591      	lsls	r1, r2, #22
 8016d56:	f57f af1b 	bpl.w	8016b90 <_scanf_float+0x64>
 8016d5a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016d5e:	6022      	str	r2, [r4, #0]
 8016d60:	f8cd 9004 	str.w	r9, [sp, #4]
 8016d64:	e7a8      	b.n	8016cb8 <_scanf_float+0x18c>
 8016d66:	6822      	ldr	r2, [r4, #0]
 8016d68:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016d6c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016d70:	d006      	beq.n	8016d80 <_scanf_float+0x254>
 8016d72:	0550      	lsls	r0, r2, #21
 8016d74:	f57f af0c 	bpl.w	8016b90 <_scanf_float+0x64>
 8016d78:	f1b9 0f00 	cmp.w	r9, #0
 8016d7c:	f43f af0f 	beq.w	8016b9e <_scanf_float+0x72>
 8016d80:	0591      	lsls	r1, r2, #22
 8016d82:	bf58      	it	pl
 8016d84:	9901      	ldrpl	r1, [sp, #4]
 8016d86:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016d8a:	bf58      	it	pl
 8016d8c:	eba9 0101 	subpl.w	r1, r9, r1
 8016d90:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016d94:	f04f 0900 	mov.w	r9, #0
 8016d98:	bf58      	it	pl
 8016d9a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016d9e:	6022      	str	r2, [r4, #0]
 8016da0:	e78a      	b.n	8016cb8 <_scanf_float+0x18c>
 8016da2:	f04f 0a03 	mov.w	sl, #3
 8016da6:	e787      	b.n	8016cb8 <_scanf_float+0x18c>
 8016da8:	4639      	mov	r1, r7
 8016daa:	4640      	mov	r0, r8
 8016dac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016db0:	4798      	blx	r3
 8016db2:	2800      	cmp	r0, #0
 8016db4:	f43f aedf 	beq.w	8016b76 <_scanf_float+0x4a>
 8016db8:	e6ea      	b.n	8016b90 <_scanf_float+0x64>
 8016dba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016dbe:	463a      	mov	r2, r7
 8016dc0:	4640      	mov	r0, r8
 8016dc2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016dc6:	4798      	blx	r3
 8016dc8:	6923      	ldr	r3, [r4, #16]
 8016dca:	3b01      	subs	r3, #1
 8016dcc:	6123      	str	r3, [r4, #16]
 8016dce:	e6ec      	b.n	8016baa <_scanf_float+0x7e>
 8016dd0:	1e6b      	subs	r3, r5, #1
 8016dd2:	2b06      	cmp	r3, #6
 8016dd4:	d825      	bhi.n	8016e22 <_scanf_float+0x2f6>
 8016dd6:	2d02      	cmp	r5, #2
 8016dd8:	d836      	bhi.n	8016e48 <_scanf_float+0x31c>
 8016dda:	455e      	cmp	r6, fp
 8016ddc:	f67f aee8 	bls.w	8016bb0 <_scanf_float+0x84>
 8016de0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016de4:	463a      	mov	r2, r7
 8016de6:	4640      	mov	r0, r8
 8016de8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016dec:	4798      	blx	r3
 8016dee:	6923      	ldr	r3, [r4, #16]
 8016df0:	3b01      	subs	r3, #1
 8016df2:	6123      	str	r3, [r4, #16]
 8016df4:	e7f1      	b.n	8016dda <_scanf_float+0x2ae>
 8016df6:	9802      	ldr	r0, [sp, #8]
 8016df8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016dfc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016e00:	463a      	mov	r2, r7
 8016e02:	9002      	str	r0, [sp, #8]
 8016e04:	4640      	mov	r0, r8
 8016e06:	4798      	blx	r3
 8016e08:	6923      	ldr	r3, [r4, #16]
 8016e0a:	3b01      	subs	r3, #1
 8016e0c:	6123      	str	r3, [r4, #16]
 8016e0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016e12:	fa5f fa8a 	uxtb.w	sl, sl
 8016e16:	f1ba 0f02 	cmp.w	sl, #2
 8016e1a:	d1ec      	bne.n	8016df6 <_scanf_float+0x2ca>
 8016e1c:	3d03      	subs	r5, #3
 8016e1e:	b2ed      	uxtb	r5, r5
 8016e20:	1b76      	subs	r6, r6, r5
 8016e22:	6823      	ldr	r3, [r4, #0]
 8016e24:	05da      	lsls	r2, r3, #23
 8016e26:	d52f      	bpl.n	8016e88 <_scanf_float+0x35c>
 8016e28:	055b      	lsls	r3, r3, #21
 8016e2a:	d510      	bpl.n	8016e4e <_scanf_float+0x322>
 8016e2c:	455e      	cmp	r6, fp
 8016e2e:	f67f aebf 	bls.w	8016bb0 <_scanf_float+0x84>
 8016e32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016e36:	463a      	mov	r2, r7
 8016e38:	4640      	mov	r0, r8
 8016e3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016e3e:	4798      	blx	r3
 8016e40:	6923      	ldr	r3, [r4, #16]
 8016e42:	3b01      	subs	r3, #1
 8016e44:	6123      	str	r3, [r4, #16]
 8016e46:	e7f1      	b.n	8016e2c <_scanf_float+0x300>
 8016e48:	46aa      	mov	sl, r5
 8016e4a:	9602      	str	r6, [sp, #8]
 8016e4c:	e7df      	b.n	8016e0e <_scanf_float+0x2e2>
 8016e4e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8016e52:	6923      	ldr	r3, [r4, #16]
 8016e54:	2965      	cmp	r1, #101	; 0x65
 8016e56:	f103 33ff 	add.w	r3, r3, #4294967295
 8016e5a:	f106 35ff 	add.w	r5, r6, #4294967295
 8016e5e:	6123      	str	r3, [r4, #16]
 8016e60:	d00c      	beq.n	8016e7c <_scanf_float+0x350>
 8016e62:	2945      	cmp	r1, #69	; 0x45
 8016e64:	d00a      	beq.n	8016e7c <_scanf_float+0x350>
 8016e66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016e6a:	463a      	mov	r2, r7
 8016e6c:	4640      	mov	r0, r8
 8016e6e:	4798      	blx	r3
 8016e70:	6923      	ldr	r3, [r4, #16]
 8016e72:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016e76:	3b01      	subs	r3, #1
 8016e78:	1eb5      	subs	r5, r6, #2
 8016e7a:	6123      	str	r3, [r4, #16]
 8016e7c:	463a      	mov	r2, r7
 8016e7e:	4640      	mov	r0, r8
 8016e80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016e84:	4798      	blx	r3
 8016e86:	462e      	mov	r6, r5
 8016e88:	6825      	ldr	r5, [r4, #0]
 8016e8a:	f015 0510 	ands.w	r5, r5, #16
 8016e8e:	d159      	bne.n	8016f44 <_scanf_float+0x418>
 8016e90:	7035      	strb	r5, [r6, #0]
 8016e92:	6823      	ldr	r3, [r4, #0]
 8016e94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016e9c:	d11c      	bne.n	8016ed8 <_scanf_float+0x3ac>
 8016e9e:	9b01      	ldr	r3, [sp, #4]
 8016ea0:	454b      	cmp	r3, r9
 8016ea2:	eba3 0209 	sub.w	r2, r3, r9
 8016ea6:	d124      	bne.n	8016ef2 <_scanf_float+0x3c6>
 8016ea8:	2200      	movs	r2, #0
 8016eaa:	4659      	mov	r1, fp
 8016eac:	4640      	mov	r0, r8
 8016eae:	f000 ff47 	bl	8017d40 <_strtod_r>
 8016eb2:	f8d4 c000 	ldr.w	ip, [r4]
 8016eb6:	9b03      	ldr	r3, [sp, #12]
 8016eb8:	f01c 0f02 	tst.w	ip, #2
 8016ebc:	4606      	mov	r6, r0
 8016ebe:	460f      	mov	r7, r1
 8016ec0:	681b      	ldr	r3, [r3, #0]
 8016ec2:	d021      	beq.n	8016f08 <_scanf_float+0x3dc>
 8016ec4:	9903      	ldr	r1, [sp, #12]
 8016ec6:	1d1a      	adds	r2, r3, #4
 8016ec8:	600a      	str	r2, [r1, #0]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	e9c3 6700 	strd	r6, r7, [r3]
 8016ed0:	68e3      	ldr	r3, [r4, #12]
 8016ed2:	3301      	adds	r3, #1
 8016ed4:	60e3      	str	r3, [r4, #12]
 8016ed6:	e66c      	b.n	8016bb2 <_scanf_float+0x86>
 8016ed8:	9b04      	ldr	r3, [sp, #16]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d0e4      	beq.n	8016ea8 <_scanf_float+0x37c>
 8016ede:	9905      	ldr	r1, [sp, #20]
 8016ee0:	230a      	movs	r3, #10
 8016ee2:	462a      	mov	r2, r5
 8016ee4:	4640      	mov	r0, r8
 8016ee6:	3101      	adds	r1, #1
 8016ee8:	f000 ffb6 	bl	8017e58 <_strtol_r>
 8016eec:	9b04      	ldr	r3, [sp, #16]
 8016eee:	9e05      	ldr	r6, [sp, #20]
 8016ef0:	1ac2      	subs	r2, r0, r3
 8016ef2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016ef6:	429e      	cmp	r6, r3
 8016ef8:	bf28      	it	cs
 8016efa:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016efe:	4630      	mov	r0, r6
 8016f00:	4911      	ldr	r1, [pc, #68]	; (8016f48 <_scanf_float+0x41c>)
 8016f02:	f000 f8a3 	bl	801704c <siprintf>
 8016f06:	e7cf      	b.n	8016ea8 <_scanf_float+0x37c>
 8016f08:	f01c 0f04 	tst.w	ip, #4
 8016f0c:	f103 0e04 	add.w	lr, r3, #4
 8016f10:	d003      	beq.n	8016f1a <_scanf_float+0x3ee>
 8016f12:	9903      	ldr	r1, [sp, #12]
 8016f14:	f8c1 e000 	str.w	lr, [r1]
 8016f18:	e7d7      	b.n	8016eca <_scanf_float+0x39e>
 8016f1a:	9a03      	ldr	r2, [sp, #12]
 8016f1c:	f8c2 e000 	str.w	lr, [r2]
 8016f20:	f8d3 8000 	ldr.w	r8, [r3]
 8016f24:	4602      	mov	r2, r0
 8016f26:	460b      	mov	r3, r1
 8016f28:	f7e9 fdba 	bl	8000aa0 <__aeabi_dcmpun>
 8016f2c:	b128      	cbz	r0, 8016f3a <_scanf_float+0x40e>
 8016f2e:	4807      	ldr	r0, [pc, #28]	; (8016f4c <_scanf_float+0x420>)
 8016f30:	f000 f888 	bl	8017044 <nanf>
 8016f34:	f8c8 0000 	str.w	r0, [r8]
 8016f38:	e7ca      	b.n	8016ed0 <_scanf_float+0x3a4>
 8016f3a:	4630      	mov	r0, r6
 8016f3c:	4639      	mov	r1, r7
 8016f3e:	f7e9 fe0d 	bl	8000b5c <__aeabi_d2f>
 8016f42:	e7f7      	b.n	8016f34 <_scanf_float+0x408>
 8016f44:	2500      	movs	r5, #0
 8016f46:	e634      	b.n	8016bb2 <_scanf_float+0x86>
 8016f48:	0801aa58 	.word	0x0801aa58
 8016f4c:	0801ae70 	.word	0x0801ae70

08016f50 <cleanup_glue>:
 8016f50:	b538      	push	{r3, r4, r5, lr}
 8016f52:	460c      	mov	r4, r1
 8016f54:	6809      	ldr	r1, [r1, #0]
 8016f56:	4605      	mov	r5, r0
 8016f58:	b109      	cbz	r1, 8016f5e <cleanup_glue+0xe>
 8016f5a:	f7ff fff9 	bl	8016f50 <cleanup_glue>
 8016f5e:	4621      	mov	r1, r4
 8016f60:	4628      	mov	r0, r5
 8016f62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016f66:	f7ff b8db 	b.w	8016120 <_free_r>
	...

08016f6c <_reclaim_reent>:
 8016f6c:	4b2c      	ldr	r3, [pc, #176]	; (8017020 <_reclaim_reent+0xb4>)
 8016f6e:	b570      	push	{r4, r5, r6, lr}
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	4604      	mov	r4, r0
 8016f74:	4283      	cmp	r3, r0
 8016f76:	d051      	beq.n	801701c <_reclaim_reent+0xb0>
 8016f78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8016f7a:	b143      	cbz	r3, 8016f8e <_reclaim_reent+0x22>
 8016f7c:	68db      	ldr	r3, [r3, #12]
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	d14a      	bne.n	8017018 <_reclaim_reent+0xac>
 8016f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f84:	6819      	ldr	r1, [r3, #0]
 8016f86:	b111      	cbz	r1, 8016f8e <_reclaim_reent+0x22>
 8016f88:	4620      	mov	r0, r4
 8016f8a:	f7ff f8c9 	bl	8016120 <_free_r>
 8016f8e:	6961      	ldr	r1, [r4, #20]
 8016f90:	b111      	cbz	r1, 8016f98 <_reclaim_reent+0x2c>
 8016f92:	4620      	mov	r0, r4
 8016f94:	f7ff f8c4 	bl	8016120 <_free_r>
 8016f98:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016f9a:	b111      	cbz	r1, 8016fa2 <_reclaim_reent+0x36>
 8016f9c:	4620      	mov	r0, r4
 8016f9e:	f7ff f8bf 	bl	8016120 <_free_r>
 8016fa2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8016fa4:	b111      	cbz	r1, 8016fac <_reclaim_reent+0x40>
 8016fa6:	4620      	mov	r0, r4
 8016fa8:	f7ff f8ba 	bl	8016120 <_free_r>
 8016fac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8016fae:	b111      	cbz	r1, 8016fb6 <_reclaim_reent+0x4a>
 8016fb0:	4620      	mov	r0, r4
 8016fb2:	f7ff f8b5 	bl	8016120 <_free_r>
 8016fb6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8016fb8:	b111      	cbz	r1, 8016fc0 <_reclaim_reent+0x54>
 8016fba:	4620      	mov	r0, r4
 8016fbc:	f7ff f8b0 	bl	8016120 <_free_r>
 8016fc0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8016fc2:	b111      	cbz	r1, 8016fca <_reclaim_reent+0x5e>
 8016fc4:	4620      	mov	r0, r4
 8016fc6:	f7ff f8ab 	bl	8016120 <_free_r>
 8016fca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8016fcc:	b111      	cbz	r1, 8016fd4 <_reclaim_reent+0x68>
 8016fce:	4620      	mov	r0, r4
 8016fd0:	f7ff f8a6 	bl	8016120 <_free_r>
 8016fd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016fd6:	b111      	cbz	r1, 8016fde <_reclaim_reent+0x72>
 8016fd8:	4620      	mov	r0, r4
 8016fda:	f7ff f8a1 	bl	8016120 <_free_r>
 8016fde:	69a3      	ldr	r3, [r4, #24]
 8016fe0:	b1e3      	cbz	r3, 801701c <_reclaim_reent+0xb0>
 8016fe2:	4620      	mov	r0, r4
 8016fe4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8016fe6:	4798      	blx	r3
 8016fe8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8016fea:	b1b9      	cbz	r1, 801701c <_reclaim_reent+0xb0>
 8016fec:	4620      	mov	r0, r4
 8016fee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016ff2:	f7ff bfad 	b.w	8016f50 <cleanup_glue>
 8016ff6:	5949      	ldr	r1, [r1, r5]
 8016ff8:	b941      	cbnz	r1, 801700c <_reclaim_reent+0xa0>
 8016ffa:	3504      	adds	r5, #4
 8016ffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016ffe:	2d80      	cmp	r5, #128	; 0x80
 8017000:	68d9      	ldr	r1, [r3, #12]
 8017002:	d1f8      	bne.n	8016ff6 <_reclaim_reent+0x8a>
 8017004:	4620      	mov	r0, r4
 8017006:	f7ff f88b 	bl	8016120 <_free_r>
 801700a:	e7ba      	b.n	8016f82 <_reclaim_reent+0x16>
 801700c:	680e      	ldr	r6, [r1, #0]
 801700e:	4620      	mov	r0, r4
 8017010:	f7ff f886 	bl	8016120 <_free_r>
 8017014:	4631      	mov	r1, r6
 8017016:	e7ef      	b.n	8016ff8 <_reclaim_reent+0x8c>
 8017018:	2500      	movs	r5, #0
 801701a:	e7ef      	b.n	8016ffc <_reclaim_reent+0x90>
 801701c:	bd70      	pop	{r4, r5, r6, pc}
 801701e:	bf00      	nop
 8017020:	20000238 	.word	0x20000238

08017024 <_sbrk_r>:
 8017024:	b538      	push	{r3, r4, r5, lr}
 8017026:	2300      	movs	r3, #0
 8017028:	4d05      	ldr	r5, [pc, #20]	; (8017040 <_sbrk_r+0x1c>)
 801702a:	4604      	mov	r4, r0
 801702c:	4608      	mov	r0, r1
 801702e:	602b      	str	r3, [r5, #0]
 8017030:	f7ee ff4c 	bl	8005ecc <_sbrk>
 8017034:	1c43      	adds	r3, r0, #1
 8017036:	d102      	bne.n	801703e <_sbrk_r+0x1a>
 8017038:	682b      	ldr	r3, [r5, #0]
 801703a:	b103      	cbz	r3, 801703e <_sbrk_r+0x1a>
 801703c:	6023      	str	r3, [r4, #0]
 801703e:	bd38      	pop	{r3, r4, r5, pc}
 8017040:	2000e494 	.word	0x2000e494

08017044 <nanf>:
 8017044:	4800      	ldr	r0, [pc, #0]	; (8017048 <nanf+0x4>)
 8017046:	4770      	bx	lr
 8017048:	7fc00000 	.word	0x7fc00000

0801704c <siprintf>:
 801704c:	b40e      	push	{r1, r2, r3}
 801704e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017052:	b500      	push	{lr}
 8017054:	b09c      	sub	sp, #112	; 0x70
 8017056:	ab1d      	add	r3, sp, #116	; 0x74
 8017058:	9002      	str	r0, [sp, #8]
 801705a:	9006      	str	r0, [sp, #24]
 801705c:	9107      	str	r1, [sp, #28]
 801705e:	9104      	str	r1, [sp, #16]
 8017060:	4808      	ldr	r0, [pc, #32]	; (8017084 <siprintf+0x38>)
 8017062:	4909      	ldr	r1, [pc, #36]	; (8017088 <siprintf+0x3c>)
 8017064:	f853 2b04 	ldr.w	r2, [r3], #4
 8017068:	9105      	str	r1, [sp, #20]
 801706a:	6800      	ldr	r0, [r0, #0]
 801706c:	a902      	add	r1, sp, #8
 801706e:	9301      	str	r3, [sp, #4]
 8017070:	f002 ff20 	bl	8019eb4 <_svfiprintf_r>
 8017074:	2200      	movs	r2, #0
 8017076:	9b02      	ldr	r3, [sp, #8]
 8017078:	701a      	strb	r2, [r3, #0]
 801707a:	b01c      	add	sp, #112	; 0x70
 801707c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017080:	b003      	add	sp, #12
 8017082:	4770      	bx	lr
 8017084:	20000238 	.word	0x20000238
 8017088:	ffff0208 	.word	0xffff0208

0801708c <__sread>:
 801708c:	b510      	push	{r4, lr}
 801708e:	460c      	mov	r4, r1
 8017090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017094:	f003 f80e 	bl	801a0b4 <_read_r>
 8017098:	2800      	cmp	r0, #0
 801709a:	bfab      	itete	ge
 801709c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801709e:	89a3      	ldrhlt	r3, [r4, #12]
 80170a0:	181b      	addge	r3, r3, r0
 80170a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80170a6:	bfac      	ite	ge
 80170a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80170aa:	81a3      	strhlt	r3, [r4, #12]
 80170ac:	bd10      	pop	{r4, pc}

080170ae <__swrite>:
 80170ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170b2:	461f      	mov	r7, r3
 80170b4:	898b      	ldrh	r3, [r1, #12]
 80170b6:	4605      	mov	r5, r0
 80170b8:	05db      	lsls	r3, r3, #23
 80170ba:	460c      	mov	r4, r1
 80170bc:	4616      	mov	r6, r2
 80170be:	d505      	bpl.n	80170cc <__swrite+0x1e>
 80170c0:	2302      	movs	r3, #2
 80170c2:	2200      	movs	r2, #0
 80170c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170c8:	f002 f994 	bl	80193f4 <_lseek_r>
 80170cc:	89a3      	ldrh	r3, [r4, #12]
 80170ce:	4632      	mov	r2, r6
 80170d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80170d4:	81a3      	strh	r3, [r4, #12]
 80170d6:	4628      	mov	r0, r5
 80170d8:	463b      	mov	r3, r7
 80170da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80170de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170e2:	f000 bebb 	b.w	8017e5c <_write_r>

080170e6 <__sseek>:
 80170e6:	b510      	push	{r4, lr}
 80170e8:	460c      	mov	r4, r1
 80170ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170ee:	f002 f981 	bl	80193f4 <_lseek_r>
 80170f2:	1c43      	adds	r3, r0, #1
 80170f4:	89a3      	ldrh	r3, [r4, #12]
 80170f6:	bf15      	itete	ne
 80170f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80170fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80170fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017102:	81a3      	strheq	r3, [r4, #12]
 8017104:	bf18      	it	ne
 8017106:	81a3      	strhne	r3, [r4, #12]
 8017108:	bd10      	pop	{r4, pc}

0801710a <__sclose>:
 801710a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801710e:	f000 beb7 	b.w	8017e80 <_close_r>

08017112 <sulp>:
 8017112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017116:	460f      	mov	r7, r1
 8017118:	4690      	mov	r8, r2
 801711a:	f002 fd19 	bl	8019b50 <__ulp>
 801711e:	4604      	mov	r4, r0
 8017120:	460d      	mov	r5, r1
 8017122:	f1b8 0f00 	cmp.w	r8, #0
 8017126:	d011      	beq.n	801714c <sulp+0x3a>
 8017128:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801712c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017130:	2b00      	cmp	r3, #0
 8017132:	dd0b      	ble.n	801714c <sulp+0x3a>
 8017134:	2400      	movs	r4, #0
 8017136:	051b      	lsls	r3, r3, #20
 8017138:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801713c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8017140:	4622      	mov	r2, r4
 8017142:	462b      	mov	r3, r5
 8017144:	f7e9 fa12 	bl	800056c <__aeabi_dmul>
 8017148:	4604      	mov	r4, r0
 801714a:	460d      	mov	r5, r1
 801714c:	4620      	mov	r0, r4
 801714e:	4629      	mov	r1, r5
 8017150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017154:	0000      	movs	r0, r0
	...

08017158 <_strtod_l>:
 8017158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801715c:	469b      	mov	fp, r3
 801715e:	2300      	movs	r3, #0
 8017160:	b0a1      	sub	sp, #132	; 0x84
 8017162:	931c      	str	r3, [sp, #112]	; 0x70
 8017164:	4ba1      	ldr	r3, [pc, #644]	; (80173ec <_strtod_l+0x294>)
 8017166:	4682      	mov	sl, r0
 8017168:	681f      	ldr	r7, [r3, #0]
 801716a:	460e      	mov	r6, r1
 801716c:	4638      	mov	r0, r7
 801716e:	9217      	str	r2, [sp, #92]	; 0x5c
 8017170:	f7e9 f838 	bl	80001e4 <strlen>
 8017174:	f04f 0800 	mov.w	r8, #0
 8017178:	4604      	mov	r4, r0
 801717a:	f04f 0900 	mov.w	r9, #0
 801717e:	961b      	str	r6, [sp, #108]	; 0x6c
 8017180:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017182:	781a      	ldrb	r2, [r3, #0]
 8017184:	2a2b      	cmp	r2, #43	; 0x2b
 8017186:	d04c      	beq.n	8017222 <_strtod_l+0xca>
 8017188:	d83a      	bhi.n	8017200 <_strtod_l+0xa8>
 801718a:	2a0d      	cmp	r2, #13
 801718c:	d833      	bhi.n	80171f6 <_strtod_l+0x9e>
 801718e:	2a08      	cmp	r2, #8
 8017190:	d833      	bhi.n	80171fa <_strtod_l+0xa2>
 8017192:	2a00      	cmp	r2, #0
 8017194:	d03d      	beq.n	8017212 <_strtod_l+0xba>
 8017196:	2300      	movs	r3, #0
 8017198:	930c      	str	r3, [sp, #48]	; 0x30
 801719a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801719c:	782b      	ldrb	r3, [r5, #0]
 801719e:	2b30      	cmp	r3, #48	; 0x30
 80171a0:	f040 80af 	bne.w	8017302 <_strtod_l+0x1aa>
 80171a4:	786b      	ldrb	r3, [r5, #1]
 80171a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80171aa:	2b58      	cmp	r3, #88	; 0x58
 80171ac:	d16c      	bne.n	8017288 <_strtod_l+0x130>
 80171ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80171b0:	4650      	mov	r0, sl
 80171b2:	9301      	str	r3, [sp, #4]
 80171b4:	ab1c      	add	r3, sp, #112	; 0x70
 80171b6:	9300      	str	r3, [sp, #0]
 80171b8:	4a8d      	ldr	r2, [pc, #564]	; (80173f0 <_strtod_l+0x298>)
 80171ba:	f8cd b008 	str.w	fp, [sp, #8]
 80171be:	ab1d      	add	r3, sp, #116	; 0x74
 80171c0:	a91b      	add	r1, sp, #108	; 0x6c
 80171c2:	f001 fe15 	bl	8018df0 <__gethex>
 80171c6:	f010 0607 	ands.w	r6, r0, #7
 80171ca:	4604      	mov	r4, r0
 80171cc:	d005      	beq.n	80171da <_strtod_l+0x82>
 80171ce:	2e06      	cmp	r6, #6
 80171d0:	d129      	bne.n	8017226 <_strtod_l+0xce>
 80171d2:	2300      	movs	r3, #0
 80171d4:	3501      	adds	r5, #1
 80171d6:	951b      	str	r5, [sp, #108]	; 0x6c
 80171d8:	930c      	str	r3, [sp, #48]	; 0x30
 80171da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80171dc:	2b00      	cmp	r3, #0
 80171de:	f040 8596 	bne.w	8017d0e <_strtod_l+0xbb6>
 80171e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80171e4:	b1d3      	cbz	r3, 801721c <_strtod_l+0xc4>
 80171e6:	4642      	mov	r2, r8
 80171e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80171ec:	4610      	mov	r0, r2
 80171ee:	4619      	mov	r1, r3
 80171f0:	b021      	add	sp, #132	; 0x84
 80171f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171f6:	2a20      	cmp	r2, #32
 80171f8:	d1cd      	bne.n	8017196 <_strtod_l+0x3e>
 80171fa:	3301      	adds	r3, #1
 80171fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80171fe:	e7bf      	b.n	8017180 <_strtod_l+0x28>
 8017200:	2a2d      	cmp	r2, #45	; 0x2d
 8017202:	d1c8      	bne.n	8017196 <_strtod_l+0x3e>
 8017204:	2201      	movs	r2, #1
 8017206:	920c      	str	r2, [sp, #48]	; 0x30
 8017208:	1c5a      	adds	r2, r3, #1
 801720a:	921b      	str	r2, [sp, #108]	; 0x6c
 801720c:	785b      	ldrb	r3, [r3, #1]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d1c3      	bne.n	801719a <_strtod_l+0x42>
 8017212:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017214:	961b      	str	r6, [sp, #108]	; 0x6c
 8017216:	2b00      	cmp	r3, #0
 8017218:	f040 8577 	bne.w	8017d0a <_strtod_l+0xbb2>
 801721c:	4642      	mov	r2, r8
 801721e:	464b      	mov	r3, r9
 8017220:	e7e4      	b.n	80171ec <_strtod_l+0x94>
 8017222:	2200      	movs	r2, #0
 8017224:	e7ef      	b.n	8017206 <_strtod_l+0xae>
 8017226:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8017228:	b13a      	cbz	r2, 801723a <_strtod_l+0xe2>
 801722a:	2135      	movs	r1, #53	; 0x35
 801722c:	a81e      	add	r0, sp, #120	; 0x78
 801722e:	f002 fd93 	bl	8019d58 <__copybits>
 8017232:	4650      	mov	r0, sl
 8017234:	991c      	ldr	r1, [sp, #112]	; 0x70
 8017236:	f002 f95b 	bl	80194f0 <_Bfree>
 801723a:	3e01      	subs	r6, #1
 801723c:	2e05      	cmp	r6, #5
 801723e:	d807      	bhi.n	8017250 <_strtod_l+0xf8>
 8017240:	e8df f006 	tbb	[pc, r6]
 8017244:	1d180b0e 	.word	0x1d180b0e
 8017248:	030e      	.short	0x030e
 801724a:	f04f 0900 	mov.w	r9, #0
 801724e:	46c8      	mov	r8, r9
 8017250:	0721      	lsls	r1, r4, #28
 8017252:	d5c2      	bpl.n	80171da <_strtod_l+0x82>
 8017254:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8017258:	e7bf      	b.n	80171da <_strtod_l+0x82>
 801725a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 801725e:	e7f7      	b.n	8017250 <_strtod_l+0xf8>
 8017260:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8017262:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8017266:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801726a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801726e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8017272:	e7ed      	b.n	8017250 <_strtod_l+0xf8>
 8017274:	f04f 0800 	mov.w	r8, #0
 8017278:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80173f4 <_strtod_l+0x29c>
 801727c:	e7e8      	b.n	8017250 <_strtod_l+0xf8>
 801727e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8017282:	f04f 38ff 	mov.w	r8, #4294967295
 8017286:	e7e3      	b.n	8017250 <_strtod_l+0xf8>
 8017288:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801728a:	1c5a      	adds	r2, r3, #1
 801728c:	921b      	str	r2, [sp, #108]	; 0x6c
 801728e:	785b      	ldrb	r3, [r3, #1]
 8017290:	2b30      	cmp	r3, #48	; 0x30
 8017292:	d0f9      	beq.n	8017288 <_strtod_l+0x130>
 8017294:	2b00      	cmp	r3, #0
 8017296:	d0a0      	beq.n	80171da <_strtod_l+0x82>
 8017298:	2301      	movs	r3, #1
 801729a:	9307      	str	r3, [sp, #28]
 801729c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801729e:	220a      	movs	r2, #10
 80172a0:	9308      	str	r3, [sp, #32]
 80172a2:	2300      	movs	r3, #0
 80172a4:	469b      	mov	fp, r3
 80172a6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80172aa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80172ac:	7805      	ldrb	r5, [r0, #0]
 80172ae:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80172b2:	b2d9      	uxtb	r1, r3
 80172b4:	2909      	cmp	r1, #9
 80172b6:	d926      	bls.n	8017306 <_strtod_l+0x1ae>
 80172b8:	4622      	mov	r2, r4
 80172ba:	4639      	mov	r1, r7
 80172bc:	f002 ff12 	bl	801a0e4 <strncmp>
 80172c0:	2800      	cmp	r0, #0
 80172c2:	d032      	beq.n	801732a <_strtod_l+0x1d2>
 80172c4:	2000      	movs	r0, #0
 80172c6:	462b      	mov	r3, r5
 80172c8:	465c      	mov	r4, fp
 80172ca:	4602      	mov	r2, r0
 80172cc:	9004      	str	r0, [sp, #16]
 80172ce:	2b65      	cmp	r3, #101	; 0x65
 80172d0:	d001      	beq.n	80172d6 <_strtod_l+0x17e>
 80172d2:	2b45      	cmp	r3, #69	; 0x45
 80172d4:	d113      	bne.n	80172fe <_strtod_l+0x1a6>
 80172d6:	b91c      	cbnz	r4, 80172e0 <_strtod_l+0x188>
 80172d8:	9b07      	ldr	r3, [sp, #28]
 80172da:	4303      	orrs	r3, r0
 80172dc:	d099      	beq.n	8017212 <_strtod_l+0xba>
 80172de:	2400      	movs	r4, #0
 80172e0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80172e2:	1c73      	adds	r3, r6, #1
 80172e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80172e6:	7873      	ldrb	r3, [r6, #1]
 80172e8:	2b2b      	cmp	r3, #43	; 0x2b
 80172ea:	d078      	beq.n	80173de <_strtod_l+0x286>
 80172ec:	2b2d      	cmp	r3, #45	; 0x2d
 80172ee:	d07b      	beq.n	80173e8 <_strtod_l+0x290>
 80172f0:	2700      	movs	r7, #0
 80172f2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80172f6:	2909      	cmp	r1, #9
 80172f8:	f240 8082 	bls.w	8017400 <_strtod_l+0x2a8>
 80172fc:	961b      	str	r6, [sp, #108]	; 0x6c
 80172fe:	2500      	movs	r5, #0
 8017300:	e09e      	b.n	8017440 <_strtod_l+0x2e8>
 8017302:	2300      	movs	r3, #0
 8017304:	e7c9      	b.n	801729a <_strtod_l+0x142>
 8017306:	f1bb 0f08 	cmp.w	fp, #8
 801730a:	bfd5      	itete	le
 801730c:	9906      	ldrle	r1, [sp, #24]
 801730e:	9905      	ldrgt	r1, [sp, #20]
 8017310:	fb02 3301 	mlale	r3, r2, r1, r3
 8017314:	fb02 3301 	mlagt	r3, r2, r1, r3
 8017318:	f100 0001 	add.w	r0, r0, #1
 801731c:	bfd4      	ite	le
 801731e:	9306      	strle	r3, [sp, #24]
 8017320:	9305      	strgt	r3, [sp, #20]
 8017322:	f10b 0b01 	add.w	fp, fp, #1
 8017326:	901b      	str	r0, [sp, #108]	; 0x6c
 8017328:	e7bf      	b.n	80172aa <_strtod_l+0x152>
 801732a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801732c:	191a      	adds	r2, r3, r4
 801732e:	921b      	str	r2, [sp, #108]	; 0x6c
 8017330:	5d1b      	ldrb	r3, [r3, r4]
 8017332:	f1bb 0f00 	cmp.w	fp, #0
 8017336:	d036      	beq.n	80173a6 <_strtod_l+0x24e>
 8017338:	465c      	mov	r4, fp
 801733a:	9004      	str	r0, [sp, #16]
 801733c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8017340:	2a09      	cmp	r2, #9
 8017342:	d912      	bls.n	801736a <_strtod_l+0x212>
 8017344:	2201      	movs	r2, #1
 8017346:	e7c2      	b.n	80172ce <_strtod_l+0x176>
 8017348:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801734a:	3001      	adds	r0, #1
 801734c:	1c5a      	adds	r2, r3, #1
 801734e:	921b      	str	r2, [sp, #108]	; 0x6c
 8017350:	785b      	ldrb	r3, [r3, #1]
 8017352:	2b30      	cmp	r3, #48	; 0x30
 8017354:	d0f8      	beq.n	8017348 <_strtod_l+0x1f0>
 8017356:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801735a:	2a08      	cmp	r2, #8
 801735c:	f200 84dc 	bhi.w	8017d18 <_strtod_l+0xbc0>
 8017360:	9004      	str	r0, [sp, #16]
 8017362:	2000      	movs	r0, #0
 8017364:	4604      	mov	r4, r0
 8017366:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8017368:	9208      	str	r2, [sp, #32]
 801736a:	3b30      	subs	r3, #48	; 0x30
 801736c:	f100 0201 	add.w	r2, r0, #1
 8017370:	d013      	beq.n	801739a <_strtod_l+0x242>
 8017372:	9904      	ldr	r1, [sp, #16]
 8017374:	1905      	adds	r5, r0, r4
 8017376:	4411      	add	r1, r2
 8017378:	9104      	str	r1, [sp, #16]
 801737a:	4622      	mov	r2, r4
 801737c:	210a      	movs	r1, #10
 801737e:	42aa      	cmp	r2, r5
 8017380:	d113      	bne.n	80173aa <_strtod_l+0x252>
 8017382:	1822      	adds	r2, r4, r0
 8017384:	2a08      	cmp	r2, #8
 8017386:	f104 0401 	add.w	r4, r4, #1
 801738a:	4404      	add	r4, r0
 801738c:	dc1b      	bgt.n	80173c6 <_strtod_l+0x26e>
 801738e:	220a      	movs	r2, #10
 8017390:	9906      	ldr	r1, [sp, #24]
 8017392:	fb02 3301 	mla	r3, r2, r1, r3
 8017396:	9306      	str	r3, [sp, #24]
 8017398:	2200      	movs	r2, #0
 801739a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801739c:	4610      	mov	r0, r2
 801739e:	1c59      	adds	r1, r3, #1
 80173a0:	911b      	str	r1, [sp, #108]	; 0x6c
 80173a2:	785b      	ldrb	r3, [r3, #1]
 80173a4:	e7ca      	b.n	801733c <_strtod_l+0x1e4>
 80173a6:	4658      	mov	r0, fp
 80173a8:	e7d3      	b.n	8017352 <_strtod_l+0x1fa>
 80173aa:	2a08      	cmp	r2, #8
 80173ac:	dc04      	bgt.n	80173b8 <_strtod_l+0x260>
 80173ae:	9f06      	ldr	r7, [sp, #24]
 80173b0:	434f      	muls	r7, r1
 80173b2:	9706      	str	r7, [sp, #24]
 80173b4:	3201      	adds	r2, #1
 80173b6:	e7e2      	b.n	801737e <_strtod_l+0x226>
 80173b8:	1c57      	adds	r7, r2, #1
 80173ba:	2f10      	cmp	r7, #16
 80173bc:	bfde      	ittt	le
 80173be:	9f05      	ldrle	r7, [sp, #20]
 80173c0:	434f      	mulle	r7, r1
 80173c2:	9705      	strle	r7, [sp, #20]
 80173c4:	e7f6      	b.n	80173b4 <_strtod_l+0x25c>
 80173c6:	2c10      	cmp	r4, #16
 80173c8:	bfdf      	itttt	le
 80173ca:	220a      	movle	r2, #10
 80173cc:	9905      	ldrle	r1, [sp, #20]
 80173ce:	fb02 3301 	mlale	r3, r2, r1, r3
 80173d2:	9305      	strle	r3, [sp, #20]
 80173d4:	e7e0      	b.n	8017398 <_strtod_l+0x240>
 80173d6:	2300      	movs	r3, #0
 80173d8:	2201      	movs	r2, #1
 80173da:	9304      	str	r3, [sp, #16]
 80173dc:	e77c      	b.n	80172d8 <_strtod_l+0x180>
 80173de:	2700      	movs	r7, #0
 80173e0:	1cb3      	adds	r3, r6, #2
 80173e2:	931b      	str	r3, [sp, #108]	; 0x6c
 80173e4:	78b3      	ldrb	r3, [r6, #2]
 80173e6:	e784      	b.n	80172f2 <_strtod_l+0x19a>
 80173e8:	2701      	movs	r7, #1
 80173ea:	e7f9      	b.n	80173e0 <_strtod_l+0x288>
 80173ec:	0801acb0 	.word	0x0801acb0
 80173f0:	0801aa60 	.word	0x0801aa60
 80173f4:	7ff00000 	.word	0x7ff00000
 80173f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80173fa:	1c59      	adds	r1, r3, #1
 80173fc:	911b      	str	r1, [sp, #108]	; 0x6c
 80173fe:	785b      	ldrb	r3, [r3, #1]
 8017400:	2b30      	cmp	r3, #48	; 0x30
 8017402:	d0f9      	beq.n	80173f8 <_strtod_l+0x2a0>
 8017404:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8017408:	2908      	cmp	r1, #8
 801740a:	f63f af78 	bhi.w	80172fe <_strtod_l+0x1a6>
 801740e:	f04f 0e0a 	mov.w	lr, #10
 8017412:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8017416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017418:	9309      	str	r3, [sp, #36]	; 0x24
 801741a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801741c:	1c59      	adds	r1, r3, #1
 801741e:	911b      	str	r1, [sp, #108]	; 0x6c
 8017420:	785b      	ldrb	r3, [r3, #1]
 8017422:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8017426:	2d09      	cmp	r5, #9
 8017428:	d935      	bls.n	8017496 <_strtod_l+0x33e>
 801742a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801742c:	1b49      	subs	r1, r1, r5
 801742e:	2908      	cmp	r1, #8
 8017430:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8017434:	dc02      	bgt.n	801743c <_strtod_l+0x2e4>
 8017436:	4565      	cmp	r5, ip
 8017438:	bfa8      	it	ge
 801743a:	4665      	movge	r5, ip
 801743c:	b107      	cbz	r7, 8017440 <_strtod_l+0x2e8>
 801743e:	426d      	negs	r5, r5
 8017440:	2c00      	cmp	r4, #0
 8017442:	d14c      	bne.n	80174de <_strtod_l+0x386>
 8017444:	9907      	ldr	r1, [sp, #28]
 8017446:	4301      	orrs	r1, r0
 8017448:	f47f aec7 	bne.w	80171da <_strtod_l+0x82>
 801744c:	2a00      	cmp	r2, #0
 801744e:	f47f aee0 	bne.w	8017212 <_strtod_l+0xba>
 8017452:	2b69      	cmp	r3, #105	; 0x69
 8017454:	d026      	beq.n	80174a4 <_strtod_l+0x34c>
 8017456:	dc23      	bgt.n	80174a0 <_strtod_l+0x348>
 8017458:	2b49      	cmp	r3, #73	; 0x49
 801745a:	d023      	beq.n	80174a4 <_strtod_l+0x34c>
 801745c:	2b4e      	cmp	r3, #78	; 0x4e
 801745e:	f47f aed8 	bne.w	8017212 <_strtod_l+0xba>
 8017462:	499c      	ldr	r1, [pc, #624]	; (80176d4 <_strtod_l+0x57c>)
 8017464:	a81b      	add	r0, sp, #108	; 0x6c
 8017466:	f001 ff11 	bl	801928c <__match>
 801746a:	2800      	cmp	r0, #0
 801746c:	f43f aed1 	beq.w	8017212 <_strtod_l+0xba>
 8017470:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017472:	781b      	ldrb	r3, [r3, #0]
 8017474:	2b28      	cmp	r3, #40	; 0x28
 8017476:	d12c      	bne.n	80174d2 <_strtod_l+0x37a>
 8017478:	4997      	ldr	r1, [pc, #604]	; (80176d8 <_strtod_l+0x580>)
 801747a:	aa1e      	add	r2, sp, #120	; 0x78
 801747c:	a81b      	add	r0, sp, #108	; 0x6c
 801747e:	f001 ff19 	bl	80192b4 <__hexnan>
 8017482:	2805      	cmp	r0, #5
 8017484:	d125      	bne.n	80174d2 <_strtod_l+0x37a>
 8017486:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017488:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801748c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8017490:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8017494:	e6a1      	b.n	80171da <_strtod_l+0x82>
 8017496:	fb0e 3c0c 	mla	ip, lr, ip, r3
 801749a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801749e:	e7bc      	b.n	801741a <_strtod_l+0x2c2>
 80174a0:	2b6e      	cmp	r3, #110	; 0x6e
 80174a2:	e7dc      	b.n	801745e <_strtod_l+0x306>
 80174a4:	498d      	ldr	r1, [pc, #564]	; (80176dc <_strtod_l+0x584>)
 80174a6:	a81b      	add	r0, sp, #108	; 0x6c
 80174a8:	f001 fef0 	bl	801928c <__match>
 80174ac:	2800      	cmp	r0, #0
 80174ae:	f43f aeb0 	beq.w	8017212 <_strtod_l+0xba>
 80174b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80174b4:	498a      	ldr	r1, [pc, #552]	; (80176e0 <_strtod_l+0x588>)
 80174b6:	3b01      	subs	r3, #1
 80174b8:	a81b      	add	r0, sp, #108	; 0x6c
 80174ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80174bc:	f001 fee6 	bl	801928c <__match>
 80174c0:	b910      	cbnz	r0, 80174c8 <_strtod_l+0x370>
 80174c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80174c4:	3301      	adds	r3, #1
 80174c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80174c8:	f04f 0800 	mov.w	r8, #0
 80174cc:	f8df 9220 	ldr.w	r9, [pc, #544]	; 80176f0 <_strtod_l+0x598>
 80174d0:	e683      	b.n	80171da <_strtod_l+0x82>
 80174d2:	4884      	ldr	r0, [pc, #528]	; (80176e4 <_strtod_l+0x58c>)
 80174d4:	f002 fe00 	bl	801a0d8 <nan>
 80174d8:	4680      	mov	r8, r0
 80174da:	4689      	mov	r9, r1
 80174dc:	e67d      	b.n	80171da <_strtod_l+0x82>
 80174de:	9b04      	ldr	r3, [sp, #16]
 80174e0:	f1bb 0f00 	cmp.w	fp, #0
 80174e4:	bf08      	it	eq
 80174e6:	46a3      	moveq	fp, r4
 80174e8:	1aeb      	subs	r3, r5, r3
 80174ea:	2c10      	cmp	r4, #16
 80174ec:	9806      	ldr	r0, [sp, #24]
 80174ee:	4626      	mov	r6, r4
 80174f0:	9307      	str	r3, [sp, #28]
 80174f2:	bfa8      	it	ge
 80174f4:	2610      	movge	r6, #16
 80174f6:	f7e8 ffbf 	bl	8000478 <__aeabi_ui2d>
 80174fa:	2c09      	cmp	r4, #9
 80174fc:	4680      	mov	r8, r0
 80174fe:	4689      	mov	r9, r1
 8017500:	dd13      	ble.n	801752a <_strtod_l+0x3d2>
 8017502:	4b79      	ldr	r3, [pc, #484]	; (80176e8 <_strtod_l+0x590>)
 8017504:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8017508:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801750c:	f7e9 f82e 	bl	800056c <__aeabi_dmul>
 8017510:	4680      	mov	r8, r0
 8017512:	9805      	ldr	r0, [sp, #20]
 8017514:	4689      	mov	r9, r1
 8017516:	f7e8 ffaf 	bl	8000478 <__aeabi_ui2d>
 801751a:	4602      	mov	r2, r0
 801751c:	460b      	mov	r3, r1
 801751e:	4640      	mov	r0, r8
 8017520:	4649      	mov	r1, r9
 8017522:	f7e8 fe6d 	bl	8000200 <__adddf3>
 8017526:	4680      	mov	r8, r0
 8017528:	4689      	mov	r9, r1
 801752a:	2c0f      	cmp	r4, #15
 801752c:	dc36      	bgt.n	801759c <_strtod_l+0x444>
 801752e:	9b07      	ldr	r3, [sp, #28]
 8017530:	2b00      	cmp	r3, #0
 8017532:	f43f ae52 	beq.w	80171da <_strtod_l+0x82>
 8017536:	dd22      	ble.n	801757e <_strtod_l+0x426>
 8017538:	2b16      	cmp	r3, #22
 801753a:	dc09      	bgt.n	8017550 <_strtod_l+0x3f8>
 801753c:	4c6a      	ldr	r4, [pc, #424]	; (80176e8 <_strtod_l+0x590>)
 801753e:	4642      	mov	r2, r8
 8017540:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8017544:	464b      	mov	r3, r9
 8017546:	e9d4 0100 	ldrd	r0, r1, [r4]
 801754a:	f7e9 f80f 	bl	800056c <__aeabi_dmul>
 801754e:	e7c3      	b.n	80174d8 <_strtod_l+0x380>
 8017550:	9a07      	ldr	r2, [sp, #28]
 8017552:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8017556:	4293      	cmp	r3, r2
 8017558:	db20      	blt.n	801759c <_strtod_l+0x444>
 801755a:	4d63      	ldr	r5, [pc, #396]	; (80176e8 <_strtod_l+0x590>)
 801755c:	f1c4 040f 	rsb	r4, r4, #15
 8017560:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8017564:	4642      	mov	r2, r8
 8017566:	e9d1 0100 	ldrd	r0, r1, [r1]
 801756a:	464b      	mov	r3, r9
 801756c:	f7e8 fffe 	bl	800056c <__aeabi_dmul>
 8017570:	9b07      	ldr	r3, [sp, #28]
 8017572:	1b1c      	subs	r4, r3, r4
 8017574:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8017578:	e9d5 2300 	ldrd	r2, r3, [r5]
 801757c:	e7e5      	b.n	801754a <_strtod_l+0x3f2>
 801757e:	9b07      	ldr	r3, [sp, #28]
 8017580:	3316      	adds	r3, #22
 8017582:	db0b      	blt.n	801759c <_strtod_l+0x444>
 8017584:	9b04      	ldr	r3, [sp, #16]
 8017586:	4a58      	ldr	r2, [pc, #352]	; (80176e8 <_strtod_l+0x590>)
 8017588:	1b5d      	subs	r5, r3, r5
 801758a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 801758e:	4640      	mov	r0, r8
 8017590:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017594:	4649      	mov	r1, r9
 8017596:	f7e9 f913 	bl	80007c0 <__aeabi_ddiv>
 801759a:	e79d      	b.n	80174d8 <_strtod_l+0x380>
 801759c:	9b07      	ldr	r3, [sp, #28]
 801759e:	1ba6      	subs	r6, r4, r6
 80175a0:	441e      	add	r6, r3
 80175a2:	2e00      	cmp	r6, #0
 80175a4:	dd71      	ble.n	801768a <_strtod_l+0x532>
 80175a6:	f016 030f 	ands.w	r3, r6, #15
 80175aa:	d00a      	beq.n	80175c2 <_strtod_l+0x46a>
 80175ac:	494e      	ldr	r1, [pc, #312]	; (80176e8 <_strtod_l+0x590>)
 80175ae:	4642      	mov	r2, r8
 80175b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80175b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175b8:	464b      	mov	r3, r9
 80175ba:	f7e8 ffd7 	bl	800056c <__aeabi_dmul>
 80175be:	4680      	mov	r8, r0
 80175c0:	4689      	mov	r9, r1
 80175c2:	f036 060f 	bics.w	r6, r6, #15
 80175c6:	d050      	beq.n	801766a <_strtod_l+0x512>
 80175c8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80175cc:	dd27      	ble.n	801761e <_strtod_l+0x4c6>
 80175ce:	f04f 0b00 	mov.w	fp, #0
 80175d2:	f8cd b010 	str.w	fp, [sp, #16]
 80175d6:	f8cd b020 	str.w	fp, [sp, #32]
 80175da:	f8cd b018 	str.w	fp, [sp, #24]
 80175de:	2322      	movs	r3, #34	; 0x22
 80175e0:	f04f 0800 	mov.w	r8, #0
 80175e4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80176f0 <_strtod_l+0x598>
 80175e8:	f8ca 3000 	str.w	r3, [sl]
 80175ec:	9b08      	ldr	r3, [sp, #32]
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	f43f adf3 	beq.w	80171da <_strtod_l+0x82>
 80175f4:	4650      	mov	r0, sl
 80175f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80175f8:	f001 ff7a 	bl	80194f0 <_Bfree>
 80175fc:	4650      	mov	r0, sl
 80175fe:	9906      	ldr	r1, [sp, #24]
 8017600:	f001 ff76 	bl	80194f0 <_Bfree>
 8017604:	4650      	mov	r0, sl
 8017606:	9904      	ldr	r1, [sp, #16]
 8017608:	f001 ff72 	bl	80194f0 <_Bfree>
 801760c:	4650      	mov	r0, sl
 801760e:	9908      	ldr	r1, [sp, #32]
 8017610:	f001 ff6e 	bl	80194f0 <_Bfree>
 8017614:	4659      	mov	r1, fp
 8017616:	4650      	mov	r0, sl
 8017618:	f001 ff6a 	bl	80194f0 <_Bfree>
 801761c:	e5dd      	b.n	80171da <_strtod_l+0x82>
 801761e:	2300      	movs	r3, #0
 8017620:	4640      	mov	r0, r8
 8017622:	4649      	mov	r1, r9
 8017624:	461f      	mov	r7, r3
 8017626:	1136      	asrs	r6, r6, #4
 8017628:	2e01      	cmp	r6, #1
 801762a:	dc21      	bgt.n	8017670 <_strtod_l+0x518>
 801762c:	b10b      	cbz	r3, 8017632 <_strtod_l+0x4da>
 801762e:	4680      	mov	r8, r0
 8017630:	4689      	mov	r9, r1
 8017632:	4b2e      	ldr	r3, [pc, #184]	; (80176ec <_strtod_l+0x594>)
 8017634:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8017638:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801763c:	4642      	mov	r2, r8
 801763e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8017642:	464b      	mov	r3, r9
 8017644:	f7e8 ff92 	bl	800056c <__aeabi_dmul>
 8017648:	4b29      	ldr	r3, [pc, #164]	; (80176f0 <_strtod_l+0x598>)
 801764a:	460a      	mov	r2, r1
 801764c:	400b      	ands	r3, r1
 801764e:	4929      	ldr	r1, [pc, #164]	; (80176f4 <_strtod_l+0x59c>)
 8017650:	4680      	mov	r8, r0
 8017652:	428b      	cmp	r3, r1
 8017654:	d8bb      	bhi.n	80175ce <_strtod_l+0x476>
 8017656:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801765a:	428b      	cmp	r3, r1
 801765c:	bf86      	itte	hi
 801765e:	f04f 38ff 	movhi.w	r8, #4294967295
 8017662:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80176f8 <_strtod_l+0x5a0>
 8017666:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801766a:	2300      	movs	r3, #0
 801766c:	9305      	str	r3, [sp, #20]
 801766e:	e07e      	b.n	801776e <_strtod_l+0x616>
 8017670:	07f2      	lsls	r2, r6, #31
 8017672:	d507      	bpl.n	8017684 <_strtod_l+0x52c>
 8017674:	4b1d      	ldr	r3, [pc, #116]	; (80176ec <_strtod_l+0x594>)
 8017676:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801767a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801767e:	f7e8 ff75 	bl	800056c <__aeabi_dmul>
 8017682:	2301      	movs	r3, #1
 8017684:	3701      	adds	r7, #1
 8017686:	1076      	asrs	r6, r6, #1
 8017688:	e7ce      	b.n	8017628 <_strtod_l+0x4d0>
 801768a:	d0ee      	beq.n	801766a <_strtod_l+0x512>
 801768c:	4276      	negs	r6, r6
 801768e:	f016 020f 	ands.w	r2, r6, #15
 8017692:	d00a      	beq.n	80176aa <_strtod_l+0x552>
 8017694:	4b14      	ldr	r3, [pc, #80]	; (80176e8 <_strtod_l+0x590>)
 8017696:	4640      	mov	r0, r8
 8017698:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801769c:	4649      	mov	r1, r9
 801769e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80176a2:	f7e9 f88d 	bl	80007c0 <__aeabi_ddiv>
 80176a6:	4680      	mov	r8, r0
 80176a8:	4689      	mov	r9, r1
 80176aa:	1136      	asrs	r6, r6, #4
 80176ac:	d0dd      	beq.n	801766a <_strtod_l+0x512>
 80176ae:	2e1f      	cmp	r6, #31
 80176b0:	dd24      	ble.n	80176fc <_strtod_l+0x5a4>
 80176b2:	f04f 0b00 	mov.w	fp, #0
 80176b6:	f8cd b010 	str.w	fp, [sp, #16]
 80176ba:	f8cd b020 	str.w	fp, [sp, #32]
 80176be:	f8cd b018 	str.w	fp, [sp, #24]
 80176c2:	2322      	movs	r3, #34	; 0x22
 80176c4:	f04f 0800 	mov.w	r8, #0
 80176c8:	f04f 0900 	mov.w	r9, #0
 80176cc:	f8ca 3000 	str.w	r3, [sl]
 80176d0:	e78c      	b.n	80175ec <_strtod_l+0x494>
 80176d2:	bf00      	nop
 80176d4:	0801aa31 	.word	0x0801aa31
 80176d8:	0801aa74 	.word	0x0801aa74
 80176dc:	0801aa29 	.word	0x0801aa29
 80176e0:	0801abb4 	.word	0x0801abb4
 80176e4:	0801ae70 	.word	0x0801ae70
 80176e8:	0801ad50 	.word	0x0801ad50
 80176ec:	0801ad28 	.word	0x0801ad28
 80176f0:	7ff00000 	.word	0x7ff00000
 80176f4:	7ca00000 	.word	0x7ca00000
 80176f8:	7fefffff 	.word	0x7fefffff
 80176fc:	f016 0310 	ands.w	r3, r6, #16
 8017700:	bf18      	it	ne
 8017702:	236a      	movne	r3, #106	; 0x6a
 8017704:	4640      	mov	r0, r8
 8017706:	9305      	str	r3, [sp, #20]
 8017708:	4649      	mov	r1, r9
 801770a:	2300      	movs	r3, #0
 801770c:	4fb2      	ldr	r7, [pc, #712]	; (80179d8 <_strtod_l+0x880>)
 801770e:	07f2      	lsls	r2, r6, #31
 8017710:	d504      	bpl.n	801771c <_strtod_l+0x5c4>
 8017712:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017716:	f7e8 ff29 	bl	800056c <__aeabi_dmul>
 801771a:	2301      	movs	r3, #1
 801771c:	1076      	asrs	r6, r6, #1
 801771e:	f107 0708 	add.w	r7, r7, #8
 8017722:	d1f4      	bne.n	801770e <_strtod_l+0x5b6>
 8017724:	b10b      	cbz	r3, 801772a <_strtod_l+0x5d2>
 8017726:	4680      	mov	r8, r0
 8017728:	4689      	mov	r9, r1
 801772a:	9b05      	ldr	r3, [sp, #20]
 801772c:	b1bb      	cbz	r3, 801775e <_strtod_l+0x606>
 801772e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8017732:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017736:	2b00      	cmp	r3, #0
 8017738:	4649      	mov	r1, r9
 801773a:	dd10      	ble.n	801775e <_strtod_l+0x606>
 801773c:	2b1f      	cmp	r3, #31
 801773e:	f340 812b 	ble.w	8017998 <_strtod_l+0x840>
 8017742:	2b34      	cmp	r3, #52	; 0x34
 8017744:	bfd8      	it	le
 8017746:	f04f 32ff 	movle.w	r2, #4294967295
 801774a:	f04f 0800 	mov.w	r8, #0
 801774e:	bfcf      	iteee	gt
 8017750:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8017754:	3b20      	suble	r3, #32
 8017756:	fa02 f303 	lslle.w	r3, r2, r3
 801775a:	ea03 0901 	andle.w	r9, r3, r1
 801775e:	2200      	movs	r2, #0
 8017760:	2300      	movs	r3, #0
 8017762:	4640      	mov	r0, r8
 8017764:	4649      	mov	r1, r9
 8017766:	f7e9 f969 	bl	8000a3c <__aeabi_dcmpeq>
 801776a:	2800      	cmp	r0, #0
 801776c:	d1a1      	bne.n	80176b2 <_strtod_l+0x55a>
 801776e:	9b06      	ldr	r3, [sp, #24]
 8017770:	465a      	mov	r2, fp
 8017772:	9300      	str	r3, [sp, #0]
 8017774:	4650      	mov	r0, sl
 8017776:	4623      	mov	r3, r4
 8017778:	9908      	ldr	r1, [sp, #32]
 801777a:	f001 ff25 	bl	80195c8 <__s2b>
 801777e:	9008      	str	r0, [sp, #32]
 8017780:	2800      	cmp	r0, #0
 8017782:	f43f af24 	beq.w	80175ce <_strtod_l+0x476>
 8017786:	9b04      	ldr	r3, [sp, #16]
 8017788:	f04f 0b00 	mov.w	fp, #0
 801778c:	1b5d      	subs	r5, r3, r5
 801778e:	9b07      	ldr	r3, [sp, #28]
 8017790:	f8cd b010 	str.w	fp, [sp, #16]
 8017794:	2b00      	cmp	r3, #0
 8017796:	bfb4      	ite	lt
 8017798:	462b      	movlt	r3, r5
 801779a:	2300      	movge	r3, #0
 801779c:	930e      	str	r3, [sp, #56]	; 0x38
 801779e:	9b07      	ldr	r3, [sp, #28]
 80177a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80177a4:	9316      	str	r3, [sp, #88]	; 0x58
 80177a6:	9b08      	ldr	r3, [sp, #32]
 80177a8:	4650      	mov	r0, sl
 80177aa:	6859      	ldr	r1, [r3, #4]
 80177ac:	f001 fe60 	bl	8019470 <_Balloc>
 80177b0:	9006      	str	r0, [sp, #24]
 80177b2:	2800      	cmp	r0, #0
 80177b4:	f43f af13 	beq.w	80175de <_strtod_l+0x486>
 80177b8:	9b08      	ldr	r3, [sp, #32]
 80177ba:	300c      	adds	r0, #12
 80177bc:	691a      	ldr	r2, [r3, #16]
 80177be:	f103 010c 	add.w	r1, r3, #12
 80177c2:	3202      	adds	r2, #2
 80177c4:	0092      	lsls	r2, r2, #2
 80177c6:	f7fe fc95 	bl	80160f4 <memcpy>
 80177ca:	ab1e      	add	r3, sp, #120	; 0x78
 80177cc:	9301      	str	r3, [sp, #4]
 80177ce:	ab1d      	add	r3, sp, #116	; 0x74
 80177d0:	9300      	str	r3, [sp, #0]
 80177d2:	4642      	mov	r2, r8
 80177d4:	464b      	mov	r3, r9
 80177d6:	4650      	mov	r0, sl
 80177d8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80177dc:	f002 fa32 	bl	8019c44 <__d2b>
 80177e0:	901c      	str	r0, [sp, #112]	; 0x70
 80177e2:	2800      	cmp	r0, #0
 80177e4:	f43f aefb 	beq.w	80175de <_strtod_l+0x486>
 80177e8:	2101      	movs	r1, #1
 80177ea:	4650      	mov	r0, sl
 80177ec:	f001 ff84 	bl	80196f8 <__i2b>
 80177f0:	4603      	mov	r3, r0
 80177f2:	9004      	str	r0, [sp, #16]
 80177f4:	2800      	cmp	r0, #0
 80177f6:	f43f aef2 	beq.w	80175de <_strtod_l+0x486>
 80177fa:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80177fc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80177fe:	2d00      	cmp	r5, #0
 8017800:	bfab      	itete	ge
 8017802:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8017804:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8017806:	18ee      	addge	r6, r5, r3
 8017808:	1b5c      	sublt	r4, r3, r5
 801780a:	9b05      	ldr	r3, [sp, #20]
 801780c:	bfa8      	it	ge
 801780e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8017810:	eba5 0503 	sub.w	r5, r5, r3
 8017814:	4415      	add	r5, r2
 8017816:	4b71      	ldr	r3, [pc, #452]	; (80179dc <_strtod_l+0x884>)
 8017818:	f105 35ff 	add.w	r5, r5, #4294967295
 801781c:	bfb8      	it	lt
 801781e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8017820:	429d      	cmp	r5, r3
 8017822:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8017826:	f280 80c9 	bge.w	80179bc <_strtod_l+0x864>
 801782a:	1b5b      	subs	r3, r3, r5
 801782c:	2b1f      	cmp	r3, #31
 801782e:	f04f 0701 	mov.w	r7, #1
 8017832:	eba2 0203 	sub.w	r2, r2, r3
 8017836:	f300 80b6 	bgt.w	80179a6 <_strtod_l+0x84e>
 801783a:	2500      	movs	r5, #0
 801783c:	fa07 f303 	lsl.w	r3, r7, r3
 8017840:	930f      	str	r3, [sp, #60]	; 0x3c
 8017842:	18b7      	adds	r7, r6, r2
 8017844:	9b05      	ldr	r3, [sp, #20]
 8017846:	42be      	cmp	r6, r7
 8017848:	4414      	add	r4, r2
 801784a:	441c      	add	r4, r3
 801784c:	4633      	mov	r3, r6
 801784e:	bfa8      	it	ge
 8017850:	463b      	movge	r3, r7
 8017852:	42a3      	cmp	r3, r4
 8017854:	bfa8      	it	ge
 8017856:	4623      	movge	r3, r4
 8017858:	2b00      	cmp	r3, #0
 801785a:	bfc2      	ittt	gt
 801785c:	1aff      	subgt	r7, r7, r3
 801785e:	1ae4      	subgt	r4, r4, r3
 8017860:	1af6      	subgt	r6, r6, r3
 8017862:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017864:	2b00      	cmp	r3, #0
 8017866:	dd17      	ble.n	8017898 <_strtod_l+0x740>
 8017868:	461a      	mov	r2, r3
 801786a:	4650      	mov	r0, sl
 801786c:	9904      	ldr	r1, [sp, #16]
 801786e:	f001 fffd 	bl	801986c <__pow5mult>
 8017872:	9004      	str	r0, [sp, #16]
 8017874:	2800      	cmp	r0, #0
 8017876:	f43f aeb2 	beq.w	80175de <_strtod_l+0x486>
 801787a:	4601      	mov	r1, r0
 801787c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801787e:	4650      	mov	r0, sl
 8017880:	f001 ff50 	bl	8019724 <__multiply>
 8017884:	9009      	str	r0, [sp, #36]	; 0x24
 8017886:	2800      	cmp	r0, #0
 8017888:	f43f aea9 	beq.w	80175de <_strtod_l+0x486>
 801788c:	4650      	mov	r0, sl
 801788e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8017890:	f001 fe2e 	bl	80194f0 <_Bfree>
 8017894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017896:	931c      	str	r3, [sp, #112]	; 0x70
 8017898:	2f00      	cmp	r7, #0
 801789a:	f300 8093 	bgt.w	80179c4 <_strtod_l+0x86c>
 801789e:	9b07      	ldr	r3, [sp, #28]
 80178a0:	2b00      	cmp	r3, #0
 80178a2:	dd08      	ble.n	80178b6 <_strtod_l+0x75e>
 80178a4:	4650      	mov	r0, sl
 80178a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80178a8:	9906      	ldr	r1, [sp, #24]
 80178aa:	f001 ffdf 	bl	801986c <__pow5mult>
 80178ae:	9006      	str	r0, [sp, #24]
 80178b0:	2800      	cmp	r0, #0
 80178b2:	f43f ae94 	beq.w	80175de <_strtod_l+0x486>
 80178b6:	2c00      	cmp	r4, #0
 80178b8:	dd08      	ble.n	80178cc <_strtod_l+0x774>
 80178ba:	4622      	mov	r2, r4
 80178bc:	4650      	mov	r0, sl
 80178be:	9906      	ldr	r1, [sp, #24]
 80178c0:	f002 f82e 	bl	8019920 <__lshift>
 80178c4:	9006      	str	r0, [sp, #24]
 80178c6:	2800      	cmp	r0, #0
 80178c8:	f43f ae89 	beq.w	80175de <_strtod_l+0x486>
 80178cc:	2e00      	cmp	r6, #0
 80178ce:	dd08      	ble.n	80178e2 <_strtod_l+0x78a>
 80178d0:	4632      	mov	r2, r6
 80178d2:	4650      	mov	r0, sl
 80178d4:	9904      	ldr	r1, [sp, #16]
 80178d6:	f002 f823 	bl	8019920 <__lshift>
 80178da:	9004      	str	r0, [sp, #16]
 80178dc:	2800      	cmp	r0, #0
 80178de:	f43f ae7e 	beq.w	80175de <_strtod_l+0x486>
 80178e2:	4650      	mov	r0, sl
 80178e4:	9a06      	ldr	r2, [sp, #24]
 80178e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80178e8:	f002 f8a2 	bl	8019a30 <__mdiff>
 80178ec:	4683      	mov	fp, r0
 80178ee:	2800      	cmp	r0, #0
 80178f0:	f43f ae75 	beq.w	80175de <_strtod_l+0x486>
 80178f4:	2400      	movs	r4, #0
 80178f6:	68c3      	ldr	r3, [r0, #12]
 80178f8:	9904      	ldr	r1, [sp, #16]
 80178fa:	60c4      	str	r4, [r0, #12]
 80178fc:	930d      	str	r3, [sp, #52]	; 0x34
 80178fe:	f002 f87b 	bl	80199f8 <__mcmp>
 8017902:	42a0      	cmp	r0, r4
 8017904:	da70      	bge.n	80179e8 <_strtod_l+0x890>
 8017906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017908:	ea53 0308 	orrs.w	r3, r3, r8
 801790c:	f040 8096 	bne.w	8017a3c <_strtod_l+0x8e4>
 8017910:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017914:	2b00      	cmp	r3, #0
 8017916:	f040 8091 	bne.w	8017a3c <_strtod_l+0x8e4>
 801791a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801791e:	0d1b      	lsrs	r3, r3, #20
 8017920:	051b      	lsls	r3, r3, #20
 8017922:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8017926:	f240 8089 	bls.w	8017a3c <_strtod_l+0x8e4>
 801792a:	f8db 3014 	ldr.w	r3, [fp, #20]
 801792e:	b923      	cbnz	r3, 801793a <_strtod_l+0x7e2>
 8017930:	f8db 3010 	ldr.w	r3, [fp, #16]
 8017934:	2b01      	cmp	r3, #1
 8017936:	f340 8081 	ble.w	8017a3c <_strtod_l+0x8e4>
 801793a:	4659      	mov	r1, fp
 801793c:	2201      	movs	r2, #1
 801793e:	4650      	mov	r0, sl
 8017940:	f001 ffee 	bl	8019920 <__lshift>
 8017944:	9904      	ldr	r1, [sp, #16]
 8017946:	4683      	mov	fp, r0
 8017948:	f002 f856 	bl	80199f8 <__mcmp>
 801794c:	2800      	cmp	r0, #0
 801794e:	dd75      	ble.n	8017a3c <_strtod_l+0x8e4>
 8017950:	9905      	ldr	r1, [sp, #20]
 8017952:	464b      	mov	r3, r9
 8017954:	4a22      	ldr	r2, [pc, #136]	; (80179e0 <_strtod_l+0x888>)
 8017956:	2900      	cmp	r1, #0
 8017958:	f000 8091 	beq.w	8017a7e <_strtod_l+0x926>
 801795c:	ea02 0109 	and.w	r1, r2, r9
 8017960:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8017964:	f300 808b 	bgt.w	8017a7e <_strtod_l+0x926>
 8017968:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801796c:	f77f aea9 	ble.w	80176c2 <_strtod_l+0x56a>
 8017970:	2300      	movs	r3, #0
 8017972:	4a1c      	ldr	r2, [pc, #112]	; (80179e4 <_strtod_l+0x88c>)
 8017974:	4640      	mov	r0, r8
 8017976:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 801797a:	4649      	mov	r1, r9
 801797c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017980:	f7e8 fdf4 	bl	800056c <__aeabi_dmul>
 8017984:	460b      	mov	r3, r1
 8017986:	4303      	orrs	r3, r0
 8017988:	bf08      	it	eq
 801798a:	2322      	moveq	r3, #34	; 0x22
 801798c:	4680      	mov	r8, r0
 801798e:	4689      	mov	r9, r1
 8017990:	bf08      	it	eq
 8017992:	f8ca 3000 	streq.w	r3, [sl]
 8017996:	e62d      	b.n	80175f4 <_strtod_l+0x49c>
 8017998:	f04f 32ff 	mov.w	r2, #4294967295
 801799c:	fa02 f303 	lsl.w	r3, r2, r3
 80179a0:	ea03 0808 	and.w	r8, r3, r8
 80179a4:	e6db      	b.n	801775e <_strtod_l+0x606>
 80179a6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80179aa:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80179ae:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80179b2:	35e2      	adds	r5, #226	; 0xe2
 80179b4:	fa07 f505 	lsl.w	r5, r7, r5
 80179b8:	970f      	str	r7, [sp, #60]	; 0x3c
 80179ba:	e742      	b.n	8017842 <_strtod_l+0x6ea>
 80179bc:	2301      	movs	r3, #1
 80179be:	2500      	movs	r5, #0
 80179c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80179c2:	e73e      	b.n	8017842 <_strtod_l+0x6ea>
 80179c4:	463a      	mov	r2, r7
 80179c6:	4650      	mov	r0, sl
 80179c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80179ca:	f001 ffa9 	bl	8019920 <__lshift>
 80179ce:	901c      	str	r0, [sp, #112]	; 0x70
 80179d0:	2800      	cmp	r0, #0
 80179d2:	f47f af64 	bne.w	801789e <_strtod_l+0x746>
 80179d6:	e602      	b.n	80175de <_strtod_l+0x486>
 80179d8:	0801aa88 	.word	0x0801aa88
 80179dc:	fffffc02 	.word	0xfffffc02
 80179e0:	7ff00000 	.word	0x7ff00000
 80179e4:	39500000 	.word	0x39500000
 80179e8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80179ec:	d166      	bne.n	8017abc <_strtod_l+0x964>
 80179ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80179f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80179f4:	b35a      	cbz	r2, 8017a4e <_strtod_l+0x8f6>
 80179f6:	4a9c      	ldr	r2, [pc, #624]	; (8017c68 <_strtod_l+0xb10>)
 80179f8:	4293      	cmp	r3, r2
 80179fa:	d12c      	bne.n	8017a56 <_strtod_l+0x8fe>
 80179fc:	9b05      	ldr	r3, [sp, #20]
 80179fe:	4640      	mov	r0, r8
 8017a00:	b303      	cbz	r3, 8017a44 <_strtod_l+0x8ec>
 8017a02:	464b      	mov	r3, r9
 8017a04:	4a99      	ldr	r2, [pc, #612]	; (8017c6c <_strtod_l+0xb14>)
 8017a06:	f04f 31ff 	mov.w	r1, #4294967295
 8017a0a:	401a      	ands	r2, r3
 8017a0c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8017a10:	d81b      	bhi.n	8017a4a <_strtod_l+0x8f2>
 8017a12:	0d12      	lsrs	r2, r2, #20
 8017a14:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8017a18:	fa01 f303 	lsl.w	r3, r1, r3
 8017a1c:	4298      	cmp	r0, r3
 8017a1e:	d11a      	bne.n	8017a56 <_strtod_l+0x8fe>
 8017a20:	4b93      	ldr	r3, [pc, #588]	; (8017c70 <_strtod_l+0xb18>)
 8017a22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017a24:	429a      	cmp	r2, r3
 8017a26:	d102      	bne.n	8017a2e <_strtod_l+0x8d6>
 8017a28:	3001      	adds	r0, #1
 8017a2a:	f43f add8 	beq.w	80175de <_strtod_l+0x486>
 8017a2e:	f04f 0800 	mov.w	r8, #0
 8017a32:	4b8e      	ldr	r3, [pc, #568]	; (8017c6c <_strtod_l+0xb14>)
 8017a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017a36:	401a      	ands	r2, r3
 8017a38:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8017a3c:	9b05      	ldr	r3, [sp, #20]
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d196      	bne.n	8017970 <_strtod_l+0x818>
 8017a42:	e5d7      	b.n	80175f4 <_strtod_l+0x49c>
 8017a44:	f04f 33ff 	mov.w	r3, #4294967295
 8017a48:	e7e8      	b.n	8017a1c <_strtod_l+0x8c4>
 8017a4a:	460b      	mov	r3, r1
 8017a4c:	e7e6      	b.n	8017a1c <_strtod_l+0x8c4>
 8017a4e:	ea53 0308 	orrs.w	r3, r3, r8
 8017a52:	f43f af7d 	beq.w	8017950 <_strtod_l+0x7f8>
 8017a56:	b1e5      	cbz	r5, 8017a92 <_strtod_l+0x93a>
 8017a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017a5a:	421d      	tst	r5, r3
 8017a5c:	d0ee      	beq.n	8017a3c <_strtod_l+0x8e4>
 8017a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017a60:	4640      	mov	r0, r8
 8017a62:	4649      	mov	r1, r9
 8017a64:	9a05      	ldr	r2, [sp, #20]
 8017a66:	b1c3      	cbz	r3, 8017a9a <_strtod_l+0x942>
 8017a68:	f7ff fb53 	bl	8017112 <sulp>
 8017a6c:	4602      	mov	r2, r0
 8017a6e:	460b      	mov	r3, r1
 8017a70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017a74:	f7e8 fbc4 	bl	8000200 <__adddf3>
 8017a78:	4680      	mov	r8, r0
 8017a7a:	4689      	mov	r9, r1
 8017a7c:	e7de      	b.n	8017a3c <_strtod_l+0x8e4>
 8017a7e:	4013      	ands	r3, r2
 8017a80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017a84:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8017a88:	f04f 38ff 	mov.w	r8, #4294967295
 8017a8c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8017a90:	e7d4      	b.n	8017a3c <_strtod_l+0x8e4>
 8017a92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017a94:	ea13 0f08 	tst.w	r3, r8
 8017a98:	e7e0      	b.n	8017a5c <_strtod_l+0x904>
 8017a9a:	f7ff fb3a 	bl	8017112 <sulp>
 8017a9e:	4602      	mov	r2, r0
 8017aa0:	460b      	mov	r3, r1
 8017aa2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017aa6:	f7e8 fba9 	bl	80001fc <__aeabi_dsub>
 8017aaa:	2200      	movs	r2, #0
 8017aac:	2300      	movs	r3, #0
 8017aae:	4680      	mov	r8, r0
 8017ab0:	4689      	mov	r9, r1
 8017ab2:	f7e8 ffc3 	bl	8000a3c <__aeabi_dcmpeq>
 8017ab6:	2800      	cmp	r0, #0
 8017ab8:	d0c0      	beq.n	8017a3c <_strtod_l+0x8e4>
 8017aba:	e602      	b.n	80176c2 <_strtod_l+0x56a>
 8017abc:	4658      	mov	r0, fp
 8017abe:	9904      	ldr	r1, [sp, #16]
 8017ac0:	f002 f91c 	bl	8019cfc <__ratio>
 8017ac4:	2200      	movs	r2, #0
 8017ac6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8017aca:	4606      	mov	r6, r0
 8017acc:	460f      	mov	r7, r1
 8017ace:	f7e8 ffc9 	bl	8000a64 <__aeabi_dcmple>
 8017ad2:	2800      	cmp	r0, #0
 8017ad4:	d075      	beq.n	8017bc2 <_strtod_l+0xa6a>
 8017ad6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017ad8:	2b00      	cmp	r3, #0
 8017ada:	d047      	beq.n	8017b6c <_strtod_l+0xa14>
 8017adc:	2600      	movs	r6, #0
 8017ade:	4f65      	ldr	r7, [pc, #404]	; (8017c74 <_strtod_l+0xb1c>)
 8017ae0:	4d64      	ldr	r5, [pc, #400]	; (8017c74 <_strtod_l+0xb1c>)
 8017ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ae4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017ae8:	0d1b      	lsrs	r3, r3, #20
 8017aea:	051b      	lsls	r3, r3, #20
 8017aec:	930f      	str	r3, [sp, #60]	; 0x3c
 8017aee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017af0:	4b61      	ldr	r3, [pc, #388]	; (8017c78 <_strtod_l+0xb20>)
 8017af2:	429a      	cmp	r2, r3
 8017af4:	f040 80c8 	bne.w	8017c88 <_strtod_l+0xb30>
 8017af8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017afc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8017b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b02:	4640      	mov	r0, r8
 8017b04:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8017b08:	4649      	mov	r1, r9
 8017b0a:	f002 f821 	bl	8019b50 <__ulp>
 8017b0e:	4602      	mov	r2, r0
 8017b10:	460b      	mov	r3, r1
 8017b12:	4630      	mov	r0, r6
 8017b14:	4639      	mov	r1, r7
 8017b16:	f7e8 fd29 	bl	800056c <__aeabi_dmul>
 8017b1a:	4642      	mov	r2, r8
 8017b1c:	464b      	mov	r3, r9
 8017b1e:	f7e8 fb6f 	bl	8000200 <__adddf3>
 8017b22:	460b      	mov	r3, r1
 8017b24:	4951      	ldr	r1, [pc, #324]	; (8017c6c <_strtod_l+0xb14>)
 8017b26:	4a55      	ldr	r2, [pc, #340]	; (8017c7c <_strtod_l+0xb24>)
 8017b28:	4019      	ands	r1, r3
 8017b2a:	4291      	cmp	r1, r2
 8017b2c:	4680      	mov	r8, r0
 8017b2e:	d95e      	bls.n	8017bee <_strtod_l+0xa96>
 8017b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017b32:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8017b36:	4293      	cmp	r3, r2
 8017b38:	d103      	bne.n	8017b42 <_strtod_l+0x9ea>
 8017b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b3c:	3301      	adds	r3, #1
 8017b3e:	f43f ad4e 	beq.w	80175de <_strtod_l+0x486>
 8017b42:	f04f 38ff 	mov.w	r8, #4294967295
 8017b46:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8017c70 <_strtod_l+0xb18>
 8017b4a:	4650      	mov	r0, sl
 8017b4c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8017b4e:	f001 fccf 	bl	80194f0 <_Bfree>
 8017b52:	4650      	mov	r0, sl
 8017b54:	9906      	ldr	r1, [sp, #24]
 8017b56:	f001 fccb 	bl	80194f0 <_Bfree>
 8017b5a:	4650      	mov	r0, sl
 8017b5c:	9904      	ldr	r1, [sp, #16]
 8017b5e:	f001 fcc7 	bl	80194f0 <_Bfree>
 8017b62:	4659      	mov	r1, fp
 8017b64:	4650      	mov	r0, sl
 8017b66:	f001 fcc3 	bl	80194f0 <_Bfree>
 8017b6a:	e61c      	b.n	80177a6 <_strtod_l+0x64e>
 8017b6c:	f1b8 0f00 	cmp.w	r8, #0
 8017b70:	d119      	bne.n	8017ba6 <_strtod_l+0xa4e>
 8017b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017b78:	b9e3      	cbnz	r3, 8017bb4 <_strtod_l+0xa5c>
 8017b7a:	2200      	movs	r2, #0
 8017b7c:	4630      	mov	r0, r6
 8017b7e:	4639      	mov	r1, r7
 8017b80:	4b3c      	ldr	r3, [pc, #240]	; (8017c74 <_strtod_l+0xb1c>)
 8017b82:	f7e8 ff65 	bl	8000a50 <__aeabi_dcmplt>
 8017b86:	b9c8      	cbnz	r0, 8017bbc <_strtod_l+0xa64>
 8017b88:	2200      	movs	r2, #0
 8017b8a:	4630      	mov	r0, r6
 8017b8c:	4639      	mov	r1, r7
 8017b8e:	4b3c      	ldr	r3, [pc, #240]	; (8017c80 <_strtod_l+0xb28>)
 8017b90:	f7e8 fcec 	bl	800056c <__aeabi_dmul>
 8017b94:	4604      	mov	r4, r0
 8017b96:	460d      	mov	r5, r1
 8017b98:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8017b9c:	9418      	str	r4, [sp, #96]	; 0x60
 8017b9e:	9319      	str	r3, [sp, #100]	; 0x64
 8017ba0:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8017ba4:	e79d      	b.n	8017ae2 <_strtod_l+0x98a>
 8017ba6:	f1b8 0f01 	cmp.w	r8, #1
 8017baa:	d103      	bne.n	8017bb4 <_strtod_l+0xa5c>
 8017bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	f43f ad87 	beq.w	80176c2 <_strtod_l+0x56a>
 8017bb4:	2600      	movs	r6, #0
 8017bb6:	2400      	movs	r4, #0
 8017bb8:	4f32      	ldr	r7, [pc, #200]	; (8017c84 <_strtod_l+0xb2c>)
 8017bba:	e791      	b.n	8017ae0 <_strtod_l+0x988>
 8017bbc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8017bbe:	4d30      	ldr	r5, [pc, #192]	; (8017c80 <_strtod_l+0xb28>)
 8017bc0:	e7ea      	b.n	8017b98 <_strtod_l+0xa40>
 8017bc2:	4b2f      	ldr	r3, [pc, #188]	; (8017c80 <_strtod_l+0xb28>)
 8017bc4:	2200      	movs	r2, #0
 8017bc6:	4630      	mov	r0, r6
 8017bc8:	4639      	mov	r1, r7
 8017bca:	f7e8 fccf 	bl	800056c <__aeabi_dmul>
 8017bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017bd0:	4604      	mov	r4, r0
 8017bd2:	460d      	mov	r5, r1
 8017bd4:	b933      	cbnz	r3, 8017be4 <_strtod_l+0xa8c>
 8017bd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017bda:	9010      	str	r0, [sp, #64]	; 0x40
 8017bdc:	9311      	str	r3, [sp, #68]	; 0x44
 8017bde:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8017be2:	e77e      	b.n	8017ae2 <_strtod_l+0x98a>
 8017be4:	4602      	mov	r2, r0
 8017be6:	460b      	mov	r3, r1
 8017be8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8017bec:	e7f7      	b.n	8017bde <_strtod_l+0xa86>
 8017bee:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8017bf2:	9b05      	ldr	r3, [sp, #20]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d1a8      	bne.n	8017b4a <_strtod_l+0x9f2>
 8017bf8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017bfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017bfe:	0d1b      	lsrs	r3, r3, #20
 8017c00:	051b      	lsls	r3, r3, #20
 8017c02:	429a      	cmp	r2, r3
 8017c04:	d1a1      	bne.n	8017b4a <_strtod_l+0x9f2>
 8017c06:	4620      	mov	r0, r4
 8017c08:	4629      	mov	r1, r5
 8017c0a:	f7e9 f80f 	bl	8000c2c <__aeabi_d2lz>
 8017c0e:	f7e8 fc7f 	bl	8000510 <__aeabi_l2d>
 8017c12:	4602      	mov	r2, r0
 8017c14:	460b      	mov	r3, r1
 8017c16:	4620      	mov	r0, r4
 8017c18:	4629      	mov	r1, r5
 8017c1a:	f7e8 faef 	bl	80001fc <__aeabi_dsub>
 8017c1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017c20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017c24:	ea43 0308 	orr.w	r3, r3, r8
 8017c28:	4313      	orrs	r3, r2
 8017c2a:	4604      	mov	r4, r0
 8017c2c:	460d      	mov	r5, r1
 8017c2e:	d066      	beq.n	8017cfe <_strtod_l+0xba6>
 8017c30:	a309      	add	r3, pc, #36	; (adr r3, 8017c58 <_strtod_l+0xb00>)
 8017c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c36:	f7e8 ff0b 	bl	8000a50 <__aeabi_dcmplt>
 8017c3a:	2800      	cmp	r0, #0
 8017c3c:	f47f acda 	bne.w	80175f4 <_strtod_l+0x49c>
 8017c40:	a307      	add	r3, pc, #28	; (adr r3, 8017c60 <_strtod_l+0xb08>)
 8017c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c46:	4620      	mov	r0, r4
 8017c48:	4629      	mov	r1, r5
 8017c4a:	f7e8 ff1f 	bl	8000a8c <__aeabi_dcmpgt>
 8017c4e:	2800      	cmp	r0, #0
 8017c50:	f43f af7b 	beq.w	8017b4a <_strtod_l+0x9f2>
 8017c54:	e4ce      	b.n	80175f4 <_strtod_l+0x49c>
 8017c56:	bf00      	nop
 8017c58:	94a03595 	.word	0x94a03595
 8017c5c:	3fdfffff 	.word	0x3fdfffff
 8017c60:	35afe535 	.word	0x35afe535
 8017c64:	3fe00000 	.word	0x3fe00000
 8017c68:	000fffff 	.word	0x000fffff
 8017c6c:	7ff00000 	.word	0x7ff00000
 8017c70:	7fefffff 	.word	0x7fefffff
 8017c74:	3ff00000 	.word	0x3ff00000
 8017c78:	7fe00000 	.word	0x7fe00000
 8017c7c:	7c9fffff 	.word	0x7c9fffff
 8017c80:	3fe00000 	.word	0x3fe00000
 8017c84:	bff00000 	.word	0xbff00000
 8017c88:	9b05      	ldr	r3, [sp, #20]
 8017c8a:	b313      	cbz	r3, 8017cd2 <_strtod_l+0xb7a>
 8017c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c8e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017c92:	d81e      	bhi.n	8017cd2 <_strtod_l+0xb7a>
 8017c94:	a326      	add	r3, pc, #152	; (adr r3, 8017d30 <_strtod_l+0xbd8>)
 8017c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c9a:	4620      	mov	r0, r4
 8017c9c:	4629      	mov	r1, r5
 8017c9e:	f7e8 fee1 	bl	8000a64 <__aeabi_dcmple>
 8017ca2:	b190      	cbz	r0, 8017cca <_strtod_l+0xb72>
 8017ca4:	4629      	mov	r1, r5
 8017ca6:	4620      	mov	r0, r4
 8017ca8:	f7e8 ff38 	bl	8000b1c <__aeabi_d2uiz>
 8017cac:	2801      	cmp	r0, #1
 8017cae:	bf38      	it	cc
 8017cb0:	2001      	movcc	r0, #1
 8017cb2:	f7e8 fbe1 	bl	8000478 <__aeabi_ui2d>
 8017cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017cb8:	4604      	mov	r4, r0
 8017cba:	460d      	mov	r5, r1
 8017cbc:	b9d3      	cbnz	r3, 8017cf4 <_strtod_l+0xb9c>
 8017cbe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017cc2:	9012      	str	r0, [sp, #72]	; 0x48
 8017cc4:	9313      	str	r3, [sp, #76]	; 0x4c
 8017cc6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8017cca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017ccc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8017cd0:	1a9f      	subs	r7, r3, r2
 8017cd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017cd6:	f001 ff3b 	bl	8019b50 <__ulp>
 8017cda:	4602      	mov	r2, r0
 8017cdc:	460b      	mov	r3, r1
 8017cde:	4630      	mov	r0, r6
 8017ce0:	4639      	mov	r1, r7
 8017ce2:	f7e8 fc43 	bl	800056c <__aeabi_dmul>
 8017ce6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017cea:	f7e8 fa89 	bl	8000200 <__adddf3>
 8017cee:	4680      	mov	r8, r0
 8017cf0:	4689      	mov	r9, r1
 8017cf2:	e77e      	b.n	8017bf2 <_strtod_l+0xa9a>
 8017cf4:	4602      	mov	r2, r0
 8017cf6:	460b      	mov	r3, r1
 8017cf8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8017cfc:	e7e3      	b.n	8017cc6 <_strtod_l+0xb6e>
 8017cfe:	a30e      	add	r3, pc, #56	; (adr r3, 8017d38 <_strtod_l+0xbe0>)
 8017d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d04:	f7e8 fea4 	bl	8000a50 <__aeabi_dcmplt>
 8017d08:	e7a1      	b.n	8017c4e <_strtod_l+0xaf6>
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	930c      	str	r3, [sp, #48]	; 0x30
 8017d0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017d10:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8017d12:	6013      	str	r3, [r2, #0]
 8017d14:	f7ff ba65 	b.w	80171e2 <_strtod_l+0x8a>
 8017d18:	2b65      	cmp	r3, #101	; 0x65
 8017d1a:	f43f ab5c 	beq.w	80173d6 <_strtod_l+0x27e>
 8017d1e:	2b45      	cmp	r3, #69	; 0x45
 8017d20:	f43f ab59 	beq.w	80173d6 <_strtod_l+0x27e>
 8017d24:	2201      	movs	r2, #1
 8017d26:	f7ff bb8d 	b.w	8017444 <_strtod_l+0x2ec>
 8017d2a:	bf00      	nop
 8017d2c:	f3af 8000 	nop.w
 8017d30:	ffc00000 	.word	0xffc00000
 8017d34:	41dfffff 	.word	0x41dfffff
 8017d38:	94a03595 	.word	0x94a03595
 8017d3c:	3fcfffff 	.word	0x3fcfffff

08017d40 <_strtod_r>:
 8017d40:	4b01      	ldr	r3, [pc, #4]	; (8017d48 <_strtod_r+0x8>)
 8017d42:	f7ff ba09 	b.w	8017158 <_strtod_l>
 8017d46:	bf00      	nop
 8017d48:	200002a0 	.word	0x200002a0

08017d4c <_strtol_l.isra.0>:
 8017d4c:	2b01      	cmp	r3, #1
 8017d4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d52:	4686      	mov	lr, r0
 8017d54:	d001      	beq.n	8017d5a <_strtol_l.isra.0+0xe>
 8017d56:	2b24      	cmp	r3, #36	; 0x24
 8017d58:	d906      	bls.n	8017d68 <_strtol_l.isra.0+0x1c>
 8017d5a:	f7fe f897 	bl	8015e8c <__errno>
 8017d5e:	2316      	movs	r3, #22
 8017d60:	6003      	str	r3, [r0, #0]
 8017d62:	2000      	movs	r0, #0
 8017d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d68:	468c      	mov	ip, r1
 8017d6a:	4e3a      	ldr	r6, [pc, #232]	; (8017e54 <_strtol_l.isra.0+0x108>)
 8017d6c:	4660      	mov	r0, ip
 8017d6e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8017d72:	5da5      	ldrb	r5, [r4, r6]
 8017d74:	f015 0508 	ands.w	r5, r5, #8
 8017d78:	d1f8      	bne.n	8017d6c <_strtol_l.isra.0+0x20>
 8017d7a:	2c2d      	cmp	r4, #45	; 0x2d
 8017d7c:	d133      	bne.n	8017de6 <_strtol_l.isra.0+0x9a>
 8017d7e:	f04f 0801 	mov.w	r8, #1
 8017d82:	f89c 4000 	ldrb.w	r4, [ip]
 8017d86:	f100 0c02 	add.w	ip, r0, #2
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d05d      	beq.n	8017e4a <_strtol_l.isra.0+0xfe>
 8017d8e:	2b10      	cmp	r3, #16
 8017d90:	d10c      	bne.n	8017dac <_strtol_l.isra.0+0x60>
 8017d92:	2c30      	cmp	r4, #48	; 0x30
 8017d94:	d10a      	bne.n	8017dac <_strtol_l.isra.0+0x60>
 8017d96:	f89c 0000 	ldrb.w	r0, [ip]
 8017d9a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8017d9e:	2858      	cmp	r0, #88	; 0x58
 8017da0:	d14e      	bne.n	8017e40 <_strtol_l.isra.0+0xf4>
 8017da2:	2310      	movs	r3, #16
 8017da4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8017da8:	f10c 0c02 	add.w	ip, ip, #2
 8017dac:	2500      	movs	r5, #0
 8017dae:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8017db2:	3f01      	subs	r7, #1
 8017db4:	fbb7 f9f3 	udiv	r9, r7, r3
 8017db8:	4628      	mov	r0, r5
 8017dba:	fb03 7a19 	mls	sl, r3, r9, r7
 8017dbe:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8017dc2:	2e09      	cmp	r6, #9
 8017dc4:	d818      	bhi.n	8017df8 <_strtol_l.isra.0+0xac>
 8017dc6:	4634      	mov	r4, r6
 8017dc8:	42a3      	cmp	r3, r4
 8017dca:	dd24      	ble.n	8017e16 <_strtol_l.isra.0+0xca>
 8017dcc:	2d00      	cmp	r5, #0
 8017dce:	db1f      	blt.n	8017e10 <_strtol_l.isra.0+0xc4>
 8017dd0:	4581      	cmp	r9, r0
 8017dd2:	d31d      	bcc.n	8017e10 <_strtol_l.isra.0+0xc4>
 8017dd4:	d101      	bne.n	8017dda <_strtol_l.isra.0+0x8e>
 8017dd6:	45a2      	cmp	sl, r4
 8017dd8:	db1a      	blt.n	8017e10 <_strtol_l.isra.0+0xc4>
 8017dda:	2501      	movs	r5, #1
 8017ddc:	fb00 4003 	mla	r0, r0, r3, r4
 8017de0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8017de4:	e7eb      	b.n	8017dbe <_strtol_l.isra.0+0x72>
 8017de6:	2c2b      	cmp	r4, #43	; 0x2b
 8017de8:	bf08      	it	eq
 8017dea:	f89c 4000 	ldrbeq.w	r4, [ip]
 8017dee:	46a8      	mov	r8, r5
 8017df0:	bf08      	it	eq
 8017df2:	f100 0c02 	addeq.w	ip, r0, #2
 8017df6:	e7c8      	b.n	8017d8a <_strtol_l.isra.0+0x3e>
 8017df8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8017dfc:	2e19      	cmp	r6, #25
 8017dfe:	d801      	bhi.n	8017e04 <_strtol_l.isra.0+0xb8>
 8017e00:	3c37      	subs	r4, #55	; 0x37
 8017e02:	e7e1      	b.n	8017dc8 <_strtol_l.isra.0+0x7c>
 8017e04:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8017e08:	2e19      	cmp	r6, #25
 8017e0a:	d804      	bhi.n	8017e16 <_strtol_l.isra.0+0xca>
 8017e0c:	3c57      	subs	r4, #87	; 0x57
 8017e0e:	e7db      	b.n	8017dc8 <_strtol_l.isra.0+0x7c>
 8017e10:	f04f 35ff 	mov.w	r5, #4294967295
 8017e14:	e7e4      	b.n	8017de0 <_strtol_l.isra.0+0x94>
 8017e16:	2d00      	cmp	r5, #0
 8017e18:	da08      	bge.n	8017e2c <_strtol_l.isra.0+0xe0>
 8017e1a:	2322      	movs	r3, #34	; 0x22
 8017e1c:	4638      	mov	r0, r7
 8017e1e:	f8ce 3000 	str.w	r3, [lr]
 8017e22:	2a00      	cmp	r2, #0
 8017e24:	d09e      	beq.n	8017d64 <_strtol_l.isra.0+0x18>
 8017e26:	f10c 31ff 	add.w	r1, ip, #4294967295
 8017e2a:	e007      	b.n	8017e3c <_strtol_l.isra.0+0xf0>
 8017e2c:	f1b8 0f00 	cmp.w	r8, #0
 8017e30:	d000      	beq.n	8017e34 <_strtol_l.isra.0+0xe8>
 8017e32:	4240      	negs	r0, r0
 8017e34:	2a00      	cmp	r2, #0
 8017e36:	d095      	beq.n	8017d64 <_strtol_l.isra.0+0x18>
 8017e38:	2d00      	cmp	r5, #0
 8017e3a:	d1f4      	bne.n	8017e26 <_strtol_l.isra.0+0xda>
 8017e3c:	6011      	str	r1, [r2, #0]
 8017e3e:	e791      	b.n	8017d64 <_strtol_l.isra.0+0x18>
 8017e40:	2430      	movs	r4, #48	; 0x30
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d1b2      	bne.n	8017dac <_strtol_l.isra.0+0x60>
 8017e46:	2308      	movs	r3, #8
 8017e48:	e7b0      	b.n	8017dac <_strtol_l.isra.0+0x60>
 8017e4a:	2c30      	cmp	r4, #48	; 0x30
 8017e4c:	d0a3      	beq.n	8017d96 <_strtol_l.isra.0+0x4a>
 8017e4e:	230a      	movs	r3, #10
 8017e50:	e7ac      	b.n	8017dac <_strtol_l.isra.0+0x60>
 8017e52:	bf00      	nop
 8017e54:	0801aab1 	.word	0x0801aab1

08017e58 <_strtol_r>:
 8017e58:	f7ff bf78 	b.w	8017d4c <_strtol_l.isra.0>

08017e5c <_write_r>:
 8017e5c:	b538      	push	{r3, r4, r5, lr}
 8017e5e:	4604      	mov	r4, r0
 8017e60:	4608      	mov	r0, r1
 8017e62:	4611      	mov	r1, r2
 8017e64:	2200      	movs	r2, #0
 8017e66:	4d05      	ldr	r5, [pc, #20]	; (8017e7c <_write_r+0x20>)
 8017e68:	602a      	str	r2, [r5, #0]
 8017e6a:	461a      	mov	r2, r3
 8017e6c:	f7ed ffe2 	bl	8005e34 <_write>
 8017e70:	1c43      	adds	r3, r0, #1
 8017e72:	d102      	bne.n	8017e7a <_write_r+0x1e>
 8017e74:	682b      	ldr	r3, [r5, #0]
 8017e76:	b103      	cbz	r3, 8017e7a <_write_r+0x1e>
 8017e78:	6023      	str	r3, [r4, #0]
 8017e7a:	bd38      	pop	{r3, r4, r5, pc}
 8017e7c:	2000e494 	.word	0x2000e494

08017e80 <_close_r>:
 8017e80:	b538      	push	{r3, r4, r5, lr}
 8017e82:	2300      	movs	r3, #0
 8017e84:	4d05      	ldr	r5, [pc, #20]	; (8017e9c <_close_r+0x1c>)
 8017e86:	4604      	mov	r4, r0
 8017e88:	4608      	mov	r0, r1
 8017e8a:	602b      	str	r3, [r5, #0]
 8017e8c:	f7ed ffee 	bl	8005e6c <_close>
 8017e90:	1c43      	adds	r3, r0, #1
 8017e92:	d102      	bne.n	8017e9a <_close_r+0x1a>
 8017e94:	682b      	ldr	r3, [r5, #0]
 8017e96:	b103      	cbz	r3, 8017e9a <_close_r+0x1a>
 8017e98:	6023      	str	r3, [r4, #0]
 8017e9a:	bd38      	pop	{r3, r4, r5, pc}
 8017e9c:	2000e494 	.word	0x2000e494

08017ea0 <quorem>:
 8017ea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ea4:	6903      	ldr	r3, [r0, #16]
 8017ea6:	690c      	ldr	r4, [r1, #16]
 8017ea8:	4607      	mov	r7, r0
 8017eaa:	42a3      	cmp	r3, r4
 8017eac:	f2c0 8083 	blt.w	8017fb6 <quorem+0x116>
 8017eb0:	3c01      	subs	r4, #1
 8017eb2:	f100 0514 	add.w	r5, r0, #20
 8017eb6:	f101 0814 	add.w	r8, r1, #20
 8017eba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017ebe:	9301      	str	r3, [sp, #4]
 8017ec0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017ec4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017ec8:	3301      	adds	r3, #1
 8017eca:	429a      	cmp	r2, r3
 8017ecc:	fbb2 f6f3 	udiv	r6, r2, r3
 8017ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017ed4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017ed8:	d332      	bcc.n	8017f40 <quorem+0xa0>
 8017eda:	f04f 0e00 	mov.w	lr, #0
 8017ede:	4640      	mov	r0, r8
 8017ee0:	46ac      	mov	ip, r5
 8017ee2:	46f2      	mov	sl, lr
 8017ee4:	f850 2b04 	ldr.w	r2, [r0], #4
 8017ee8:	b293      	uxth	r3, r2
 8017eea:	fb06 e303 	mla	r3, r6, r3, lr
 8017eee:	0c12      	lsrs	r2, r2, #16
 8017ef0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8017ef4:	fb06 e202 	mla	r2, r6, r2, lr
 8017ef8:	b29b      	uxth	r3, r3
 8017efa:	ebaa 0303 	sub.w	r3, sl, r3
 8017efe:	f8dc a000 	ldr.w	sl, [ip]
 8017f02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017f06:	fa1f fa8a 	uxth.w	sl, sl
 8017f0a:	4453      	add	r3, sl
 8017f0c:	fa1f fa82 	uxth.w	sl, r2
 8017f10:	f8dc 2000 	ldr.w	r2, [ip]
 8017f14:	4581      	cmp	r9, r0
 8017f16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8017f1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017f1e:	b29b      	uxth	r3, r3
 8017f20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017f24:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017f28:	f84c 3b04 	str.w	r3, [ip], #4
 8017f2c:	d2da      	bcs.n	8017ee4 <quorem+0x44>
 8017f2e:	f855 300b 	ldr.w	r3, [r5, fp]
 8017f32:	b92b      	cbnz	r3, 8017f40 <quorem+0xa0>
 8017f34:	9b01      	ldr	r3, [sp, #4]
 8017f36:	3b04      	subs	r3, #4
 8017f38:	429d      	cmp	r5, r3
 8017f3a:	461a      	mov	r2, r3
 8017f3c:	d32f      	bcc.n	8017f9e <quorem+0xfe>
 8017f3e:	613c      	str	r4, [r7, #16]
 8017f40:	4638      	mov	r0, r7
 8017f42:	f001 fd59 	bl	80199f8 <__mcmp>
 8017f46:	2800      	cmp	r0, #0
 8017f48:	db25      	blt.n	8017f96 <quorem+0xf6>
 8017f4a:	4628      	mov	r0, r5
 8017f4c:	f04f 0c00 	mov.w	ip, #0
 8017f50:	3601      	adds	r6, #1
 8017f52:	f858 1b04 	ldr.w	r1, [r8], #4
 8017f56:	f8d0 e000 	ldr.w	lr, [r0]
 8017f5a:	b28b      	uxth	r3, r1
 8017f5c:	ebac 0303 	sub.w	r3, ip, r3
 8017f60:	fa1f f28e 	uxth.w	r2, lr
 8017f64:	4413      	add	r3, r2
 8017f66:	0c0a      	lsrs	r2, r1, #16
 8017f68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017f6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017f70:	b29b      	uxth	r3, r3
 8017f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017f76:	45c1      	cmp	r9, r8
 8017f78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017f7c:	f840 3b04 	str.w	r3, [r0], #4
 8017f80:	d2e7      	bcs.n	8017f52 <quorem+0xb2>
 8017f82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017f86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017f8a:	b922      	cbnz	r2, 8017f96 <quorem+0xf6>
 8017f8c:	3b04      	subs	r3, #4
 8017f8e:	429d      	cmp	r5, r3
 8017f90:	461a      	mov	r2, r3
 8017f92:	d30a      	bcc.n	8017faa <quorem+0x10a>
 8017f94:	613c      	str	r4, [r7, #16]
 8017f96:	4630      	mov	r0, r6
 8017f98:	b003      	add	sp, #12
 8017f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f9e:	6812      	ldr	r2, [r2, #0]
 8017fa0:	3b04      	subs	r3, #4
 8017fa2:	2a00      	cmp	r2, #0
 8017fa4:	d1cb      	bne.n	8017f3e <quorem+0x9e>
 8017fa6:	3c01      	subs	r4, #1
 8017fa8:	e7c6      	b.n	8017f38 <quorem+0x98>
 8017faa:	6812      	ldr	r2, [r2, #0]
 8017fac:	3b04      	subs	r3, #4
 8017fae:	2a00      	cmp	r2, #0
 8017fb0:	d1f0      	bne.n	8017f94 <quorem+0xf4>
 8017fb2:	3c01      	subs	r4, #1
 8017fb4:	e7eb      	b.n	8017f8e <quorem+0xee>
 8017fb6:	2000      	movs	r0, #0
 8017fb8:	e7ee      	b.n	8017f98 <quorem+0xf8>
 8017fba:	0000      	movs	r0, r0
 8017fbc:	0000      	movs	r0, r0
	...

08017fc0 <_dtoa_r>:
 8017fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fc4:	4616      	mov	r6, r2
 8017fc6:	461f      	mov	r7, r3
 8017fc8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8017fca:	b099      	sub	sp, #100	; 0x64
 8017fcc:	4605      	mov	r5, r0
 8017fce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017fd2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8017fd6:	b974      	cbnz	r4, 8017ff6 <_dtoa_r+0x36>
 8017fd8:	2010      	movs	r0, #16
 8017fda:	f7fe f87b 	bl	80160d4 <malloc>
 8017fde:	4602      	mov	r2, r0
 8017fe0:	6268      	str	r0, [r5, #36]	; 0x24
 8017fe2:	b920      	cbnz	r0, 8017fee <_dtoa_r+0x2e>
 8017fe4:	21ea      	movs	r1, #234	; 0xea
 8017fe6:	4bae      	ldr	r3, [pc, #696]	; (80182a0 <_dtoa_r+0x2e0>)
 8017fe8:	48ae      	ldr	r0, [pc, #696]	; (80182a4 <_dtoa_r+0x2e4>)
 8017fea:	f002 f89b 	bl	801a124 <__assert_func>
 8017fee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017ff2:	6004      	str	r4, [r0, #0]
 8017ff4:	60c4      	str	r4, [r0, #12]
 8017ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017ff8:	6819      	ldr	r1, [r3, #0]
 8017ffa:	b151      	cbz	r1, 8018012 <_dtoa_r+0x52>
 8017ffc:	685a      	ldr	r2, [r3, #4]
 8017ffe:	2301      	movs	r3, #1
 8018000:	4093      	lsls	r3, r2
 8018002:	604a      	str	r2, [r1, #4]
 8018004:	608b      	str	r3, [r1, #8]
 8018006:	4628      	mov	r0, r5
 8018008:	f001 fa72 	bl	80194f0 <_Bfree>
 801800c:	2200      	movs	r2, #0
 801800e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018010:	601a      	str	r2, [r3, #0]
 8018012:	1e3b      	subs	r3, r7, #0
 8018014:	bfaf      	iteee	ge
 8018016:	2300      	movge	r3, #0
 8018018:	2201      	movlt	r2, #1
 801801a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801801e:	9305      	strlt	r3, [sp, #20]
 8018020:	bfa8      	it	ge
 8018022:	f8c8 3000 	strge.w	r3, [r8]
 8018026:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801802a:	4b9f      	ldr	r3, [pc, #636]	; (80182a8 <_dtoa_r+0x2e8>)
 801802c:	bfb8      	it	lt
 801802e:	f8c8 2000 	strlt.w	r2, [r8]
 8018032:	ea33 0309 	bics.w	r3, r3, r9
 8018036:	d119      	bne.n	801806c <_dtoa_r+0xac>
 8018038:	f242 730f 	movw	r3, #9999	; 0x270f
 801803c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801803e:	6013      	str	r3, [r2, #0]
 8018040:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018044:	4333      	orrs	r3, r6
 8018046:	f000 8580 	beq.w	8018b4a <_dtoa_r+0xb8a>
 801804a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801804c:	b953      	cbnz	r3, 8018064 <_dtoa_r+0xa4>
 801804e:	4b97      	ldr	r3, [pc, #604]	; (80182ac <_dtoa_r+0x2ec>)
 8018050:	e022      	b.n	8018098 <_dtoa_r+0xd8>
 8018052:	4b97      	ldr	r3, [pc, #604]	; (80182b0 <_dtoa_r+0x2f0>)
 8018054:	9308      	str	r3, [sp, #32]
 8018056:	3308      	adds	r3, #8
 8018058:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801805a:	6013      	str	r3, [r2, #0]
 801805c:	9808      	ldr	r0, [sp, #32]
 801805e:	b019      	add	sp, #100	; 0x64
 8018060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018064:	4b91      	ldr	r3, [pc, #580]	; (80182ac <_dtoa_r+0x2ec>)
 8018066:	9308      	str	r3, [sp, #32]
 8018068:	3303      	adds	r3, #3
 801806a:	e7f5      	b.n	8018058 <_dtoa_r+0x98>
 801806c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8018070:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8018074:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018078:	2200      	movs	r2, #0
 801807a:	2300      	movs	r3, #0
 801807c:	f7e8 fcde 	bl	8000a3c <__aeabi_dcmpeq>
 8018080:	4680      	mov	r8, r0
 8018082:	b158      	cbz	r0, 801809c <_dtoa_r+0xdc>
 8018084:	2301      	movs	r3, #1
 8018086:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8018088:	6013      	str	r3, [r2, #0]
 801808a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801808c:	2b00      	cmp	r3, #0
 801808e:	f000 8559 	beq.w	8018b44 <_dtoa_r+0xb84>
 8018092:	4888      	ldr	r0, [pc, #544]	; (80182b4 <_dtoa_r+0x2f4>)
 8018094:	6018      	str	r0, [r3, #0]
 8018096:	1e43      	subs	r3, r0, #1
 8018098:	9308      	str	r3, [sp, #32]
 801809a:	e7df      	b.n	801805c <_dtoa_r+0x9c>
 801809c:	ab16      	add	r3, sp, #88	; 0x58
 801809e:	9301      	str	r3, [sp, #4]
 80180a0:	ab17      	add	r3, sp, #92	; 0x5c
 80180a2:	9300      	str	r3, [sp, #0]
 80180a4:	4628      	mov	r0, r5
 80180a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80180aa:	f001 fdcb 	bl	8019c44 <__d2b>
 80180ae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80180b2:	4682      	mov	sl, r0
 80180b4:	2c00      	cmp	r4, #0
 80180b6:	d07e      	beq.n	80181b6 <_dtoa_r+0x1f6>
 80180b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80180bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80180be:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80180c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80180c6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80180ca:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80180ce:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80180d2:	2200      	movs	r2, #0
 80180d4:	4b78      	ldr	r3, [pc, #480]	; (80182b8 <_dtoa_r+0x2f8>)
 80180d6:	f7e8 f891 	bl	80001fc <__aeabi_dsub>
 80180da:	a36b      	add	r3, pc, #428	; (adr r3, 8018288 <_dtoa_r+0x2c8>)
 80180dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180e0:	f7e8 fa44 	bl	800056c <__aeabi_dmul>
 80180e4:	a36a      	add	r3, pc, #424	; (adr r3, 8018290 <_dtoa_r+0x2d0>)
 80180e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180ea:	f7e8 f889 	bl	8000200 <__adddf3>
 80180ee:	4606      	mov	r6, r0
 80180f0:	4620      	mov	r0, r4
 80180f2:	460f      	mov	r7, r1
 80180f4:	f7e8 f9d0 	bl	8000498 <__aeabi_i2d>
 80180f8:	a367      	add	r3, pc, #412	; (adr r3, 8018298 <_dtoa_r+0x2d8>)
 80180fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180fe:	f7e8 fa35 	bl	800056c <__aeabi_dmul>
 8018102:	4602      	mov	r2, r0
 8018104:	460b      	mov	r3, r1
 8018106:	4630      	mov	r0, r6
 8018108:	4639      	mov	r1, r7
 801810a:	f7e8 f879 	bl	8000200 <__adddf3>
 801810e:	4606      	mov	r6, r0
 8018110:	460f      	mov	r7, r1
 8018112:	f7e8 fcdb 	bl	8000acc <__aeabi_d2iz>
 8018116:	2200      	movs	r2, #0
 8018118:	4681      	mov	r9, r0
 801811a:	2300      	movs	r3, #0
 801811c:	4630      	mov	r0, r6
 801811e:	4639      	mov	r1, r7
 8018120:	f7e8 fc96 	bl	8000a50 <__aeabi_dcmplt>
 8018124:	b148      	cbz	r0, 801813a <_dtoa_r+0x17a>
 8018126:	4648      	mov	r0, r9
 8018128:	f7e8 f9b6 	bl	8000498 <__aeabi_i2d>
 801812c:	4632      	mov	r2, r6
 801812e:	463b      	mov	r3, r7
 8018130:	f7e8 fc84 	bl	8000a3c <__aeabi_dcmpeq>
 8018134:	b908      	cbnz	r0, 801813a <_dtoa_r+0x17a>
 8018136:	f109 39ff 	add.w	r9, r9, #4294967295
 801813a:	f1b9 0f16 	cmp.w	r9, #22
 801813e:	d857      	bhi.n	80181f0 <_dtoa_r+0x230>
 8018140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018144:	4b5d      	ldr	r3, [pc, #372]	; (80182bc <_dtoa_r+0x2fc>)
 8018146:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801814a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801814e:	f7e8 fc7f 	bl	8000a50 <__aeabi_dcmplt>
 8018152:	2800      	cmp	r0, #0
 8018154:	d04e      	beq.n	80181f4 <_dtoa_r+0x234>
 8018156:	2300      	movs	r3, #0
 8018158:	f109 39ff 	add.w	r9, r9, #4294967295
 801815c:	930f      	str	r3, [sp, #60]	; 0x3c
 801815e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8018160:	1b1c      	subs	r4, r3, r4
 8018162:	1e63      	subs	r3, r4, #1
 8018164:	9309      	str	r3, [sp, #36]	; 0x24
 8018166:	bf49      	itett	mi
 8018168:	f1c4 0301 	rsbmi	r3, r4, #1
 801816c:	2300      	movpl	r3, #0
 801816e:	9306      	strmi	r3, [sp, #24]
 8018170:	2300      	movmi	r3, #0
 8018172:	bf54      	ite	pl
 8018174:	9306      	strpl	r3, [sp, #24]
 8018176:	9309      	strmi	r3, [sp, #36]	; 0x24
 8018178:	f1b9 0f00 	cmp.w	r9, #0
 801817c:	db3c      	blt.n	80181f8 <_dtoa_r+0x238>
 801817e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018180:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8018184:	444b      	add	r3, r9
 8018186:	9309      	str	r3, [sp, #36]	; 0x24
 8018188:	2300      	movs	r3, #0
 801818a:	930a      	str	r3, [sp, #40]	; 0x28
 801818c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801818e:	2b09      	cmp	r3, #9
 8018190:	d86c      	bhi.n	801826c <_dtoa_r+0x2ac>
 8018192:	2b05      	cmp	r3, #5
 8018194:	bfc4      	itt	gt
 8018196:	3b04      	subgt	r3, #4
 8018198:	9322      	strgt	r3, [sp, #136]	; 0x88
 801819a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801819c:	bfc8      	it	gt
 801819e:	2400      	movgt	r4, #0
 80181a0:	f1a3 0302 	sub.w	r3, r3, #2
 80181a4:	bfd8      	it	le
 80181a6:	2401      	movle	r4, #1
 80181a8:	2b03      	cmp	r3, #3
 80181aa:	f200 808b 	bhi.w	80182c4 <_dtoa_r+0x304>
 80181ae:	e8df f003 	tbb	[pc, r3]
 80181b2:	4f2d      	.short	0x4f2d
 80181b4:	5b4d      	.short	0x5b4d
 80181b6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80181ba:	441c      	add	r4, r3
 80181bc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80181c0:	2b20      	cmp	r3, #32
 80181c2:	bfc3      	ittte	gt
 80181c4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80181c8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80181cc:	fa09 f303 	lslgt.w	r3, r9, r3
 80181d0:	f1c3 0320 	rsble	r3, r3, #32
 80181d4:	bfc6      	itte	gt
 80181d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80181da:	4318      	orrgt	r0, r3
 80181dc:	fa06 f003 	lslle.w	r0, r6, r3
 80181e0:	f7e8 f94a 	bl	8000478 <__aeabi_ui2d>
 80181e4:	2301      	movs	r3, #1
 80181e6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80181ea:	3c01      	subs	r4, #1
 80181ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80181ee:	e770      	b.n	80180d2 <_dtoa_r+0x112>
 80181f0:	2301      	movs	r3, #1
 80181f2:	e7b3      	b.n	801815c <_dtoa_r+0x19c>
 80181f4:	900f      	str	r0, [sp, #60]	; 0x3c
 80181f6:	e7b2      	b.n	801815e <_dtoa_r+0x19e>
 80181f8:	9b06      	ldr	r3, [sp, #24]
 80181fa:	eba3 0309 	sub.w	r3, r3, r9
 80181fe:	9306      	str	r3, [sp, #24]
 8018200:	f1c9 0300 	rsb	r3, r9, #0
 8018204:	930a      	str	r3, [sp, #40]	; 0x28
 8018206:	2300      	movs	r3, #0
 8018208:	930e      	str	r3, [sp, #56]	; 0x38
 801820a:	e7bf      	b.n	801818c <_dtoa_r+0x1cc>
 801820c:	2300      	movs	r3, #0
 801820e:	930b      	str	r3, [sp, #44]	; 0x2c
 8018210:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018212:	2b00      	cmp	r3, #0
 8018214:	dc59      	bgt.n	80182ca <_dtoa_r+0x30a>
 8018216:	f04f 0b01 	mov.w	fp, #1
 801821a:	465b      	mov	r3, fp
 801821c:	f8cd b008 	str.w	fp, [sp, #8]
 8018220:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8018224:	2200      	movs	r2, #0
 8018226:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8018228:	6042      	str	r2, [r0, #4]
 801822a:	2204      	movs	r2, #4
 801822c:	f102 0614 	add.w	r6, r2, #20
 8018230:	429e      	cmp	r6, r3
 8018232:	6841      	ldr	r1, [r0, #4]
 8018234:	d94f      	bls.n	80182d6 <_dtoa_r+0x316>
 8018236:	4628      	mov	r0, r5
 8018238:	f001 f91a 	bl	8019470 <_Balloc>
 801823c:	9008      	str	r0, [sp, #32]
 801823e:	2800      	cmp	r0, #0
 8018240:	d14d      	bne.n	80182de <_dtoa_r+0x31e>
 8018242:	4602      	mov	r2, r0
 8018244:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8018248:	4b1d      	ldr	r3, [pc, #116]	; (80182c0 <_dtoa_r+0x300>)
 801824a:	e6cd      	b.n	8017fe8 <_dtoa_r+0x28>
 801824c:	2301      	movs	r3, #1
 801824e:	e7de      	b.n	801820e <_dtoa_r+0x24e>
 8018250:	2300      	movs	r3, #0
 8018252:	930b      	str	r3, [sp, #44]	; 0x2c
 8018254:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018256:	eb09 0b03 	add.w	fp, r9, r3
 801825a:	f10b 0301 	add.w	r3, fp, #1
 801825e:	2b01      	cmp	r3, #1
 8018260:	9302      	str	r3, [sp, #8]
 8018262:	bfb8      	it	lt
 8018264:	2301      	movlt	r3, #1
 8018266:	e7dd      	b.n	8018224 <_dtoa_r+0x264>
 8018268:	2301      	movs	r3, #1
 801826a:	e7f2      	b.n	8018252 <_dtoa_r+0x292>
 801826c:	2401      	movs	r4, #1
 801826e:	2300      	movs	r3, #0
 8018270:	940b      	str	r4, [sp, #44]	; 0x2c
 8018272:	9322      	str	r3, [sp, #136]	; 0x88
 8018274:	f04f 3bff 	mov.w	fp, #4294967295
 8018278:	2200      	movs	r2, #0
 801827a:	2312      	movs	r3, #18
 801827c:	f8cd b008 	str.w	fp, [sp, #8]
 8018280:	9223      	str	r2, [sp, #140]	; 0x8c
 8018282:	e7cf      	b.n	8018224 <_dtoa_r+0x264>
 8018284:	f3af 8000 	nop.w
 8018288:	636f4361 	.word	0x636f4361
 801828c:	3fd287a7 	.word	0x3fd287a7
 8018290:	8b60c8b3 	.word	0x8b60c8b3
 8018294:	3fc68a28 	.word	0x3fc68a28
 8018298:	509f79fb 	.word	0x509f79fb
 801829c:	3fd34413 	.word	0x3fd34413
 80182a0:	0801abbe 	.word	0x0801abbe
 80182a4:	0801abd5 	.word	0x0801abd5
 80182a8:	7ff00000 	.word	0x7ff00000
 80182ac:	0801abba 	.word	0x0801abba
 80182b0:	0801abb1 	.word	0x0801abb1
 80182b4:	0801aa35 	.word	0x0801aa35
 80182b8:	3ff80000 	.word	0x3ff80000
 80182bc:	0801ad50 	.word	0x0801ad50
 80182c0:	0801ac34 	.word	0x0801ac34
 80182c4:	2301      	movs	r3, #1
 80182c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80182c8:	e7d4      	b.n	8018274 <_dtoa_r+0x2b4>
 80182ca:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80182ce:	465b      	mov	r3, fp
 80182d0:	f8cd b008 	str.w	fp, [sp, #8]
 80182d4:	e7a6      	b.n	8018224 <_dtoa_r+0x264>
 80182d6:	3101      	adds	r1, #1
 80182d8:	6041      	str	r1, [r0, #4]
 80182da:	0052      	lsls	r2, r2, #1
 80182dc:	e7a6      	b.n	801822c <_dtoa_r+0x26c>
 80182de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80182e0:	9a08      	ldr	r2, [sp, #32]
 80182e2:	601a      	str	r2, [r3, #0]
 80182e4:	9b02      	ldr	r3, [sp, #8]
 80182e6:	2b0e      	cmp	r3, #14
 80182e8:	f200 80a8 	bhi.w	801843c <_dtoa_r+0x47c>
 80182ec:	2c00      	cmp	r4, #0
 80182ee:	f000 80a5 	beq.w	801843c <_dtoa_r+0x47c>
 80182f2:	f1b9 0f00 	cmp.w	r9, #0
 80182f6:	dd34      	ble.n	8018362 <_dtoa_r+0x3a2>
 80182f8:	4a9a      	ldr	r2, [pc, #616]	; (8018564 <_dtoa_r+0x5a4>)
 80182fa:	f009 030f 	and.w	r3, r9, #15
 80182fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8018302:	f419 7f80 	tst.w	r9, #256	; 0x100
 8018306:	e9d3 3400 	ldrd	r3, r4, [r3]
 801830a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801830e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8018312:	d016      	beq.n	8018342 <_dtoa_r+0x382>
 8018314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018318:	4b93      	ldr	r3, [pc, #588]	; (8018568 <_dtoa_r+0x5a8>)
 801831a:	2703      	movs	r7, #3
 801831c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018320:	f7e8 fa4e 	bl	80007c0 <__aeabi_ddiv>
 8018324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018328:	f004 040f 	and.w	r4, r4, #15
 801832c:	4e8e      	ldr	r6, [pc, #568]	; (8018568 <_dtoa_r+0x5a8>)
 801832e:	b954      	cbnz	r4, 8018346 <_dtoa_r+0x386>
 8018330:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018338:	f7e8 fa42 	bl	80007c0 <__aeabi_ddiv>
 801833c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018340:	e029      	b.n	8018396 <_dtoa_r+0x3d6>
 8018342:	2702      	movs	r7, #2
 8018344:	e7f2      	b.n	801832c <_dtoa_r+0x36c>
 8018346:	07e1      	lsls	r1, r4, #31
 8018348:	d508      	bpl.n	801835c <_dtoa_r+0x39c>
 801834a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801834e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018352:	f7e8 f90b 	bl	800056c <__aeabi_dmul>
 8018356:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801835a:	3701      	adds	r7, #1
 801835c:	1064      	asrs	r4, r4, #1
 801835e:	3608      	adds	r6, #8
 8018360:	e7e5      	b.n	801832e <_dtoa_r+0x36e>
 8018362:	f000 80a5 	beq.w	80184b0 <_dtoa_r+0x4f0>
 8018366:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801836a:	f1c9 0400 	rsb	r4, r9, #0
 801836e:	4b7d      	ldr	r3, [pc, #500]	; (8018564 <_dtoa_r+0x5a4>)
 8018370:	f004 020f 	and.w	r2, r4, #15
 8018374:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801837c:	f7e8 f8f6 	bl	800056c <__aeabi_dmul>
 8018380:	2702      	movs	r7, #2
 8018382:	2300      	movs	r3, #0
 8018384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018388:	4e77      	ldr	r6, [pc, #476]	; (8018568 <_dtoa_r+0x5a8>)
 801838a:	1124      	asrs	r4, r4, #4
 801838c:	2c00      	cmp	r4, #0
 801838e:	f040 8084 	bne.w	801849a <_dtoa_r+0x4da>
 8018392:	2b00      	cmp	r3, #0
 8018394:	d1d2      	bne.n	801833c <_dtoa_r+0x37c>
 8018396:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018398:	2b00      	cmp	r3, #0
 801839a:	f000 808b 	beq.w	80184b4 <_dtoa_r+0x4f4>
 801839e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80183a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80183a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80183aa:	2200      	movs	r2, #0
 80183ac:	4b6f      	ldr	r3, [pc, #444]	; (801856c <_dtoa_r+0x5ac>)
 80183ae:	f7e8 fb4f 	bl	8000a50 <__aeabi_dcmplt>
 80183b2:	2800      	cmp	r0, #0
 80183b4:	d07e      	beq.n	80184b4 <_dtoa_r+0x4f4>
 80183b6:	9b02      	ldr	r3, [sp, #8]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d07b      	beq.n	80184b4 <_dtoa_r+0x4f4>
 80183bc:	f1bb 0f00 	cmp.w	fp, #0
 80183c0:	dd38      	ble.n	8018434 <_dtoa_r+0x474>
 80183c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80183c6:	2200      	movs	r2, #0
 80183c8:	4b69      	ldr	r3, [pc, #420]	; (8018570 <_dtoa_r+0x5b0>)
 80183ca:	f7e8 f8cf 	bl	800056c <__aeabi_dmul>
 80183ce:	465c      	mov	r4, fp
 80183d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80183d4:	f109 38ff 	add.w	r8, r9, #4294967295
 80183d8:	3701      	adds	r7, #1
 80183da:	4638      	mov	r0, r7
 80183dc:	f7e8 f85c 	bl	8000498 <__aeabi_i2d>
 80183e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80183e4:	f7e8 f8c2 	bl	800056c <__aeabi_dmul>
 80183e8:	2200      	movs	r2, #0
 80183ea:	4b62      	ldr	r3, [pc, #392]	; (8018574 <_dtoa_r+0x5b4>)
 80183ec:	f7e7 ff08 	bl	8000200 <__adddf3>
 80183f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80183f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80183f8:	9611      	str	r6, [sp, #68]	; 0x44
 80183fa:	2c00      	cmp	r4, #0
 80183fc:	d15d      	bne.n	80184ba <_dtoa_r+0x4fa>
 80183fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018402:	2200      	movs	r2, #0
 8018404:	4b5c      	ldr	r3, [pc, #368]	; (8018578 <_dtoa_r+0x5b8>)
 8018406:	f7e7 fef9 	bl	80001fc <__aeabi_dsub>
 801840a:	4602      	mov	r2, r0
 801840c:	460b      	mov	r3, r1
 801840e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018412:	4633      	mov	r3, r6
 8018414:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018416:	f7e8 fb39 	bl	8000a8c <__aeabi_dcmpgt>
 801841a:	2800      	cmp	r0, #0
 801841c:	f040 829e 	bne.w	801895c <_dtoa_r+0x99c>
 8018420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018424:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018426:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801842a:	f7e8 fb11 	bl	8000a50 <__aeabi_dcmplt>
 801842e:	2800      	cmp	r0, #0
 8018430:	f040 8292 	bne.w	8018958 <_dtoa_r+0x998>
 8018434:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8018438:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801843c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801843e:	2b00      	cmp	r3, #0
 8018440:	f2c0 8153 	blt.w	80186ea <_dtoa_r+0x72a>
 8018444:	f1b9 0f0e 	cmp.w	r9, #14
 8018448:	f300 814f 	bgt.w	80186ea <_dtoa_r+0x72a>
 801844c:	4b45      	ldr	r3, [pc, #276]	; (8018564 <_dtoa_r+0x5a4>)
 801844e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8018452:	e9d3 3400 	ldrd	r3, r4, [r3]
 8018456:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801845a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801845c:	2b00      	cmp	r3, #0
 801845e:	f280 80db 	bge.w	8018618 <_dtoa_r+0x658>
 8018462:	9b02      	ldr	r3, [sp, #8]
 8018464:	2b00      	cmp	r3, #0
 8018466:	f300 80d7 	bgt.w	8018618 <_dtoa_r+0x658>
 801846a:	f040 8274 	bne.w	8018956 <_dtoa_r+0x996>
 801846e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018472:	2200      	movs	r2, #0
 8018474:	4b40      	ldr	r3, [pc, #256]	; (8018578 <_dtoa_r+0x5b8>)
 8018476:	f7e8 f879 	bl	800056c <__aeabi_dmul>
 801847a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801847e:	f7e8 fafb 	bl	8000a78 <__aeabi_dcmpge>
 8018482:	9c02      	ldr	r4, [sp, #8]
 8018484:	4626      	mov	r6, r4
 8018486:	2800      	cmp	r0, #0
 8018488:	f040 824a 	bne.w	8018920 <_dtoa_r+0x960>
 801848c:	2331      	movs	r3, #49	; 0x31
 801848e:	9f08      	ldr	r7, [sp, #32]
 8018490:	f109 0901 	add.w	r9, r9, #1
 8018494:	f807 3b01 	strb.w	r3, [r7], #1
 8018498:	e246      	b.n	8018928 <_dtoa_r+0x968>
 801849a:	07e2      	lsls	r2, r4, #31
 801849c:	d505      	bpl.n	80184aa <_dtoa_r+0x4ea>
 801849e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80184a2:	f7e8 f863 	bl	800056c <__aeabi_dmul>
 80184a6:	2301      	movs	r3, #1
 80184a8:	3701      	adds	r7, #1
 80184aa:	1064      	asrs	r4, r4, #1
 80184ac:	3608      	adds	r6, #8
 80184ae:	e76d      	b.n	801838c <_dtoa_r+0x3cc>
 80184b0:	2702      	movs	r7, #2
 80184b2:	e770      	b.n	8018396 <_dtoa_r+0x3d6>
 80184b4:	46c8      	mov	r8, r9
 80184b6:	9c02      	ldr	r4, [sp, #8]
 80184b8:	e78f      	b.n	80183da <_dtoa_r+0x41a>
 80184ba:	9908      	ldr	r1, [sp, #32]
 80184bc:	4b29      	ldr	r3, [pc, #164]	; (8018564 <_dtoa_r+0x5a4>)
 80184be:	4421      	add	r1, r4
 80184c0:	9112      	str	r1, [sp, #72]	; 0x48
 80184c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80184c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80184c8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80184cc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80184d0:	2900      	cmp	r1, #0
 80184d2:	d055      	beq.n	8018580 <_dtoa_r+0x5c0>
 80184d4:	2000      	movs	r0, #0
 80184d6:	4929      	ldr	r1, [pc, #164]	; (801857c <_dtoa_r+0x5bc>)
 80184d8:	f7e8 f972 	bl	80007c0 <__aeabi_ddiv>
 80184dc:	463b      	mov	r3, r7
 80184de:	4632      	mov	r2, r6
 80184e0:	f7e7 fe8c 	bl	80001fc <__aeabi_dsub>
 80184e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80184e8:	9f08      	ldr	r7, [sp, #32]
 80184ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80184ee:	f7e8 faed 	bl	8000acc <__aeabi_d2iz>
 80184f2:	4604      	mov	r4, r0
 80184f4:	f7e7 ffd0 	bl	8000498 <__aeabi_i2d>
 80184f8:	4602      	mov	r2, r0
 80184fa:	460b      	mov	r3, r1
 80184fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018500:	f7e7 fe7c 	bl	80001fc <__aeabi_dsub>
 8018504:	4602      	mov	r2, r0
 8018506:	460b      	mov	r3, r1
 8018508:	3430      	adds	r4, #48	; 0x30
 801850a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801850e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018512:	f807 4b01 	strb.w	r4, [r7], #1
 8018516:	f7e8 fa9b 	bl	8000a50 <__aeabi_dcmplt>
 801851a:	2800      	cmp	r0, #0
 801851c:	d174      	bne.n	8018608 <_dtoa_r+0x648>
 801851e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018522:	2000      	movs	r0, #0
 8018524:	4911      	ldr	r1, [pc, #68]	; (801856c <_dtoa_r+0x5ac>)
 8018526:	f7e7 fe69 	bl	80001fc <__aeabi_dsub>
 801852a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801852e:	f7e8 fa8f 	bl	8000a50 <__aeabi_dcmplt>
 8018532:	2800      	cmp	r0, #0
 8018534:	f040 80b6 	bne.w	80186a4 <_dtoa_r+0x6e4>
 8018538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801853a:	429f      	cmp	r7, r3
 801853c:	f43f af7a 	beq.w	8018434 <_dtoa_r+0x474>
 8018540:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8018544:	2200      	movs	r2, #0
 8018546:	4b0a      	ldr	r3, [pc, #40]	; (8018570 <_dtoa_r+0x5b0>)
 8018548:	f7e8 f810 	bl	800056c <__aeabi_dmul>
 801854c:	2200      	movs	r2, #0
 801854e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8018552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018556:	4b06      	ldr	r3, [pc, #24]	; (8018570 <_dtoa_r+0x5b0>)
 8018558:	f7e8 f808 	bl	800056c <__aeabi_dmul>
 801855c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018560:	e7c3      	b.n	80184ea <_dtoa_r+0x52a>
 8018562:	bf00      	nop
 8018564:	0801ad50 	.word	0x0801ad50
 8018568:	0801ad28 	.word	0x0801ad28
 801856c:	3ff00000 	.word	0x3ff00000
 8018570:	40240000 	.word	0x40240000
 8018574:	401c0000 	.word	0x401c0000
 8018578:	40140000 	.word	0x40140000
 801857c:	3fe00000 	.word	0x3fe00000
 8018580:	4630      	mov	r0, r6
 8018582:	4639      	mov	r1, r7
 8018584:	f7e7 fff2 	bl	800056c <__aeabi_dmul>
 8018588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801858a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801858e:	9c08      	ldr	r4, [sp, #32]
 8018590:	9314      	str	r3, [sp, #80]	; 0x50
 8018592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018596:	f7e8 fa99 	bl	8000acc <__aeabi_d2iz>
 801859a:	9015      	str	r0, [sp, #84]	; 0x54
 801859c:	f7e7 ff7c 	bl	8000498 <__aeabi_i2d>
 80185a0:	4602      	mov	r2, r0
 80185a2:	460b      	mov	r3, r1
 80185a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80185a8:	f7e7 fe28 	bl	80001fc <__aeabi_dsub>
 80185ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80185ae:	4606      	mov	r6, r0
 80185b0:	3330      	adds	r3, #48	; 0x30
 80185b2:	f804 3b01 	strb.w	r3, [r4], #1
 80185b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80185b8:	460f      	mov	r7, r1
 80185ba:	429c      	cmp	r4, r3
 80185bc:	f04f 0200 	mov.w	r2, #0
 80185c0:	d124      	bne.n	801860c <_dtoa_r+0x64c>
 80185c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80185c6:	4bb3      	ldr	r3, [pc, #716]	; (8018894 <_dtoa_r+0x8d4>)
 80185c8:	f7e7 fe1a 	bl	8000200 <__adddf3>
 80185cc:	4602      	mov	r2, r0
 80185ce:	460b      	mov	r3, r1
 80185d0:	4630      	mov	r0, r6
 80185d2:	4639      	mov	r1, r7
 80185d4:	f7e8 fa5a 	bl	8000a8c <__aeabi_dcmpgt>
 80185d8:	2800      	cmp	r0, #0
 80185da:	d162      	bne.n	80186a2 <_dtoa_r+0x6e2>
 80185dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80185e0:	2000      	movs	r0, #0
 80185e2:	49ac      	ldr	r1, [pc, #688]	; (8018894 <_dtoa_r+0x8d4>)
 80185e4:	f7e7 fe0a 	bl	80001fc <__aeabi_dsub>
 80185e8:	4602      	mov	r2, r0
 80185ea:	460b      	mov	r3, r1
 80185ec:	4630      	mov	r0, r6
 80185ee:	4639      	mov	r1, r7
 80185f0:	f7e8 fa2e 	bl	8000a50 <__aeabi_dcmplt>
 80185f4:	2800      	cmp	r0, #0
 80185f6:	f43f af1d 	beq.w	8018434 <_dtoa_r+0x474>
 80185fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80185fc:	1e7b      	subs	r3, r7, #1
 80185fe:	9314      	str	r3, [sp, #80]	; 0x50
 8018600:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8018604:	2b30      	cmp	r3, #48	; 0x30
 8018606:	d0f8      	beq.n	80185fa <_dtoa_r+0x63a>
 8018608:	46c1      	mov	r9, r8
 801860a:	e03a      	b.n	8018682 <_dtoa_r+0x6c2>
 801860c:	4ba2      	ldr	r3, [pc, #648]	; (8018898 <_dtoa_r+0x8d8>)
 801860e:	f7e7 ffad 	bl	800056c <__aeabi_dmul>
 8018612:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018616:	e7bc      	b.n	8018592 <_dtoa_r+0x5d2>
 8018618:	9f08      	ldr	r7, [sp, #32]
 801861a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801861e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018622:	f7e8 f8cd 	bl	80007c0 <__aeabi_ddiv>
 8018626:	f7e8 fa51 	bl	8000acc <__aeabi_d2iz>
 801862a:	4604      	mov	r4, r0
 801862c:	f7e7 ff34 	bl	8000498 <__aeabi_i2d>
 8018630:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018634:	f7e7 ff9a 	bl	800056c <__aeabi_dmul>
 8018638:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801863c:	460b      	mov	r3, r1
 801863e:	4602      	mov	r2, r0
 8018640:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018644:	f7e7 fdda 	bl	80001fc <__aeabi_dsub>
 8018648:	f807 6b01 	strb.w	r6, [r7], #1
 801864c:	9e08      	ldr	r6, [sp, #32]
 801864e:	9b02      	ldr	r3, [sp, #8]
 8018650:	1bbe      	subs	r6, r7, r6
 8018652:	42b3      	cmp	r3, r6
 8018654:	d13a      	bne.n	80186cc <_dtoa_r+0x70c>
 8018656:	4602      	mov	r2, r0
 8018658:	460b      	mov	r3, r1
 801865a:	f7e7 fdd1 	bl	8000200 <__adddf3>
 801865e:	4602      	mov	r2, r0
 8018660:	460b      	mov	r3, r1
 8018662:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8018666:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801866a:	f7e8 fa0f 	bl	8000a8c <__aeabi_dcmpgt>
 801866e:	bb58      	cbnz	r0, 80186c8 <_dtoa_r+0x708>
 8018670:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018674:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018678:	f7e8 f9e0 	bl	8000a3c <__aeabi_dcmpeq>
 801867c:	b108      	cbz	r0, 8018682 <_dtoa_r+0x6c2>
 801867e:	07e1      	lsls	r1, r4, #31
 8018680:	d422      	bmi.n	80186c8 <_dtoa_r+0x708>
 8018682:	4628      	mov	r0, r5
 8018684:	4651      	mov	r1, sl
 8018686:	f000 ff33 	bl	80194f0 <_Bfree>
 801868a:	2300      	movs	r3, #0
 801868c:	703b      	strb	r3, [r7, #0]
 801868e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8018690:	f109 0001 	add.w	r0, r9, #1
 8018694:	6018      	str	r0, [r3, #0]
 8018696:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8018698:	2b00      	cmp	r3, #0
 801869a:	f43f acdf 	beq.w	801805c <_dtoa_r+0x9c>
 801869e:	601f      	str	r7, [r3, #0]
 80186a0:	e4dc      	b.n	801805c <_dtoa_r+0x9c>
 80186a2:	4627      	mov	r7, r4
 80186a4:	463b      	mov	r3, r7
 80186a6:	461f      	mov	r7, r3
 80186a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80186ac:	2a39      	cmp	r2, #57	; 0x39
 80186ae:	d107      	bne.n	80186c0 <_dtoa_r+0x700>
 80186b0:	9a08      	ldr	r2, [sp, #32]
 80186b2:	429a      	cmp	r2, r3
 80186b4:	d1f7      	bne.n	80186a6 <_dtoa_r+0x6e6>
 80186b6:	2230      	movs	r2, #48	; 0x30
 80186b8:	9908      	ldr	r1, [sp, #32]
 80186ba:	f108 0801 	add.w	r8, r8, #1
 80186be:	700a      	strb	r2, [r1, #0]
 80186c0:	781a      	ldrb	r2, [r3, #0]
 80186c2:	3201      	adds	r2, #1
 80186c4:	701a      	strb	r2, [r3, #0]
 80186c6:	e79f      	b.n	8018608 <_dtoa_r+0x648>
 80186c8:	46c8      	mov	r8, r9
 80186ca:	e7eb      	b.n	80186a4 <_dtoa_r+0x6e4>
 80186cc:	2200      	movs	r2, #0
 80186ce:	4b72      	ldr	r3, [pc, #456]	; (8018898 <_dtoa_r+0x8d8>)
 80186d0:	f7e7 ff4c 	bl	800056c <__aeabi_dmul>
 80186d4:	4602      	mov	r2, r0
 80186d6:	460b      	mov	r3, r1
 80186d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80186dc:	2200      	movs	r2, #0
 80186de:	2300      	movs	r3, #0
 80186e0:	f7e8 f9ac 	bl	8000a3c <__aeabi_dcmpeq>
 80186e4:	2800      	cmp	r0, #0
 80186e6:	d098      	beq.n	801861a <_dtoa_r+0x65a>
 80186e8:	e7cb      	b.n	8018682 <_dtoa_r+0x6c2>
 80186ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80186ec:	2a00      	cmp	r2, #0
 80186ee:	f000 80cd 	beq.w	801888c <_dtoa_r+0x8cc>
 80186f2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80186f4:	2a01      	cmp	r2, #1
 80186f6:	f300 80af 	bgt.w	8018858 <_dtoa_r+0x898>
 80186fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80186fc:	2a00      	cmp	r2, #0
 80186fe:	f000 80a7 	beq.w	8018850 <_dtoa_r+0x890>
 8018702:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8018706:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8018708:	9f06      	ldr	r7, [sp, #24]
 801870a:	9a06      	ldr	r2, [sp, #24]
 801870c:	2101      	movs	r1, #1
 801870e:	441a      	add	r2, r3
 8018710:	9206      	str	r2, [sp, #24]
 8018712:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018714:	4628      	mov	r0, r5
 8018716:	441a      	add	r2, r3
 8018718:	9209      	str	r2, [sp, #36]	; 0x24
 801871a:	f000 ffed 	bl	80196f8 <__i2b>
 801871e:	4606      	mov	r6, r0
 8018720:	2f00      	cmp	r7, #0
 8018722:	dd0c      	ble.n	801873e <_dtoa_r+0x77e>
 8018724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018726:	2b00      	cmp	r3, #0
 8018728:	dd09      	ble.n	801873e <_dtoa_r+0x77e>
 801872a:	42bb      	cmp	r3, r7
 801872c:	bfa8      	it	ge
 801872e:	463b      	movge	r3, r7
 8018730:	9a06      	ldr	r2, [sp, #24]
 8018732:	1aff      	subs	r7, r7, r3
 8018734:	1ad2      	subs	r2, r2, r3
 8018736:	9206      	str	r2, [sp, #24]
 8018738:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801873a:	1ad3      	subs	r3, r2, r3
 801873c:	9309      	str	r3, [sp, #36]	; 0x24
 801873e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018740:	b1f3      	cbz	r3, 8018780 <_dtoa_r+0x7c0>
 8018742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018744:	2b00      	cmp	r3, #0
 8018746:	f000 80a9 	beq.w	801889c <_dtoa_r+0x8dc>
 801874a:	2c00      	cmp	r4, #0
 801874c:	dd10      	ble.n	8018770 <_dtoa_r+0x7b0>
 801874e:	4631      	mov	r1, r6
 8018750:	4622      	mov	r2, r4
 8018752:	4628      	mov	r0, r5
 8018754:	f001 f88a 	bl	801986c <__pow5mult>
 8018758:	4652      	mov	r2, sl
 801875a:	4601      	mov	r1, r0
 801875c:	4606      	mov	r6, r0
 801875e:	4628      	mov	r0, r5
 8018760:	f000 ffe0 	bl	8019724 <__multiply>
 8018764:	4680      	mov	r8, r0
 8018766:	4651      	mov	r1, sl
 8018768:	4628      	mov	r0, r5
 801876a:	f000 fec1 	bl	80194f0 <_Bfree>
 801876e:	46c2      	mov	sl, r8
 8018770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018772:	1b1a      	subs	r2, r3, r4
 8018774:	d004      	beq.n	8018780 <_dtoa_r+0x7c0>
 8018776:	4651      	mov	r1, sl
 8018778:	4628      	mov	r0, r5
 801877a:	f001 f877 	bl	801986c <__pow5mult>
 801877e:	4682      	mov	sl, r0
 8018780:	2101      	movs	r1, #1
 8018782:	4628      	mov	r0, r5
 8018784:	f000 ffb8 	bl	80196f8 <__i2b>
 8018788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801878a:	4604      	mov	r4, r0
 801878c:	2b00      	cmp	r3, #0
 801878e:	f340 8087 	ble.w	80188a0 <_dtoa_r+0x8e0>
 8018792:	461a      	mov	r2, r3
 8018794:	4601      	mov	r1, r0
 8018796:	4628      	mov	r0, r5
 8018798:	f001 f868 	bl	801986c <__pow5mult>
 801879c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801879e:	4604      	mov	r4, r0
 80187a0:	2b01      	cmp	r3, #1
 80187a2:	f340 8080 	ble.w	80188a6 <_dtoa_r+0x8e6>
 80187a6:	f04f 0800 	mov.w	r8, #0
 80187aa:	6923      	ldr	r3, [r4, #16]
 80187ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80187b0:	6918      	ldr	r0, [r3, #16]
 80187b2:	f000 ff53 	bl	801965c <__hi0bits>
 80187b6:	f1c0 0020 	rsb	r0, r0, #32
 80187ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187bc:	4418      	add	r0, r3
 80187be:	f010 001f 	ands.w	r0, r0, #31
 80187c2:	f000 8092 	beq.w	80188ea <_dtoa_r+0x92a>
 80187c6:	f1c0 0320 	rsb	r3, r0, #32
 80187ca:	2b04      	cmp	r3, #4
 80187cc:	f340 808a 	ble.w	80188e4 <_dtoa_r+0x924>
 80187d0:	f1c0 001c 	rsb	r0, r0, #28
 80187d4:	9b06      	ldr	r3, [sp, #24]
 80187d6:	4407      	add	r7, r0
 80187d8:	4403      	add	r3, r0
 80187da:	9306      	str	r3, [sp, #24]
 80187dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187de:	4403      	add	r3, r0
 80187e0:	9309      	str	r3, [sp, #36]	; 0x24
 80187e2:	9b06      	ldr	r3, [sp, #24]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	dd05      	ble.n	80187f4 <_dtoa_r+0x834>
 80187e8:	4651      	mov	r1, sl
 80187ea:	461a      	mov	r2, r3
 80187ec:	4628      	mov	r0, r5
 80187ee:	f001 f897 	bl	8019920 <__lshift>
 80187f2:	4682      	mov	sl, r0
 80187f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	dd05      	ble.n	8018806 <_dtoa_r+0x846>
 80187fa:	4621      	mov	r1, r4
 80187fc:	461a      	mov	r2, r3
 80187fe:	4628      	mov	r0, r5
 8018800:	f001 f88e 	bl	8019920 <__lshift>
 8018804:	4604      	mov	r4, r0
 8018806:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018808:	2b00      	cmp	r3, #0
 801880a:	d070      	beq.n	80188ee <_dtoa_r+0x92e>
 801880c:	4621      	mov	r1, r4
 801880e:	4650      	mov	r0, sl
 8018810:	f001 f8f2 	bl	80199f8 <__mcmp>
 8018814:	2800      	cmp	r0, #0
 8018816:	da6a      	bge.n	80188ee <_dtoa_r+0x92e>
 8018818:	2300      	movs	r3, #0
 801881a:	4651      	mov	r1, sl
 801881c:	220a      	movs	r2, #10
 801881e:	4628      	mov	r0, r5
 8018820:	f000 fe88 	bl	8019534 <__multadd>
 8018824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018826:	4682      	mov	sl, r0
 8018828:	f109 39ff 	add.w	r9, r9, #4294967295
 801882c:	2b00      	cmp	r3, #0
 801882e:	f000 8193 	beq.w	8018b58 <_dtoa_r+0xb98>
 8018832:	4631      	mov	r1, r6
 8018834:	2300      	movs	r3, #0
 8018836:	220a      	movs	r2, #10
 8018838:	4628      	mov	r0, r5
 801883a:	f000 fe7b 	bl	8019534 <__multadd>
 801883e:	f1bb 0f00 	cmp.w	fp, #0
 8018842:	4606      	mov	r6, r0
 8018844:	f300 8093 	bgt.w	801896e <_dtoa_r+0x9ae>
 8018848:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801884a:	2b02      	cmp	r3, #2
 801884c:	dc57      	bgt.n	80188fe <_dtoa_r+0x93e>
 801884e:	e08e      	b.n	801896e <_dtoa_r+0x9ae>
 8018850:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8018852:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8018856:	e756      	b.n	8018706 <_dtoa_r+0x746>
 8018858:	9b02      	ldr	r3, [sp, #8]
 801885a:	1e5c      	subs	r4, r3, #1
 801885c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801885e:	42a3      	cmp	r3, r4
 8018860:	bfb7      	itett	lt
 8018862:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8018864:	1b1c      	subge	r4, r3, r4
 8018866:	1ae2      	sublt	r2, r4, r3
 8018868:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801886a:	bfbe      	ittt	lt
 801886c:	940a      	strlt	r4, [sp, #40]	; 0x28
 801886e:	189b      	addlt	r3, r3, r2
 8018870:	930e      	strlt	r3, [sp, #56]	; 0x38
 8018872:	9b02      	ldr	r3, [sp, #8]
 8018874:	bfb8      	it	lt
 8018876:	2400      	movlt	r4, #0
 8018878:	2b00      	cmp	r3, #0
 801887a:	bfbb      	ittet	lt
 801887c:	9b06      	ldrlt	r3, [sp, #24]
 801887e:	9a02      	ldrlt	r2, [sp, #8]
 8018880:	9f06      	ldrge	r7, [sp, #24]
 8018882:	1a9f      	sublt	r7, r3, r2
 8018884:	bfac      	ite	ge
 8018886:	9b02      	ldrge	r3, [sp, #8]
 8018888:	2300      	movlt	r3, #0
 801888a:	e73e      	b.n	801870a <_dtoa_r+0x74a>
 801888c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801888e:	9f06      	ldr	r7, [sp, #24]
 8018890:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8018892:	e745      	b.n	8018720 <_dtoa_r+0x760>
 8018894:	3fe00000 	.word	0x3fe00000
 8018898:	40240000 	.word	0x40240000
 801889c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801889e:	e76a      	b.n	8018776 <_dtoa_r+0x7b6>
 80188a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80188a2:	2b01      	cmp	r3, #1
 80188a4:	dc19      	bgt.n	80188da <_dtoa_r+0x91a>
 80188a6:	9b04      	ldr	r3, [sp, #16]
 80188a8:	b9bb      	cbnz	r3, 80188da <_dtoa_r+0x91a>
 80188aa:	9b05      	ldr	r3, [sp, #20]
 80188ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80188b0:	b99b      	cbnz	r3, 80188da <_dtoa_r+0x91a>
 80188b2:	9b05      	ldr	r3, [sp, #20]
 80188b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80188b8:	0d1b      	lsrs	r3, r3, #20
 80188ba:	051b      	lsls	r3, r3, #20
 80188bc:	b183      	cbz	r3, 80188e0 <_dtoa_r+0x920>
 80188be:	f04f 0801 	mov.w	r8, #1
 80188c2:	9b06      	ldr	r3, [sp, #24]
 80188c4:	3301      	adds	r3, #1
 80188c6:	9306      	str	r3, [sp, #24]
 80188c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80188ca:	3301      	adds	r3, #1
 80188cc:	9309      	str	r3, [sp, #36]	; 0x24
 80188ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80188d0:	2b00      	cmp	r3, #0
 80188d2:	f47f af6a 	bne.w	80187aa <_dtoa_r+0x7ea>
 80188d6:	2001      	movs	r0, #1
 80188d8:	e76f      	b.n	80187ba <_dtoa_r+0x7fa>
 80188da:	f04f 0800 	mov.w	r8, #0
 80188de:	e7f6      	b.n	80188ce <_dtoa_r+0x90e>
 80188e0:	4698      	mov	r8, r3
 80188e2:	e7f4      	b.n	80188ce <_dtoa_r+0x90e>
 80188e4:	f43f af7d 	beq.w	80187e2 <_dtoa_r+0x822>
 80188e8:	4618      	mov	r0, r3
 80188ea:	301c      	adds	r0, #28
 80188ec:	e772      	b.n	80187d4 <_dtoa_r+0x814>
 80188ee:	9b02      	ldr	r3, [sp, #8]
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	dc36      	bgt.n	8018962 <_dtoa_r+0x9a2>
 80188f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80188f6:	2b02      	cmp	r3, #2
 80188f8:	dd33      	ble.n	8018962 <_dtoa_r+0x9a2>
 80188fa:	f8dd b008 	ldr.w	fp, [sp, #8]
 80188fe:	f1bb 0f00 	cmp.w	fp, #0
 8018902:	d10d      	bne.n	8018920 <_dtoa_r+0x960>
 8018904:	4621      	mov	r1, r4
 8018906:	465b      	mov	r3, fp
 8018908:	2205      	movs	r2, #5
 801890a:	4628      	mov	r0, r5
 801890c:	f000 fe12 	bl	8019534 <__multadd>
 8018910:	4601      	mov	r1, r0
 8018912:	4604      	mov	r4, r0
 8018914:	4650      	mov	r0, sl
 8018916:	f001 f86f 	bl	80199f8 <__mcmp>
 801891a:	2800      	cmp	r0, #0
 801891c:	f73f adb6 	bgt.w	801848c <_dtoa_r+0x4cc>
 8018920:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018922:	9f08      	ldr	r7, [sp, #32]
 8018924:	ea6f 0903 	mvn.w	r9, r3
 8018928:	f04f 0800 	mov.w	r8, #0
 801892c:	4621      	mov	r1, r4
 801892e:	4628      	mov	r0, r5
 8018930:	f000 fdde 	bl	80194f0 <_Bfree>
 8018934:	2e00      	cmp	r6, #0
 8018936:	f43f aea4 	beq.w	8018682 <_dtoa_r+0x6c2>
 801893a:	f1b8 0f00 	cmp.w	r8, #0
 801893e:	d005      	beq.n	801894c <_dtoa_r+0x98c>
 8018940:	45b0      	cmp	r8, r6
 8018942:	d003      	beq.n	801894c <_dtoa_r+0x98c>
 8018944:	4641      	mov	r1, r8
 8018946:	4628      	mov	r0, r5
 8018948:	f000 fdd2 	bl	80194f0 <_Bfree>
 801894c:	4631      	mov	r1, r6
 801894e:	4628      	mov	r0, r5
 8018950:	f000 fdce 	bl	80194f0 <_Bfree>
 8018954:	e695      	b.n	8018682 <_dtoa_r+0x6c2>
 8018956:	2400      	movs	r4, #0
 8018958:	4626      	mov	r6, r4
 801895a:	e7e1      	b.n	8018920 <_dtoa_r+0x960>
 801895c:	46c1      	mov	r9, r8
 801895e:	4626      	mov	r6, r4
 8018960:	e594      	b.n	801848c <_dtoa_r+0x4cc>
 8018962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018964:	f8dd b008 	ldr.w	fp, [sp, #8]
 8018968:	2b00      	cmp	r3, #0
 801896a:	f000 80fc 	beq.w	8018b66 <_dtoa_r+0xba6>
 801896e:	2f00      	cmp	r7, #0
 8018970:	dd05      	ble.n	801897e <_dtoa_r+0x9be>
 8018972:	4631      	mov	r1, r6
 8018974:	463a      	mov	r2, r7
 8018976:	4628      	mov	r0, r5
 8018978:	f000 ffd2 	bl	8019920 <__lshift>
 801897c:	4606      	mov	r6, r0
 801897e:	f1b8 0f00 	cmp.w	r8, #0
 8018982:	d05c      	beq.n	8018a3e <_dtoa_r+0xa7e>
 8018984:	4628      	mov	r0, r5
 8018986:	6871      	ldr	r1, [r6, #4]
 8018988:	f000 fd72 	bl	8019470 <_Balloc>
 801898c:	4607      	mov	r7, r0
 801898e:	b928      	cbnz	r0, 801899c <_dtoa_r+0x9dc>
 8018990:	4602      	mov	r2, r0
 8018992:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018996:	4b7e      	ldr	r3, [pc, #504]	; (8018b90 <_dtoa_r+0xbd0>)
 8018998:	f7ff bb26 	b.w	8017fe8 <_dtoa_r+0x28>
 801899c:	6932      	ldr	r2, [r6, #16]
 801899e:	f106 010c 	add.w	r1, r6, #12
 80189a2:	3202      	adds	r2, #2
 80189a4:	0092      	lsls	r2, r2, #2
 80189a6:	300c      	adds	r0, #12
 80189a8:	f7fd fba4 	bl	80160f4 <memcpy>
 80189ac:	2201      	movs	r2, #1
 80189ae:	4639      	mov	r1, r7
 80189b0:	4628      	mov	r0, r5
 80189b2:	f000 ffb5 	bl	8019920 <__lshift>
 80189b6:	46b0      	mov	r8, r6
 80189b8:	4606      	mov	r6, r0
 80189ba:	9b08      	ldr	r3, [sp, #32]
 80189bc:	3301      	adds	r3, #1
 80189be:	9302      	str	r3, [sp, #8]
 80189c0:	9b08      	ldr	r3, [sp, #32]
 80189c2:	445b      	add	r3, fp
 80189c4:	930a      	str	r3, [sp, #40]	; 0x28
 80189c6:	9b04      	ldr	r3, [sp, #16]
 80189c8:	f003 0301 	and.w	r3, r3, #1
 80189cc:	9309      	str	r3, [sp, #36]	; 0x24
 80189ce:	9b02      	ldr	r3, [sp, #8]
 80189d0:	4621      	mov	r1, r4
 80189d2:	4650      	mov	r0, sl
 80189d4:	f103 3bff 	add.w	fp, r3, #4294967295
 80189d8:	f7ff fa62 	bl	8017ea0 <quorem>
 80189dc:	4603      	mov	r3, r0
 80189de:	4641      	mov	r1, r8
 80189e0:	3330      	adds	r3, #48	; 0x30
 80189e2:	9004      	str	r0, [sp, #16]
 80189e4:	4650      	mov	r0, sl
 80189e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80189e8:	f001 f806 	bl	80199f8 <__mcmp>
 80189ec:	4632      	mov	r2, r6
 80189ee:	9006      	str	r0, [sp, #24]
 80189f0:	4621      	mov	r1, r4
 80189f2:	4628      	mov	r0, r5
 80189f4:	f001 f81c 	bl	8019a30 <__mdiff>
 80189f8:	68c2      	ldr	r2, [r0, #12]
 80189fa:	4607      	mov	r7, r0
 80189fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80189fe:	bb02      	cbnz	r2, 8018a42 <_dtoa_r+0xa82>
 8018a00:	4601      	mov	r1, r0
 8018a02:	4650      	mov	r0, sl
 8018a04:	f000 fff8 	bl	80199f8 <__mcmp>
 8018a08:	4602      	mov	r2, r0
 8018a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018a0c:	4639      	mov	r1, r7
 8018a0e:	4628      	mov	r0, r5
 8018a10:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8018a14:	f000 fd6c 	bl	80194f0 <_Bfree>
 8018a18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8018a1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018a1c:	9f02      	ldr	r7, [sp, #8]
 8018a1e:	ea43 0102 	orr.w	r1, r3, r2
 8018a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a24:	430b      	orrs	r3, r1
 8018a26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018a28:	d10d      	bne.n	8018a46 <_dtoa_r+0xa86>
 8018a2a:	2b39      	cmp	r3, #57	; 0x39
 8018a2c:	d027      	beq.n	8018a7e <_dtoa_r+0xabe>
 8018a2e:	9a06      	ldr	r2, [sp, #24]
 8018a30:	2a00      	cmp	r2, #0
 8018a32:	dd01      	ble.n	8018a38 <_dtoa_r+0xa78>
 8018a34:	9b04      	ldr	r3, [sp, #16]
 8018a36:	3331      	adds	r3, #49	; 0x31
 8018a38:	f88b 3000 	strb.w	r3, [fp]
 8018a3c:	e776      	b.n	801892c <_dtoa_r+0x96c>
 8018a3e:	4630      	mov	r0, r6
 8018a40:	e7b9      	b.n	80189b6 <_dtoa_r+0x9f6>
 8018a42:	2201      	movs	r2, #1
 8018a44:	e7e2      	b.n	8018a0c <_dtoa_r+0xa4c>
 8018a46:	9906      	ldr	r1, [sp, #24]
 8018a48:	2900      	cmp	r1, #0
 8018a4a:	db04      	blt.n	8018a56 <_dtoa_r+0xa96>
 8018a4c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8018a4e:	4301      	orrs	r1, r0
 8018a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018a52:	4301      	orrs	r1, r0
 8018a54:	d120      	bne.n	8018a98 <_dtoa_r+0xad8>
 8018a56:	2a00      	cmp	r2, #0
 8018a58:	ddee      	ble.n	8018a38 <_dtoa_r+0xa78>
 8018a5a:	4651      	mov	r1, sl
 8018a5c:	2201      	movs	r2, #1
 8018a5e:	4628      	mov	r0, r5
 8018a60:	9302      	str	r3, [sp, #8]
 8018a62:	f000 ff5d 	bl	8019920 <__lshift>
 8018a66:	4621      	mov	r1, r4
 8018a68:	4682      	mov	sl, r0
 8018a6a:	f000 ffc5 	bl	80199f8 <__mcmp>
 8018a6e:	2800      	cmp	r0, #0
 8018a70:	9b02      	ldr	r3, [sp, #8]
 8018a72:	dc02      	bgt.n	8018a7a <_dtoa_r+0xaba>
 8018a74:	d1e0      	bne.n	8018a38 <_dtoa_r+0xa78>
 8018a76:	07da      	lsls	r2, r3, #31
 8018a78:	d5de      	bpl.n	8018a38 <_dtoa_r+0xa78>
 8018a7a:	2b39      	cmp	r3, #57	; 0x39
 8018a7c:	d1da      	bne.n	8018a34 <_dtoa_r+0xa74>
 8018a7e:	2339      	movs	r3, #57	; 0x39
 8018a80:	f88b 3000 	strb.w	r3, [fp]
 8018a84:	463b      	mov	r3, r7
 8018a86:	461f      	mov	r7, r3
 8018a88:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8018a8c:	3b01      	subs	r3, #1
 8018a8e:	2a39      	cmp	r2, #57	; 0x39
 8018a90:	d050      	beq.n	8018b34 <_dtoa_r+0xb74>
 8018a92:	3201      	adds	r2, #1
 8018a94:	701a      	strb	r2, [r3, #0]
 8018a96:	e749      	b.n	801892c <_dtoa_r+0x96c>
 8018a98:	2a00      	cmp	r2, #0
 8018a9a:	dd03      	ble.n	8018aa4 <_dtoa_r+0xae4>
 8018a9c:	2b39      	cmp	r3, #57	; 0x39
 8018a9e:	d0ee      	beq.n	8018a7e <_dtoa_r+0xabe>
 8018aa0:	3301      	adds	r3, #1
 8018aa2:	e7c9      	b.n	8018a38 <_dtoa_r+0xa78>
 8018aa4:	9a02      	ldr	r2, [sp, #8]
 8018aa6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018aa8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018aac:	428a      	cmp	r2, r1
 8018aae:	d02a      	beq.n	8018b06 <_dtoa_r+0xb46>
 8018ab0:	4651      	mov	r1, sl
 8018ab2:	2300      	movs	r3, #0
 8018ab4:	220a      	movs	r2, #10
 8018ab6:	4628      	mov	r0, r5
 8018ab8:	f000 fd3c 	bl	8019534 <__multadd>
 8018abc:	45b0      	cmp	r8, r6
 8018abe:	4682      	mov	sl, r0
 8018ac0:	f04f 0300 	mov.w	r3, #0
 8018ac4:	f04f 020a 	mov.w	r2, #10
 8018ac8:	4641      	mov	r1, r8
 8018aca:	4628      	mov	r0, r5
 8018acc:	d107      	bne.n	8018ade <_dtoa_r+0xb1e>
 8018ace:	f000 fd31 	bl	8019534 <__multadd>
 8018ad2:	4680      	mov	r8, r0
 8018ad4:	4606      	mov	r6, r0
 8018ad6:	9b02      	ldr	r3, [sp, #8]
 8018ad8:	3301      	adds	r3, #1
 8018ada:	9302      	str	r3, [sp, #8]
 8018adc:	e777      	b.n	80189ce <_dtoa_r+0xa0e>
 8018ade:	f000 fd29 	bl	8019534 <__multadd>
 8018ae2:	4631      	mov	r1, r6
 8018ae4:	4680      	mov	r8, r0
 8018ae6:	2300      	movs	r3, #0
 8018ae8:	220a      	movs	r2, #10
 8018aea:	4628      	mov	r0, r5
 8018aec:	f000 fd22 	bl	8019534 <__multadd>
 8018af0:	4606      	mov	r6, r0
 8018af2:	e7f0      	b.n	8018ad6 <_dtoa_r+0xb16>
 8018af4:	f1bb 0f00 	cmp.w	fp, #0
 8018af8:	bfcc      	ite	gt
 8018afa:	465f      	movgt	r7, fp
 8018afc:	2701      	movle	r7, #1
 8018afe:	f04f 0800 	mov.w	r8, #0
 8018b02:	9a08      	ldr	r2, [sp, #32]
 8018b04:	4417      	add	r7, r2
 8018b06:	4651      	mov	r1, sl
 8018b08:	2201      	movs	r2, #1
 8018b0a:	4628      	mov	r0, r5
 8018b0c:	9302      	str	r3, [sp, #8]
 8018b0e:	f000 ff07 	bl	8019920 <__lshift>
 8018b12:	4621      	mov	r1, r4
 8018b14:	4682      	mov	sl, r0
 8018b16:	f000 ff6f 	bl	80199f8 <__mcmp>
 8018b1a:	2800      	cmp	r0, #0
 8018b1c:	dcb2      	bgt.n	8018a84 <_dtoa_r+0xac4>
 8018b1e:	d102      	bne.n	8018b26 <_dtoa_r+0xb66>
 8018b20:	9b02      	ldr	r3, [sp, #8]
 8018b22:	07db      	lsls	r3, r3, #31
 8018b24:	d4ae      	bmi.n	8018a84 <_dtoa_r+0xac4>
 8018b26:	463b      	mov	r3, r7
 8018b28:	461f      	mov	r7, r3
 8018b2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018b2e:	2a30      	cmp	r2, #48	; 0x30
 8018b30:	d0fa      	beq.n	8018b28 <_dtoa_r+0xb68>
 8018b32:	e6fb      	b.n	801892c <_dtoa_r+0x96c>
 8018b34:	9a08      	ldr	r2, [sp, #32]
 8018b36:	429a      	cmp	r2, r3
 8018b38:	d1a5      	bne.n	8018a86 <_dtoa_r+0xac6>
 8018b3a:	2331      	movs	r3, #49	; 0x31
 8018b3c:	f109 0901 	add.w	r9, r9, #1
 8018b40:	7013      	strb	r3, [r2, #0]
 8018b42:	e6f3      	b.n	801892c <_dtoa_r+0x96c>
 8018b44:	4b13      	ldr	r3, [pc, #76]	; (8018b94 <_dtoa_r+0xbd4>)
 8018b46:	f7ff baa7 	b.w	8018098 <_dtoa_r+0xd8>
 8018b4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8018b4c:	2b00      	cmp	r3, #0
 8018b4e:	f47f aa80 	bne.w	8018052 <_dtoa_r+0x92>
 8018b52:	4b11      	ldr	r3, [pc, #68]	; (8018b98 <_dtoa_r+0xbd8>)
 8018b54:	f7ff baa0 	b.w	8018098 <_dtoa_r+0xd8>
 8018b58:	f1bb 0f00 	cmp.w	fp, #0
 8018b5c:	dc03      	bgt.n	8018b66 <_dtoa_r+0xba6>
 8018b5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8018b60:	2b02      	cmp	r3, #2
 8018b62:	f73f aecc 	bgt.w	80188fe <_dtoa_r+0x93e>
 8018b66:	9f08      	ldr	r7, [sp, #32]
 8018b68:	4621      	mov	r1, r4
 8018b6a:	4650      	mov	r0, sl
 8018b6c:	f7ff f998 	bl	8017ea0 <quorem>
 8018b70:	9a08      	ldr	r2, [sp, #32]
 8018b72:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018b76:	f807 3b01 	strb.w	r3, [r7], #1
 8018b7a:	1aba      	subs	r2, r7, r2
 8018b7c:	4593      	cmp	fp, r2
 8018b7e:	ddb9      	ble.n	8018af4 <_dtoa_r+0xb34>
 8018b80:	4651      	mov	r1, sl
 8018b82:	2300      	movs	r3, #0
 8018b84:	220a      	movs	r2, #10
 8018b86:	4628      	mov	r0, r5
 8018b88:	f000 fcd4 	bl	8019534 <__multadd>
 8018b8c:	4682      	mov	sl, r0
 8018b8e:	e7eb      	b.n	8018b68 <_dtoa_r+0xba8>
 8018b90:	0801ac34 	.word	0x0801ac34
 8018b94:	0801aa34 	.word	0x0801aa34
 8018b98:	0801abb1 	.word	0x0801abb1

08018b9c <__sflush_r>:
 8018b9c:	898a      	ldrh	r2, [r1, #12]
 8018b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ba2:	4605      	mov	r5, r0
 8018ba4:	0710      	lsls	r0, r2, #28
 8018ba6:	460c      	mov	r4, r1
 8018ba8:	d458      	bmi.n	8018c5c <__sflush_r+0xc0>
 8018baa:	684b      	ldr	r3, [r1, #4]
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	dc05      	bgt.n	8018bbc <__sflush_r+0x20>
 8018bb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	dc02      	bgt.n	8018bbc <__sflush_r+0x20>
 8018bb6:	2000      	movs	r0, #0
 8018bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018bbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018bbe:	2e00      	cmp	r6, #0
 8018bc0:	d0f9      	beq.n	8018bb6 <__sflush_r+0x1a>
 8018bc2:	2300      	movs	r3, #0
 8018bc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018bc8:	682f      	ldr	r7, [r5, #0]
 8018bca:	602b      	str	r3, [r5, #0]
 8018bcc:	d032      	beq.n	8018c34 <__sflush_r+0x98>
 8018bce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018bd0:	89a3      	ldrh	r3, [r4, #12]
 8018bd2:	075a      	lsls	r2, r3, #29
 8018bd4:	d505      	bpl.n	8018be2 <__sflush_r+0x46>
 8018bd6:	6863      	ldr	r3, [r4, #4]
 8018bd8:	1ac0      	subs	r0, r0, r3
 8018bda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018bdc:	b10b      	cbz	r3, 8018be2 <__sflush_r+0x46>
 8018bde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018be0:	1ac0      	subs	r0, r0, r3
 8018be2:	2300      	movs	r3, #0
 8018be4:	4602      	mov	r2, r0
 8018be6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018be8:	4628      	mov	r0, r5
 8018bea:	6a21      	ldr	r1, [r4, #32]
 8018bec:	47b0      	blx	r6
 8018bee:	1c43      	adds	r3, r0, #1
 8018bf0:	89a3      	ldrh	r3, [r4, #12]
 8018bf2:	d106      	bne.n	8018c02 <__sflush_r+0x66>
 8018bf4:	6829      	ldr	r1, [r5, #0]
 8018bf6:	291d      	cmp	r1, #29
 8018bf8:	d82c      	bhi.n	8018c54 <__sflush_r+0xb8>
 8018bfa:	4a2a      	ldr	r2, [pc, #168]	; (8018ca4 <__sflush_r+0x108>)
 8018bfc:	40ca      	lsrs	r2, r1
 8018bfe:	07d6      	lsls	r6, r2, #31
 8018c00:	d528      	bpl.n	8018c54 <__sflush_r+0xb8>
 8018c02:	2200      	movs	r2, #0
 8018c04:	6062      	str	r2, [r4, #4]
 8018c06:	6922      	ldr	r2, [r4, #16]
 8018c08:	04d9      	lsls	r1, r3, #19
 8018c0a:	6022      	str	r2, [r4, #0]
 8018c0c:	d504      	bpl.n	8018c18 <__sflush_r+0x7c>
 8018c0e:	1c42      	adds	r2, r0, #1
 8018c10:	d101      	bne.n	8018c16 <__sflush_r+0x7a>
 8018c12:	682b      	ldr	r3, [r5, #0]
 8018c14:	b903      	cbnz	r3, 8018c18 <__sflush_r+0x7c>
 8018c16:	6560      	str	r0, [r4, #84]	; 0x54
 8018c18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018c1a:	602f      	str	r7, [r5, #0]
 8018c1c:	2900      	cmp	r1, #0
 8018c1e:	d0ca      	beq.n	8018bb6 <__sflush_r+0x1a>
 8018c20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018c24:	4299      	cmp	r1, r3
 8018c26:	d002      	beq.n	8018c2e <__sflush_r+0x92>
 8018c28:	4628      	mov	r0, r5
 8018c2a:	f7fd fa79 	bl	8016120 <_free_r>
 8018c2e:	2000      	movs	r0, #0
 8018c30:	6360      	str	r0, [r4, #52]	; 0x34
 8018c32:	e7c1      	b.n	8018bb8 <__sflush_r+0x1c>
 8018c34:	6a21      	ldr	r1, [r4, #32]
 8018c36:	2301      	movs	r3, #1
 8018c38:	4628      	mov	r0, r5
 8018c3a:	47b0      	blx	r6
 8018c3c:	1c41      	adds	r1, r0, #1
 8018c3e:	d1c7      	bne.n	8018bd0 <__sflush_r+0x34>
 8018c40:	682b      	ldr	r3, [r5, #0]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d0c4      	beq.n	8018bd0 <__sflush_r+0x34>
 8018c46:	2b1d      	cmp	r3, #29
 8018c48:	d001      	beq.n	8018c4e <__sflush_r+0xb2>
 8018c4a:	2b16      	cmp	r3, #22
 8018c4c:	d101      	bne.n	8018c52 <__sflush_r+0xb6>
 8018c4e:	602f      	str	r7, [r5, #0]
 8018c50:	e7b1      	b.n	8018bb6 <__sflush_r+0x1a>
 8018c52:	89a3      	ldrh	r3, [r4, #12]
 8018c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c58:	81a3      	strh	r3, [r4, #12]
 8018c5a:	e7ad      	b.n	8018bb8 <__sflush_r+0x1c>
 8018c5c:	690f      	ldr	r7, [r1, #16]
 8018c5e:	2f00      	cmp	r7, #0
 8018c60:	d0a9      	beq.n	8018bb6 <__sflush_r+0x1a>
 8018c62:	0793      	lsls	r3, r2, #30
 8018c64:	bf18      	it	ne
 8018c66:	2300      	movne	r3, #0
 8018c68:	680e      	ldr	r6, [r1, #0]
 8018c6a:	bf08      	it	eq
 8018c6c:	694b      	ldreq	r3, [r1, #20]
 8018c6e:	eba6 0807 	sub.w	r8, r6, r7
 8018c72:	600f      	str	r7, [r1, #0]
 8018c74:	608b      	str	r3, [r1, #8]
 8018c76:	f1b8 0f00 	cmp.w	r8, #0
 8018c7a:	dd9c      	ble.n	8018bb6 <__sflush_r+0x1a>
 8018c7c:	4643      	mov	r3, r8
 8018c7e:	463a      	mov	r2, r7
 8018c80:	4628      	mov	r0, r5
 8018c82:	6a21      	ldr	r1, [r4, #32]
 8018c84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018c86:	47b0      	blx	r6
 8018c88:	2800      	cmp	r0, #0
 8018c8a:	dc06      	bgt.n	8018c9a <__sflush_r+0xfe>
 8018c8c:	89a3      	ldrh	r3, [r4, #12]
 8018c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8018c92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c96:	81a3      	strh	r3, [r4, #12]
 8018c98:	e78e      	b.n	8018bb8 <__sflush_r+0x1c>
 8018c9a:	4407      	add	r7, r0
 8018c9c:	eba8 0800 	sub.w	r8, r8, r0
 8018ca0:	e7e9      	b.n	8018c76 <__sflush_r+0xda>
 8018ca2:	bf00      	nop
 8018ca4:	20400001 	.word	0x20400001

08018ca8 <_fflush_r>:
 8018ca8:	b538      	push	{r3, r4, r5, lr}
 8018caa:	690b      	ldr	r3, [r1, #16]
 8018cac:	4605      	mov	r5, r0
 8018cae:	460c      	mov	r4, r1
 8018cb0:	b913      	cbnz	r3, 8018cb8 <_fflush_r+0x10>
 8018cb2:	2500      	movs	r5, #0
 8018cb4:	4628      	mov	r0, r5
 8018cb6:	bd38      	pop	{r3, r4, r5, pc}
 8018cb8:	b118      	cbz	r0, 8018cc2 <_fflush_r+0x1a>
 8018cba:	6983      	ldr	r3, [r0, #24]
 8018cbc:	b90b      	cbnz	r3, 8018cc2 <_fflush_r+0x1a>
 8018cbe:	f7fd f943 	bl	8015f48 <__sinit>
 8018cc2:	4b14      	ldr	r3, [pc, #80]	; (8018d14 <_fflush_r+0x6c>)
 8018cc4:	429c      	cmp	r4, r3
 8018cc6:	d11b      	bne.n	8018d00 <_fflush_r+0x58>
 8018cc8:	686c      	ldr	r4, [r5, #4]
 8018cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	d0ef      	beq.n	8018cb2 <_fflush_r+0xa>
 8018cd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018cd4:	07d0      	lsls	r0, r2, #31
 8018cd6:	d404      	bmi.n	8018ce2 <_fflush_r+0x3a>
 8018cd8:	0599      	lsls	r1, r3, #22
 8018cda:	d402      	bmi.n	8018ce2 <_fflush_r+0x3a>
 8018cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018cde:	f7fd f9f6 	bl	80160ce <__retarget_lock_acquire_recursive>
 8018ce2:	4628      	mov	r0, r5
 8018ce4:	4621      	mov	r1, r4
 8018ce6:	f7ff ff59 	bl	8018b9c <__sflush_r>
 8018cea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018cec:	4605      	mov	r5, r0
 8018cee:	07da      	lsls	r2, r3, #31
 8018cf0:	d4e0      	bmi.n	8018cb4 <_fflush_r+0xc>
 8018cf2:	89a3      	ldrh	r3, [r4, #12]
 8018cf4:	059b      	lsls	r3, r3, #22
 8018cf6:	d4dd      	bmi.n	8018cb4 <_fflush_r+0xc>
 8018cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018cfa:	f7fd f9e9 	bl	80160d0 <__retarget_lock_release_recursive>
 8018cfe:	e7d9      	b.n	8018cb4 <_fflush_r+0xc>
 8018d00:	4b05      	ldr	r3, [pc, #20]	; (8018d18 <_fflush_r+0x70>)
 8018d02:	429c      	cmp	r4, r3
 8018d04:	d101      	bne.n	8018d0a <_fflush_r+0x62>
 8018d06:	68ac      	ldr	r4, [r5, #8]
 8018d08:	e7df      	b.n	8018cca <_fflush_r+0x22>
 8018d0a:	4b04      	ldr	r3, [pc, #16]	; (8018d1c <_fflush_r+0x74>)
 8018d0c:	429c      	cmp	r4, r3
 8018d0e:	bf08      	it	eq
 8018d10:	68ec      	ldreq	r4, [r5, #12]
 8018d12:	e7da      	b.n	8018cca <_fflush_r+0x22>
 8018d14:	0801a9e0 	.word	0x0801a9e0
 8018d18:	0801aa00 	.word	0x0801aa00
 8018d1c:	0801a9c0 	.word	0x0801a9c0

08018d20 <rshift>:
 8018d20:	6903      	ldr	r3, [r0, #16]
 8018d22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018d26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018d2a:	f100 0414 	add.w	r4, r0, #20
 8018d2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018d32:	dd46      	ble.n	8018dc2 <rshift+0xa2>
 8018d34:	f011 011f 	ands.w	r1, r1, #31
 8018d38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018d3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018d40:	d10c      	bne.n	8018d5c <rshift+0x3c>
 8018d42:	4629      	mov	r1, r5
 8018d44:	f100 0710 	add.w	r7, r0, #16
 8018d48:	42b1      	cmp	r1, r6
 8018d4a:	d335      	bcc.n	8018db8 <rshift+0x98>
 8018d4c:	1a9b      	subs	r3, r3, r2
 8018d4e:	009b      	lsls	r3, r3, #2
 8018d50:	1eea      	subs	r2, r5, #3
 8018d52:	4296      	cmp	r6, r2
 8018d54:	bf38      	it	cc
 8018d56:	2300      	movcc	r3, #0
 8018d58:	4423      	add	r3, r4
 8018d5a:	e015      	b.n	8018d88 <rshift+0x68>
 8018d5c:	46a1      	mov	r9, r4
 8018d5e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018d62:	f1c1 0820 	rsb	r8, r1, #32
 8018d66:	40cf      	lsrs	r7, r1
 8018d68:	f105 0e04 	add.w	lr, r5, #4
 8018d6c:	4576      	cmp	r6, lr
 8018d6e:	46f4      	mov	ip, lr
 8018d70:	d816      	bhi.n	8018da0 <rshift+0x80>
 8018d72:	1a9b      	subs	r3, r3, r2
 8018d74:	009a      	lsls	r2, r3, #2
 8018d76:	3a04      	subs	r2, #4
 8018d78:	3501      	adds	r5, #1
 8018d7a:	42ae      	cmp	r6, r5
 8018d7c:	bf38      	it	cc
 8018d7e:	2200      	movcc	r2, #0
 8018d80:	18a3      	adds	r3, r4, r2
 8018d82:	50a7      	str	r7, [r4, r2]
 8018d84:	b107      	cbz	r7, 8018d88 <rshift+0x68>
 8018d86:	3304      	adds	r3, #4
 8018d88:	42a3      	cmp	r3, r4
 8018d8a:	eba3 0204 	sub.w	r2, r3, r4
 8018d8e:	bf08      	it	eq
 8018d90:	2300      	moveq	r3, #0
 8018d92:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018d96:	6102      	str	r2, [r0, #16]
 8018d98:	bf08      	it	eq
 8018d9a:	6143      	streq	r3, [r0, #20]
 8018d9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018da0:	f8dc c000 	ldr.w	ip, [ip]
 8018da4:	fa0c fc08 	lsl.w	ip, ip, r8
 8018da8:	ea4c 0707 	orr.w	r7, ip, r7
 8018dac:	f849 7b04 	str.w	r7, [r9], #4
 8018db0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8018db4:	40cf      	lsrs	r7, r1
 8018db6:	e7d9      	b.n	8018d6c <rshift+0x4c>
 8018db8:	f851 cb04 	ldr.w	ip, [r1], #4
 8018dbc:	f847 cf04 	str.w	ip, [r7, #4]!
 8018dc0:	e7c2      	b.n	8018d48 <rshift+0x28>
 8018dc2:	4623      	mov	r3, r4
 8018dc4:	e7e0      	b.n	8018d88 <rshift+0x68>

08018dc6 <__hexdig_fun>:
 8018dc6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018dca:	2b09      	cmp	r3, #9
 8018dcc:	d802      	bhi.n	8018dd4 <__hexdig_fun+0xe>
 8018dce:	3820      	subs	r0, #32
 8018dd0:	b2c0      	uxtb	r0, r0
 8018dd2:	4770      	bx	lr
 8018dd4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8018dd8:	2b05      	cmp	r3, #5
 8018dda:	d801      	bhi.n	8018de0 <__hexdig_fun+0x1a>
 8018ddc:	3847      	subs	r0, #71	; 0x47
 8018dde:	e7f7      	b.n	8018dd0 <__hexdig_fun+0xa>
 8018de0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8018de4:	2b05      	cmp	r3, #5
 8018de6:	d801      	bhi.n	8018dec <__hexdig_fun+0x26>
 8018de8:	3827      	subs	r0, #39	; 0x27
 8018dea:	e7f1      	b.n	8018dd0 <__hexdig_fun+0xa>
 8018dec:	2000      	movs	r0, #0
 8018dee:	4770      	bx	lr

08018df0 <__gethex>:
 8018df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018df4:	b08b      	sub	sp, #44	; 0x2c
 8018df6:	9306      	str	r3, [sp, #24]
 8018df8:	4bb9      	ldr	r3, [pc, #740]	; (80190e0 <__gethex+0x2f0>)
 8018dfa:	9002      	str	r0, [sp, #8]
 8018dfc:	681b      	ldr	r3, [r3, #0]
 8018dfe:	468b      	mov	fp, r1
 8018e00:	4618      	mov	r0, r3
 8018e02:	4690      	mov	r8, r2
 8018e04:	9303      	str	r3, [sp, #12]
 8018e06:	f7e7 f9ed 	bl	80001e4 <strlen>
 8018e0a:	4682      	mov	sl, r0
 8018e0c:	9b03      	ldr	r3, [sp, #12]
 8018e0e:	f8db 2000 	ldr.w	r2, [fp]
 8018e12:	4403      	add	r3, r0
 8018e14:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018e18:	9307      	str	r3, [sp, #28]
 8018e1a:	1c93      	adds	r3, r2, #2
 8018e1c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8018e20:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018e24:	32fe      	adds	r2, #254	; 0xfe
 8018e26:	18d1      	adds	r1, r2, r3
 8018e28:	461f      	mov	r7, r3
 8018e2a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018e2e:	9101      	str	r1, [sp, #4]
 8018e30:	2830      	cmp	r0, #48	; 0x30
 8018e32:	d0f8      	beq.n	8018e26 <__gethex+0x36>
 8018e34:	f7ff ffc7 	bl	8018dc6 <__hexdig_fun>
 8018e38:	4604      	mov	r4, r0
 8018e3a:	2800      	cmp	r0, #0
 8018e3c:	d13a      	bne.n	8018eb4 <__gethex+0xc4>
 8018e3e:	4652      	mov	r2, sl
 8018e40:	4638      	mov	r0, r7
 8018e42:	9903      	ldr	r1, [sp, #12]
 8018e44:	f001 f94e 	bl	801a0e4 <strncmp>
 8018e48:	4605      	mov	r5, r0
 8018e4a:	2800      	cmp	r0, #0
 8018e4c:	d166      	bne.n	8018f1c <__gethex+0x12c>
 8018e4e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8018e52:	eb07 060a 	add.w	r6, r7, sl
 8018e56:	f7ff ffb6 	bl	8018dc6 <__hexdig_fun>
 8018e5a:	2800      	cmp	r0, #0
 8018e5c:	d060      	beq.n	8018f20 <__gethex+0x130>
 8018e5e:	4633      	mov	r3, r6
 8018e60:	7818      	ldrb	r0, [r3, #0]
 8018e62:	461f      	mov	r7, r3
 8018e64:	2830      	cmp	r0, #48	; 0x30
 8018e66:	f103 0301 	add.w	r3, r3, #1
 8018e6a:	d0f9      	beq.n	8018e60 <__gethex+0x70>
 8018e6c:	f7ff ffab 	bl	8018dc6 <__hexdig_fun>
 8018e70:	2301      	movs	r3, #1
 8018e72:	fab0 f480 	clz	r4, r0
 8018e76:	4635      	mov	r5, r6
 8018e78:	0964      	lsrs	r4, r4, #5
 8018e7a:	9301      	str	r3, [sp, #4]
 8018e7c:	463a      	mov	r2, r7
 8018e7e:	4616      	mov	r6, r2
 8018e80:	7830      	ldrb	r0, [r6, #0]
 8018e82:	3201      	adds	r2, #1
 8018e84:	f7ff ff9f 	bl	8018dc6 <__hexdig_fun>
 8018e88:	2800      	cmp	r0, #0
 8018e8a:	d1f8      	bne.n	8018e7e <__gethex+0x8e>
 8018e8c:	4652      	mov	r2, sl
 8018e8e:	4630      	mov	r0, r6
 8018e90:	9903      	ldr	r1, [sp, #12]
 8018e92:	f001 f927 	bl	801a0e4 <strncmp>
 8018e96:	b980      	cbnz	r0, 8018eba <__gethex+0xca>
 8018e98:	b94d      	cbnz	r5, 8018eae <__gethex+0xbe>
 8018e9a:	eb06 050a 	add.w	r5, r6, sl
 8018e9e:	462a      	mov	r2, r5
 8018ea0:	4616      	mov	r6, r2
 8018ea2:	7830      	ldrb	r0, [r6, #0]
 8018ea4:	3201      	adds	r2, #1
 8018ea6:	f7ff ff8e 	bl	8018dc6 <__hexdig_fun>
 8018eaa:	2800      	cmp	r0, #0
 8018eac:	d1f8      	bne.n	8018ea0 <__gethex+0xb0>
 8018eae:	1bad      	subs	r5, r5, r6
 8018eb0:	00ad      	lsls	r5, r5, #2
 8018eb2:	e004      	b.n	8018ebe <__gethex+0xce>
 8018eb4:	2400      	movs	r4, #0
 8018eb6:	4625      	mov	r5, r4
 8018eb8:	e7e0      	b.n	8018e7c <__gethex+0x8c>
 8018eba:	2d00      	cmp	r5, #0
 8018ebc:	d1f7      	bne.n	8018eae <__gethex+0xbe>
 8018ebe:	7833      	ldrb	r3, [r6, #0]
 8018ec0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018ec4:	2b50      	cmp	r3, #80	; 0x50
 8018ec6:	d139      	bne.n	8018f3c <__gethex+0x14c>
 8018ec8:	7873      	ldrb	r3, [r6, #1]
 8018eca:	2b2b      	cmp	r3, #43	; 0x2b
 8018ecc:	d02a      	beq.n	8018f24 <__gethex+0x134>
 8018ece:	2b2d      	cmp	r3, #45	; 0x2d
 8018ed0:	d02c      	beq.n	8018f2c <__gethex+0x13c>
 8018ed2:	f04f 0900 	mov.w	r9, #0
 8018ed6:	1c71      	adds	r1, r6, #1
 8018ed8:	7808      	ldrb	r0, [r1, #0]
 8018eda:	f7ff ff74 	bl	8018dc6 <__hexdig_fun>
 8018ede:	1e43      	subs	r3, r0, #1
 8018ee0:	b2db      	uxtb	r3, r3
 8018ee2:	2b18      	cmp	r3, #24
 8018ee4:	d82a      	bhi.n	8018f3c <__gethex+0x14c>
 8018ee6:	f1a0 0210 	sub.w	r2, r0, #16
 8018eea:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018eee:	f7ff ff6a 	bl	8018dc6 <__hexdig_fun>
 8018ef2:	1e43      	subs	r3, r0, #1
 8018ef4:	b2db      	uxtb	r3, r3
 8018ef6:	2b18      	cmp	r3, #24
 8018ef8:	d91b      	bls.n	8018f32 <__gethex+0x142>
 8018efa:	f1b9 0f00 	cmp.w	r9, #0
 8018efe:	d000      	beq.n	8018f02 <__gethex+0x112>
 8018f00:	4252      	negs	r2, r2
 8018f02:	4415      	add	r5, r2
 8018f04:	f8cb 1000 	str.w	r1, [fp]
 8018f08:	b1d4      	cbz	r4, 8018f40 <__gethex+0x150>
 8018f0a:	9b01      	ldr	r3, [sp, #4]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	bf14      	ite	ne
 8018f10:	2700      	movne	r7, #0
 8018f12:	2706      	moveq	r7, #6
 8018f14:	4638      	mov	r0, r7
 8018f16:	b00b      	add	sp, #44	; 0x2c
 8018f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f1c:	463e      	mov	r6, r7
 8018f1e:	4625      	mov	r5, r4
 8018f20:	2401      	movs	r4, #1
 8018f22:	e7cc      	b.n	8018ebe <__gethex+0xce>
 8018f24:	f04f 0900 	mov.w	r9, #0
 8018f28:	1cb1      	adds	r1, r6, #2
 8018f2a:	e7d5      	b.n	8018ed8 <__gethex+0xe8>
 8018f2c:	f04f 0901 	mov.w	r9, #1
 8018f30:	e7fa      	b.n	8018f28 <__gethex+0x138>
 8018f32:	230a      	movs	r3, #10
 8018f34:	fb03 0202 	mla	r2, r3, r2, r0
 8018f38:	3a10      	subs	r2, #16
 8018f3a:	e7d6      	b.n	8018eea <__gethex+0xfa>
 8018f3c:	4631      	mov	r1, r6
 8018f3e:	e7e1      	b.n	8018f04 <__gethex+0x114>
 8018f40:	4621      	mov	r1, r4
 8018f42:	1bf3      	subs	r3, r6, r7
 8018f44:	3b01      	subs	r3, #1
 8018f46:	2b07      	cmp	r3, #7
 8018f48:	dc0a      	bgt.n	8018f60 <__gethex+0x170>
 8018f4a:	9802      	ldr	r0, [sp, #8]
 8018f4c:	f000 fa90 	bl	8019470 <_Balloc>
 8018f50:	4604      	mov	r4, r0
 8018f52:	b940      	cbnz	r0, 8018f66 <__gethex+0x176>
 8018f54:	4602      	mov	r2, r0
 8018f56:	21de      	movs	r1, #222	; 0xde
 8018f58:	4b62      	ldr	r3, [pc, #392]	; (80190e4 <__gethex+0x2f4>)
 8018f5a:	4863      	ldr	r0, [pc, #396]	; (80190e8 <__gethex+0x2f8>)
 8018f5c:	f001 f8e2 	bl	801a124 <__assert_func>
 8018f60:	3101      	adds	r1, #1
 8018f62:	105b      	asrs	r3, r3, #1
 8018f64:	e7ef      	b.n	8018f46 <__gethex+0x156>
 8018f66:	f04f 0b00 	mov.w	fp, #0
 8018f6a:	f100 0914 	add.w	r9, r0, #20
 8018f6e:	f1ca 0301 	rsb	r3, sl, #1
 8018f72:	f8cd 9010 	str.w	r9, [sp, #16]
 8018f76:	f8cd b004 	str.w	fp, [sp, #4]
 8018f7a:	9308      	str	r3, [sp, #32]
 8018f7c:	42b7      	cmp	r7, r6
 8018f7e:	d33f      	bcc.n	8019000 <__gethex+0x210>
 8018f80:	9f04      	ldr	r7, [sp, #16]
 8018f82:	9b01      	ldr	r3, [sp, #4]
 8018f84:	f847 3b04 	str.w	r3, [r7], #4
 8018f88:	eba7 0709 	sub.w	r7, r7, r9
 8018f8c:	10bf      	asrs	r7, r7, #2
 8018f8e:	6127      	str	r7, [r4, #16]
 8018f90:	4618      	mov	r0, r3
 8018f92:	f000 fb63 	bl	801965c <__hi0bits>
 8018f96:	017f      	lsls	r7, r7, #5
 8018f98:	f8d8 6000 	ldr.w	r6, [r8]
 8018f9c:	1a3f      	subs	r7, r7, r0
 8018f9e:	42b7      	cmp	r7, r6
 8018fa0:	dd62      	ble.n	8019068 <__gethex+0x278>
 8018fa2:	1bbf      	subs	r7, r7, r6
 8018fa4:	4639      	mov	r1, r7
 8018fa6:	4620      	mov	r0, r4
 8018fa8:	f000 fef9 	bl	8019d9e <__any_on>
 8018fac:	4682      	mov	sl, r0
 8018fae:	b1a8      	cbz	r0, 8018fdc <__gethex+0x1ec>
 8018fb0:	f04f 0a01 	mov.w	sl, #1
 8018fb4:	1e7b      	subs	r3, r7, #1
 8018fb6:	1159      	asrs	r1, r3, #5
 8018fb8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018fbc:	f003 021f 	and.w	r2, r3, #31
 8018fc0:	fa0a f202 	lsl.w	r2, sl, r2
 8018fc4:	420a      	tst	r2, r1
 8018fc6:	d009      	beq.n	8018fdc <__gethex+0x1ec>
 8018fc8:	4553      	cmp	r3, sl
 8018fca:	dd05      	ble.n	8018fd8 <__gethex+0x1e8>
 8018fcc:	4620      	mov	r0, r4
 8018fce:	1eb9      	subs	r1, r7, #2
 8018fd0:	f000 fee5 	bl	8019d9e <__any_on>
 8018fd4:	2800      	cmp	r0, #0
 8018fd6:	d144      	bne.n	8019062 <__gethex+0x272>
 8018fd8:	f04f 0a02 	mov.w	sl, #2
 8018fdc:	4639      	mov	r1, r7
 8018fde:	4620      	mov	r0, r4
 8018fe0:	f7ff fe9e 	bl	8018d20 <rshift>
 8018fe4:	443d      	add	r5, r7
 8018fe6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018fea:	42ab      	cmp	r3, r5
 8018fec:	da4a      	bge.n	8019084 <__gethex+0x294>
 8018fee:	4621      	mov	r1, r4
 8018ff0:	9802      	ldr	r0, [sp, #8]
 8018ff2:	f000 fa7d 	bl	80194f0 <_Bfree>
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018ffa:	27a3      	movs	r7, #163	; 0xa3
 8018ffc:	6013      	str	r3, [r2, #0]
 8018ffe:	e789      	b.n	8018f14 <__gethex+0x124>
 8019000:	1e73      	subs	r3, r6, #1
 8019002:	9a07      	ldr	r2, [sp, #28]
 8019004:	9305      	str	r3, [sp, #20]
 8019006:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801900a:	4293      	cmp	r3, r2
 801900c:	d019      	beq.n	8019042 <__gethex+0x252>
 801900e:	f1bb 0f20 	cmp.w	fp, #32
 8019012:	d107      	bne.n	8019024 <__gethex+0x234>
 8019014:	9b04      	ldr	r3, [sp, #16]
 8019016:	9a01      	ldr	r2, [sp, #4]
 8019018:	f843 2b04 	str.w	r2, [r3], #4
 801901c:	9304      	str	r3, [sp, #16]
 801901e:	2300      	movs	r3, #0
 8019020:	469b      	mov	fp, r3
 8019022:	9301      	str	r3, [sp, #4]
 8019024:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8019028:	f7ff fecd 	bl	8018dc6 <__hexdig_fun>
 801902c:	9b01      	ldr	r3, [sp, #4]
 801902e:	f000 000f 	and.w	r0, r0, #15
 8019032:	fa00 f00b 	lsl.w	r0, r0, fp
 8019036:	4303      	orrs	r3, r0
 8019038:	9301      	str	r3, [sp, #4]
 801903a:	f10b 0b04 	add.w	fp, fp, #4
 801903e:	9b05      	ldr	r3, [sp, #20]
 8019040:	e00d      	b.n	801905e <__gethex+0x26e>
 8019042:	9b05      	ldr	r3, [sp, #20]
 8019044:	9a08      	ldr	r2, [sp, #32]
 8019046:	4413      	add	r3, r2
 8019048:	42bb      	cmp	r3, r7
 801904a:	d3e0      	bcc.n	801900e <__gethex+0x21e>
 801904c:	4618      	mov	r0, r3
 801904e:	4652      	mov	r2, sl
 8019050:	9903      	ldr	r1, [sp, #12]
 8019052:	9309      	str	r3, [sp, #36]	; 0x24
 8019054:	f001 f846 	bl	801a0e4 <strncmp>
 8019058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801905a:	2800      	cmp	r0, #0
 801905c:	d1d7      	bne.n	801900e <__gethex+0x21e>
 801905e:	461e      	mov	r6, r3
 8019060:	e78c      	b.n	8018f7c <__gethex+0x18c>
 8019062:	f04f 0a03 	mov.w	sl, #3
 8019066:	e7b9      	b.n	8018fdc <__gethex+0x1ec>
 8019068:	da09      	bge.n	801907e <__gethex+0x28e>
 801906a:	1bf7      	subs	r7, r6, r7
 801906c:	4621      	mov	r1, r4
 801906e:	463a      	mov	r2, r7
 8019070:	9802      	ldr	r0, [sp, #8]
 8019072:	f000 fc55 	bl	8019920 <__lshift>
 8019076:	4604      	mov	r4, r0
 8019078:	1bed      	subs	r5, r5, r7
 801907a:	f100 0914 	add.w	r9, r0, #20
 801907e:	f04f 0a00 	mov.w	sl, #0
 8019082:	e7b0      	b.n	8018fe6 <__gethex+0x1f6>
 8019084:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8019088:	42a8      	cmp	r0, r5
 801908a:	dd71      	ble.n	8019170 <__gethex+0x380>
 801908c:	1b45      	subs	r5, r0, r5
 801908e:	42ae      	cmp	r6, r5
 8019090:	dc34      	bgt.n	80190fc <__gethex+0x30c>
 8019092:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019096:	2b02      	cmp	r3, #2
 8019098:	d028      	beq.n	80190ec <__gethex+0x2fc>
 801909a:	2b03      	cmp	r3, #3
 801909c:	d02a      	beq.n	80190f4 <__gethex+0x304>
 801909e:	2b01      	cmp	r3, #1
 80190a0:	d115      	bne.n	80190ce <__gethex+0x2de>
 80190a2:	42ae      	cmp	r6, r5
 80190a4:	d113      	bne.n	80190ce <__gethex+0x2de>
 80190a6:	2e01      	cmp	r6, #1
 80190a8:	d10b      	bne.n	80190c2 <__gethex+0x2d2>
 80190aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80190ae:	9a06      	ldr	r2, [sp, #24]
 80190b0:	2762      	movs	r7, #98	; 0x62
 80190b2:	6013      	str	r3, [r2, #0]
 80190b4:	2301      	movs	r3, #1
 80190b6:	6123      	str	r3, [r4, #16]
 80190b8:	f8c9 3000 	str.w	r3, [r9]
 80190bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80190be:	601c      	str	r4, [r3, #0]
 80190c0:	e728      	b.n	8018f14 <__gethex+0x124>
 80190c2:	4620      	mov	r0, r4
 80190c4:	1e71      	subs	r1, r6, #1
 80190c6:	f000 fe6a 	bl	8019d9e <__any_on>
 80190ca:	2800      	cmp	r0, #0
 80190cc:	d1ed      	bne.n	80190aa <__gethex+0x2ba>
 80190ce:	4621      	mov	r1, r4
 80190d0:	9802      	ldr	r0, [sp, #8]
 80190d2:	f000 fa0d 	bl	80194f0 <_Bfree>
 80190d6:	2300      	movs	r3, #0
 80190d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80190da:	2750      	movs	r7, #80	; 0x50
 80190dc:	6013      	str	r3, [r2, #0]
 80190de:	e719      	b.n	8018f14 <__gethex+0x124>
 80190e0:	0801acb0 	.word	0x0801acb0
 80190e4:	0801ac34 	.word	0x0801ac34
 80190e8:	0801ac45 	.word	0x0801ac45
 80190ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d1ed      	bne.n	80190ce <__gethex+0x2de>
 80190f2:	e7da      	b.n	80190aa <__gethex+0x2ba>
 80190f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d1d7      	bne.n	80190aa <__gethex+0x2ba>
 80190fa:	e7e8      	b.n	80190ce <__gethex+0x2de>
 80190fc:	1e6f      	subs	r7, r5, #1
 80190fe:	f1ba 0f00 	cmp.w	sl, #0
 8019102:	d132      	bne.n	801916a <__gethex+0x37a>
 8019104:	b127      	cbz	r7, 8019110 <__gethex+0x320>
 8019106:	4639      	mov	r1, r7
 8019108:	4620      	mov	r0, r4
 801910a:	f000 fe48 	bl	8019d9e <__any_on>
 801910e:	4682      	mov	sl, r0
 8019110:	2101      	movs	r1, #1
 8019112:	117b      	asrs	r3, r7, #5
 8019114:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8019118:	f007 071f 	and.w	r7, r7, #31
 801911c:	fa01 f707 	lsl.w	r7, r1, r7
 8019120:	421f      	tst	r7, r3
 8019122:	f04f 0702 	mov.w	r7, #2
 8019126:	4629      	mov	r1, r5
 8019128:	4620      	mov	r0, r4
 801912a:	bf18      	it	ne
 801912c:	f04a 0a02 	orrne.w	sl, sl, #2
 8019130:	1b76      	subs	r6, r6, r5
 8019132:	f7ff fdf5 	bl	8018d20 <rshift>
 8019136:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801913a:	f1ba 0f00 	cmp.w	sl, #0
 801913e:	d048      	beq.n	80191d2 <__gethex+0x3e2>
 8019140:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019144:	2b02      	cmp	r3, #2
 8019146:	d015      	beq.n	8019174 <__gethex+0x384>
 8019148:	2b03      	cmp	r3, #3
 801914a:	d017      	beq.n	801917c <__gethex+0x38c>
 801914c:	2b01      	cmp	r3, #1
 801914e:	d109      	bne.n	8019164 <__gethex+0x374>
 8019150:	f01a 0f02 	tst.w	sl, #2
 8019154:	d006      	beq.n	8019164 <__gethex+0x374>
 8019156:	f8d9 0000 	ldr.w	r0, [r9]
 801915a:	ea4a 0a00 	orr.w	sl, sl, r0
 801915e:	f01a 0f01 	tst.w	sl, #1
 8019162:	d10e      	bne.n	8019182 <__gethex+0x392>
 8019164:	f047 0710 	orr.w	r7, r7, #16
 8019168:	e033      	b.n	80191d2 <__gethex+0x3e2>
 801916a:	f04f 0a01 	mov.w	sl, #1
 801916e:	e7cf      	b.n	8019110 <__gethex+0x320>
 8019170:	2701      	movs	r7, #1
 8019172:	e7e2      	b.n	801913a <__gethex+0x34a>
 8019174:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019176:	f1c3 0301 	rsb	r3, r3, #1
 801917a:	9315      	str	r3, [sp, #84]	; 0x54
 801917c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801917e:	2b00      	cmp	r3, #0
 8019180:	d0f0      	beq.n	8019164 <__gethex+0x374>
 8019182:	f04f 0c00 	mov.w	ip, #0
 8019186:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801918a:	f104 0314 	add.w	r3, r4, #20
 801918e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8019192:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8019196:	4618      	mov	r0, r3
 8019198:	f853 2b04 	ldr.w	r2, [r3], #4
 801919c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80191a0:	d01c      	beq.n	80191dc <__gethex+0x3ec>
 80191a2:	3201      	adds	r2, #1
 80191a4:	6002      	str	r2, [r0, #0]
 80191a6:	2f02      	cmp	r7, #2
 80191a8:	f104 0314 	add.w	r3, r4, #20
 80191ac:	d13d      	bne.n	801922a <__gethex+0x43a>
 80191ae:	f8d8 2000 	ldr.w	r2, [r8]
 80191b2:	3a01      	subs	r2, #1
 80191b4:	42b2      	cmp	r2, r6
 80191b6:	d10a      	bne.n	80191ce <__gethex+0x3de>
 80191b8:	2201      	movs	r2, #1
 80191ba:	1171      	asrs	r1, r6, #5
 80191bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80191c0:	f006 061f 	and.w	r6, r6, #31
 80191c4:	fa02 f606 	lsl.w	r6, r2, r6
 80191c8:	421e      	tst	r6, r3
 80191ca:	bf18      	it	ne
 80191cc:	4617      	movne	r7, r2
 80191ce:	f047 0720 	orr.w	r7, r7, #32
 80191d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80191d4:	601c      	str	r4, [r3, #0]
 80191d6:	9b06      	ldr	r3, [sp, #24]
 80191d8:	601d      	str	r5, [r3, #0]
 80191da:	e69b      	b.n	8018f14 <__gethex+0x124>
 80191dc:	4299      	cmp	r1, r3
 80191de:	f843 cc04 	str.w	ip, [r3, #-4]
 80191e2:	d8d8      	bhi.n	8019196 <__gethex+0x3a6>
 80191e4:	68a3      	ldr	r3, [r4, #8]
 80191e6:	459b      	cmp	fp, r3
 80191e8:	db17      	blt.n	801921a <__gethex+0x42a>
 80191ea:	6861      	ldr	r1, [r4, #4]
 80191ec:	9802      	ldr	r0, [sp, #8]
 80191ee:	3101      	adds	r1, #1
 80191f0:	f000 f93e 	bl	8019470 <_Balloc>
 80191f4:	4681      	mov	r9, r0
 80191f6:	b918      	cbnz	r0, 8019200 <__gethex+0x410>
 80191f8:	4602      	mov	r2, r0
 80191fa:	2184      	movs	r1, #132	; 0x84
 80191fc:	4b19      	ldr	r3, [pc, #100]	; (8019264 <__gethex+0x474>)
 80191fe:	e6ac      	b.n	8018f5a <__gethex+0x16a>
 8019200:	6922      	ldr	r2, [r4, #16]
 8019202:	f104 010c 	add.w	r1, r4, #12
 8019206:	3202      	adds	r2, #2
 8019208:	0092      	lsls	r2, r2, #2
 801920a:	300c      	adds	r0, #12
 801920c:	f7fc ff72 	bl	80160f4 <memcpy>
 8019210:	4621      	mov	r1, r4
 8019212:	9802      	ldr	r0, [sp, #8]
 8019214:	f000 f96c 	bl	80194f0 <_Bfree>
 8019218:	464c      	mov	r4, r9
 801921a:	6923      	ldr	r3, [r4, #16]
 801921c:	1c5a      	adds	r2, r3, #1
 801921e:	6122      	str	r2, [r4, #16]
 8019220:	2201      	movs	r2, #1
 8019222:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019226:	615a      	str	r2, [r3, #20]
 8019228:	e7bd      	b.n	80191a6 <__gethex+0x3b6>
 801922a:	6922      	ldr	r2, [r4, #16]
 801922c:	455a      	cmp	r2, fp
 801922e:	dd0b      	ble.n	8019248 <__gethex+0x458>
 8019230:	2101      	movs	r1, #1
 8019232:	4620      	mov	r0, r4
 8019234:	f7ff fd74 	bl	8018d20 <rshift>
 8019238:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801923c:	3501      	adds	r5, #1
 801923e:	42ab      	cmp	r3, r5
 8019240:	f6ff aed5 	blt.w	8018fee <__gethex+0x1fe>
 8019244:	2701      	movs	r7, #1
 8019246:	e7c2      	b.n	80191ce <__gethex+0x3de>
 8019248:	f016 061f 	ands.w	r6, r6, #31
 801924c:	d0fa      	beq.n	8019244 <__gethex+0x454>
 801924e:	449a      	add	sl, r3
 8019250:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8019254:	f000 fa02 	bl	801965c <__hi0bits>
 8019258:	f1c6 0620 	rsb	r6, r6, #32
 801925c:	42b0      	cmp	r0, r6
 801925e:	dbe7      	blt.n	8019230 <__gethex+0x440>
 8019260:	e7f0      	b.n	8019244 <__gethex+0x454>
 8019262:	bf00      	nop
 8019264:	0801ac34 	.word	0x0801ac34

08019268 <L_shift>:
 8019268:	f1c2 0208 	rsb	r2, r2, #8
 801926c:	0092      	lsls	r2, r2, #2
 801926e:	b570      	push	{r4, r5, r6, lr}
 8019270:	f1c2 0620 	rsb	r6, r2, #32
 8019274:	6843      	ldr	r3, [r0, #4]
 8019276:	6804      	ldr	r4, [r0, #0]
 8019278:	fa03 f506 	lsl.w	r5, r3, r6
 801927c:	432c      	orrs	r4, r5
 801927e:	40d3      	lsrs	r3, r2
 8019280:	6004      	str	r4, [r0, #0]
 8019282:	f840 3f04 	str.w	r3, [r0, #4]!
 8019286:	4288      	cmp	r0, r1
 8019288:	d3f4      	bcc.n	8019274 <L_shift+0xc>
 801928a:	bd70      	pop	{r4, r5, r6, pc}

0801928c <__match>:
 801928c:	b530      	push	{r4, r5, lr}
 801928e:	6803      	ldr	r3, [r0, #0]
 8019290:	3301      	adds	r3, #1
 8019292:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019296:	b914      	cbnz	r4, 801929e <__match+0x12>
 8019298:	6003      	str	r3, [r0, #0]
 801929a:	2001      	movs	r0, #1
 801929c:	bd30      	pop	{r4, r5, pc}
 801929e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80192a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80192a6:	2d19      	cmp	r5, #25
 80192a8:	bf98      	it	ls
 80192aa:	3220      	addls	r2, #32
 80192ac:	42a2      	cmp	r2, r4
 80192ae:	d0f0      	beq.n	8019292 <__match+0x6>
 80192b0:	2000      	movs	r0, #0
 80192b2:	e7f3      	b.n	801929c <__match+0x10>

080192b4 <__hexnan>:
 80192b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192b8:	2500      	movs	r5, #0
 80192ba:	680b      	ldr	r3, [r1, #0]
 80192bc:	4682      	mov	sl, r0
 80192be:	115e      	asrs	r6, r3, #5
 80192c0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80192c4:	f013 031f 	ands.w	r3, r3, #31
 80192c8:	bf18      	it	ne
 80192ca:	3604      	addne	r6, #4
 80192cc:	1f37      	subs	r7, r6, #4
 80192ce:	4690      	mov	r8, r2
 80192d0:	46b9      	mov	r9, r7
 80192d2:	463c      	mov	r4, r7
 80192d4:	46ab      	mov	fp, r5
 80192d6:	b087      	sub	sp, #28
 80192d8:	6801      	ldr	r1, [r0, #0]
 80192da:	9301      	str	r3, [sp, #4]
 80192dc:	f846 5c04 	str.w	r5, [r6, #-4]
 80192e0:	9502      	str	r5, [sp, #8]
 80192e2:	784a      	ldrb	r2, [r1, #1]
 80192e4:	1c4b      	adds	r3, r1, #1
 80192e6:	9303      	str	r3, [sp, #12]
 80192e8:	b342      	cbz	r2, 801933c <__hexnan+0x88>
 80192ea:	4610      	mov	r0, r2
 80192ec:	9105      	str	r1, [sp, #20]
 80192ee:	9204      	str	r2, [sp, #16]
 80192f0:	f7ff fd69 	bl	8018dc6 <__hexdig_fun>
 80192f4:	2800      	cmp	r0, #0
 80192f6:	d14f      	bne.n	8019398 <__hexnan+0xe4>
 80192f8:	9a04      	ldr	r2, [sp, #16]
 80192fa:	9905      	ldr	r1, [sp, #20]
 80192fc:	2a20      	cmp	r2, #32
 80192fe:	d818      	bhi.n	8019332 <__hexnan+0x7e>
 8019300:	9b02      	ldr	r3, [sp, #8]
 8019302:	459b      	cmp	fp, r3
 8019304:	dd13      	ble.n	801932e <__hexnan+0x7a>
 8019306:	454c      	cmp	r4, r9
 8019308:	d206      	bcs.n	8019318 <__hexnan+0x64>
 801930a:	2d07      	cmp	r5, #7
 801930c:	dc04      	bgt.n	8019318 <__hexnan+0x64>
 801930e:	462a      	mov	r2, r5
 8019310:	4649      	mov	r1, r9
 8019312:	4620      	mov	r0, r4
 8019314:	f7ff ffa8 	bl	8019268 <L_shift>
 8019318:	4544      	cmp	r4, r8
 801931a:	d950      	bls.n	80193be <__hexnan+0x10a>
 801931c:	2300      	movs	r3, #0
 801931e:	f1a4 0904 	sub.w	r9, r4, #4
 8019322:	f844 3c04 	str.w	r3, [r4, #-4]
 8019326:	461d      	mov	r5, r3
 8019328:	464c      	mov	r4, r9
 801932a:	f8cd b008 	str.w	fp, [sp, #8]
 801932e:	9903      	ldr	r1, [sp, #12]
 8019330:	e7d7      	b.n	80192e2 <__hexnan+0x2e>
 8019332:	2a29      	cmp	r2, #41	; 0x29
 8019334:	d156      	bne.n	80193e4 <__hexnan+0x130>
 8019336:	3102      	adds	r1, #2
 8019338:	f8ca 1000 	str.w	r1, [sl]
 801933c:	f1bb 0f00 	cmp.w	fp, #0
 8019340:	d050      	beq.n	80193e4 <__hexnan+0x130>
 8019342:	454c      	cmp	r4, r9
 8019344:	d206      	bcs.n	8019354 <__hexnan+0xa0>
 8019346:	2d07      	cmp	r5, #7
 8019348:	dc04      	bgt.n	8019354 <__hexnan+0xa0>
 801934a:	462a      	mov	r2, r5
 801934c:	4649      	mov	r1, r9
 801934e:	4620      	mov	r0, r4
 8019350:	f7ff ff8a 	bl	8019268 <L_shift>
 8019354:	4544      	cmp	r4, r8
 8019356:	d934      	bls.n	80193c2 <__hexnan+0x10e>
 8019358:	4623      	mov	r3, r4
 801935a:	f1a8 0204 	sub.w	r2, r8, #4
 801935e:	f853 1b04 	ldr.w	r1, [r3], #4
 8019362:	429f      	cmp	r7, r3
 8019364:	f842 1f04 	str.w	r1, [r2, #4]!
 8019368:	d2f9      	bcs.n	801935e <__hexnan+0xaa>
 801936a:	1b3b      	subs	r3, r7, r4
 801936c:	f023 0303 	bic.w	r3, r3, #3
 8019370:	3304      	adds	r3, #4
 8019372:	3401      	adds	r4, #1
 8019374:	3e03      	subs	r6, #3
 8019376:	42b4      	cmp	r4, r6
 8019378:	bf88      	it	hi
 801937a:	2304      	movhi	r3, #4
 801937c:	2200      	movs	r2, #0
 801937e:	4443      	add	r3, r8
 8019380:	f843 2b04 	str.w	r2, [r3], #4
 8019384:	429f      	cmp	r7, r3
 8019386:	d2fb      	bcs.n	8019380 <__hexnan+0xcc>
 8019388:	683b      	ldr	r3, [r7, #0]
 801938a:	b91b      	cbnz	r3, 8019394 <__hexnan+0xe0>
 801938c:	4547      	cmp	r7, r8
 801938e:	d127      	bne.n	80193e0 <__hexnan+0x12c>
 8019390:	2301      	movs	r3, #1
 8019392:	603b      	str	r3, [r7, #0]
 8019394:	2005      	movs	r0, #5
 8019396:	e026      	b.n	80193e6 <__hexnan+0x132>
 8019398:	3501      	adds	r5, #1
 801939a:	2d08      	cmp	r5, #8
 801939c:	f10b 0b01 	add.w	fp, fp, #1
 80193a0:	dd06      	ble.n	80193b0 <__hexnan+0xfc>
 80193a2:	4544      	cmp	r4, r8
 80193a4:	d9c3      	bls.n	801932e <__hexnan+0x7a>
 80193a6:	2300      	movs	r3, #0
 80193a8:	2501      	movs	r5, #1
 80193aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80193ae:	3c04      	subs	r4, #4
 80193b0:	6822      	ldr	r2, [r4, #0]
 80193b2:	f000 000f 	and.w	r0, r0, #15
 80193b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80193ba:	6022      	str	r2, [r4, #0]
 80193bc:	e7b7      	b.n	801932e <__hexnan+0x7a>
 80193be:	2508      	movs	r5, #8
 80193c0:	e7b5      	b.n	801932e <__hexnan+0x7a>
 80193c2:	9b01      	ldr	r3, [sp, #4]
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	d0df      	beq.n	8019388 <__hexnan+0xd4>
 80193c8:	f04f 32ff 	mov.w	r2, #4294967295
 80193cc:	f1c3 0320 	rsb	r3, r3, #32
 80193d0:	fa22 f303 	lsr.w	r3, r2, r3
 80193d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80193d8:	401a      	ands	r2, r3
 80193da:	f846 2c04 	str.w	r2, [r6, #-4]
 80193de:	e7d3      	b.n	8019388 <__hexnan+0xd4>
 80193e0:	3f04      	subs	r7, #4
 80193e2:	e7d1      	b.n	8019388 <__hexnan+0xd4>
 80193e4:	2004      	movs	r0, #4
 80193e6:	b007      	add	sp, #28
 80193e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080193ec <_localeconv_r>:
 80193ec:	4800      	ldr	r0, [pc, #0]	; (80193f0 <_localeconv_r+0x4>)
 80193ee:	4770      	bx	lr
 80193f0:	20000390 	.word	0x20000390

080193f4 <_lseek_r>:
 80193f4:	b538      	push	{r3, r4, r5, lr}
 80193f6:	4604      	mov	r4, r0
 80193f8:	4608      	mov	r0, r1
 80193fa:	4611      	mov	r1, r2
 80193fc:	2200      	movs	r2, #0
 80193fe:	4d05      	ldr	r5, [pc, #20]	; (8019414 <_lseek_r+0x20>)
 8019400:	602a      	str	r2, [r5, #0]
 8019402:	461a      	mov	r2, r3
 8019404:	f7ec fd56 	bl	8005eb4 <_lseek>
 8019408:	1c43      	adds	r3, r0, #1
 801940a:	d102      	bne.n	8019412 <_lseek_r+0x1e>
 801940c:	682b      	ldr	r3, [r5, #0]
 801940e:	b103      	cbz	r3, 8019412 <_lseek_r+0x1e>
 8019410:	6023      	str	r3, [r4, #0]
 8019412:	bd38      	pop	{r3, r4, r5, pc}
 8019414:	2000e494 	.word	0x2000e494

08019418 <__ascii_mbtowc>:
 8019418:	b082      	sub	sp, #8
 801941a:	b901      	cbnz	r1, 801941e <__ascii_mbtowc+0x6>
 801941c:	a901      	add	r1, sp, #4
 801941e:	b142      	cbz	r2, 8019432 <__ascii_mbtowc+0x1a>
 8019420:	b14b      	cbz	r3, 8019436 <__ascii_mbtowc+0x1e>
 8019422:	7813      	ldrb	r3, [r2, #0]
 8019424:	600b      	str	r3, [r1, #0]
 8019426:	7812      	ldrb	r2, [r2, #0]
 8019428:	1e10      	subs	r0, r2, #0
 801942a:	bf18      	it	ne
 801942c:	2001      	movne	r0, #1
 801942e:	b002      	add	sp, #8
 8019430:	4770      	bx	lr
 8019432:	4610      	mov	r0, r2
 8019434:	e7fb      	b.n	801942e <__ascii_mbtowc+0x16>
 8019436:	f06f 0001 	mvn.w	r0, #1
 801943a:	e7f8      	b.n	801942e <__ascii_mbtowc+0x16>

0801943c <memchr>:
 801943c:	4603      	mov	r3, r0
 801943e:	b510      	push	{r4, lr}
 8019440:	b2c9      	uxtb	r1, r1
 8019442:	4402      	add	r2, r0
 8019444:	4293      	cmp	r3, r2
 8019446:	4618      	mov	r0, r3
 8019448:	d101      	bne.n	801944e <memchr+0x12>
 801944a:	2000      	movs	r0, #0
 801944c:	e003      	b.n	8019456 <memchr+0x1a>
 801944e:	7804      	ldrb	r4, [r0, #0]
 8019450:	3301      	adds	r3, #1
 8019452:	428c      	cmp	r4, r1
 8019454:	d1f6      	bne.n	8019444 <memchr+0x8>
 8019456:	bd10      	pop	{r4, pc}

08019458 <__malloc_lock>:
 8019458:	4801      	ldr	r0, [pc, #4]	; (8019460 <__malloc_lock+0x8>)
 801945a:	f7fc be38 	b.w	80160ce <__retarget_lock_acquire_recursive>
 801945e:	bf00      	nop
 8019460:	2000e48c 	.word	0x2000e48c

08019464 <__malloc_unlock>:
 8019464:	4801      	ldr	r0, [pc, #4]	; (801946c <__malloc_unlock+0x8>)
 8019466:	f7fc be33 	b.w	80160d0 <__retarget_lock_release_recursive>
 801946a:	bf00      	nop
 801946c:	2000e48c 	.word	0x2000e48c

08019470 <_Balloc>:
 8019470:	b570      	push	{r4, r5, r6, lr}
 8019472:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8019474:	4604      	mov	r4, r0
 8019476:	460d      	mov	r5, r1
 8019478:	b976      	cbnz	r6, 8019498 <_Balloc+0x28>
 801947a:	2010      	movs	r0, #16
 801947c:	f7fc fe2a 	bl	80160d4 <malloc>
 8019480:	4602      	mov	r2, r0
 8019482:	6260      	str	r0, [r4, #36]	; 0x24
 8019484:	b920      	cbnz	r0, 8019490 <_Balloc+0x20>
 8019486:	2166      	movs	r1, #102	; 0x66
 8019488:	4b17      	ldr	r3, [pc, #92]	; (80194e8 <_Balloc+0x78>)
 801948a:	4818      	ldr	r0, [pc, #96]	; (80194ec <_Balloc+0x7c>)
 801948c:	f000 fe4a 	bl	801a124 <__assert_func>
 8019490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019494:	6006      	str	r6, [r0, #0]
 8019496:	60c6      	str	r6, [r0, #12]
 8019498:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801949a:	68f3      	ldr	r3, [r6, #12]
 801949c:	b183      	cbz	r3, 80194c0 <_Balloc+0x50>
 801949e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80194a0:	68db      	ldr	r3, [r3, #12]
 80194a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80194a6:	b9b8      	cbnz	r0, 80194d8 <_Balloc+0x68>
 80194a8:	2101      	movs	r1, #1
 80194aa:	fa01 f605 	lsl.w	r6, r1, r5
 80194ae:	1d72      	adds	r2, r6, #5
 80194b0:	4620      	mov	r0, r4
 80194b2:	0092      	lsls	r2, r2, #2
 80194b4:	f000 fc94 	bl	8019de0 <_calloc_r>
 80194b8:	b160      	cbz	r0, 80194d4 <_Balloc+0x64>
 80194ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80194be:	e00e      	b.n	80194de <_Balloc+0x6e>
 80194c0:	2221      	movs	r2, #33	; 0x21
 80194c2:	2104      	movs	r1, #4
 80194c4:	4620      	mov	r0, r4
 80194c6:	f000 fc8b 	bl	8019de0 <_calloc_r>
 80194ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80194cc:	60f0      	str	r0, [r6, #12]
 80194ce:	68db      	ldr	r3, [r3, #12]
 80194d0:	2b00      	cmp	r3, #0
 80194d2:	d1e4      	bne.n	801949e <_Balloc+0x2e>
 80194d4:	2000      	movs	r0, #0
 80194d6:	bd70      	pop	{r4, r5, r6, pc}
 80194d8:	6802      	ldr	r2, [r0, #0]
 80194da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80194de:	2300      	movs	r3, #0
 80194e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80194e4:	e7f7      	b.n	80194d6 <_Balloc+0x66>
 80194e6:	bf00      	nop
 80194e8:	0801abbe 	.word	0x0801abbe
 80194ec:	0801acc4 	.word	0x0801acc4

080194f0 <_Bfree>:
 80194f0:	b570      	push	{r4, r5, r6, lr}
 80194f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80194f4:	4605      	mov	r5, r0
 80194f6:	460c      	mov	r4, r1
 80194f8:	b976      	cbnz	r6, 8019518 <_Bfree+0x28>
 80194fa:	2010      	movs	r0, #16
 80194fc:	f7fc fdea 	bl	80160d4 <malloc>
 8019500:	4602      	mov	r2, r0
 8019502:	6268      	str	r0, [r5, #36]	; 0x24
 8019504:	b920      	cbnz	r0, 8019510 <_Bfree+0x20>
 8019506:	218a      	movs	r1, #138	; 0x8a
 8019508:	4b08      	ldr	r3, [pc, #32]	; (801952c <_Bfree+0x3c>)
 801950a:	4809      	ldr	r0, [pc, #36]	; (8019530 <_Bfree+0x40>)
 801950c:	f000 fe0a 	bl	801a124 <__assert_func>
 8019510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019514:	6006      	str	r6, [r0, #0]
 8019516:	60c6      	str	r6, [r0, #12]
 8019518:	b13c      	cbz	r4, 801952a <_Bfree+0x3a>
 801951a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801951c:	6862      	ldr	r2, [r4, #4]
 801951e:	68db      	ldr	r3, [r3, #12]
 8019520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019524:	6021      	str	r1, [r4, #0]
 8019526:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801952a:	bd70      	pop	{r4, r5, r6, pc}
 801952c:	0801abbe 	.word	0x0801abbe
 8019530:	0801acc4 	.word	0x0801acc4

08019534 <__multadd>:
 8019534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019538:	4698      	mov	r8, r3
 801953a:	460c      	mov	r4, r1
 801953c:	2300      	movs	r3, #0
 801953e:	690e      	ldr	r6, [r1, #16]
 8019540:	4607      	mov	r7, r0
 8019542:	f101 0014 	add.w	r0, r1, #20
 8019546:	6805      	ldr	r5, [r0, #0]
 8019548:	3301      	adds	r3, #1
 801954a:	b2a9      	uxth	r1, r5
 801954c:	fb02 8101 	mla	r1, r2, r1, r8
 8019550:	0c2d      	lsrs	r5, r5, #16
 8019552:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8019556:	fb02 c505 	mla	r5, r2, r5, ip
 801955a:	b289      	uxth	r1, r1
 801955c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8019560:	429e      	cmp	r6, r3
 8019562:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8019566:	f840 1b04 	str.w	r1, [r0], #4
 801956a:	dcec      	bgt.n	8019546 <__multadd+0x12>
 801956c:	f1b8 0f00 	cmp.w	r8, #0
 8019570:	d022      	beq.n	80195b8 <__multadd+0x84>
 8019572:	68a3      	ldr	r3, [r4, #8]
 8019574:	42b3      	cmp	r3, r6
 8019576:	dc19      	bgt.n	80195ac <__multadd+0x78>
 8019578:	6861      	ldr	r1, [r4, #4]
 801957a:	4638      	mov	r0, r7
 801957c:	3101      	adds	r1, #1
 801957e:	f7ff ff77 	bl	8019470 <_Balloc>
 8019582:	4605      	mov	r5, r0
 8019584:	b928      	cbnz	r0, 8019592 <__multadd+0x5e>
 8019586:	4602      	mov	r2, r0
 8019588:	21b5      	movs	r1, #181	; 0xb5
 801958a:	4b0d      	ldr	r3, [pc, #52]	; (80195c0 <__multadd+0x8c>)
 801958c:	480d      	ldr	r0, [pc, #52]	; (80195c4 <__multadd+0x90>)
 801958e:	f000 fdc9 	bl	801a124 <__assert_func>
 8019592:	6922      	ldr	r2, [r4, #16]
 8019594:	f104 010c 	add.w	r1, r4, #12
 8019598:	3202      	adds	r2, #2
 801959a:	0092      	lsls	r2, r2, #2
 801959c:	300c      	adds	r0, #12
 801959e:	f7fc fda9 	bl	80160f4 <memcpy>
 80195a2:	4621      	mov	r1, r4
 80195a4:	4638      	mov	r0, r7
 80195a6:	f7ff ffa3 	bl	80194f0 <_Bfree>
 80195aa:	462c      	mov	r4, r5
 80195ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80195b0:	3601      	adds	r6, #1
 80195b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80195b6:	6126      	str	r6, [r4, #16]
 80195b8:	4620      	mov	r0, r4
 80195ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80195be:	bf00      	nop
 80195c0:	0801ac34 	.word	0x0801ac34
 80195c4:	0801acc4 	.word	0x0801acc4

080195c8 <__s2b>:
 80195c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80195cc:	4615      	mov	r5, r2
 80195ce:	2209      	movs	r2, #9
 80195d0:	461f      	mov	r7, r3
 80195d2:	3308      	adds	r3, #8
 80195d4:	460c      	mov	r4, r1
 80195d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80195da:	4606      	mov	r6, r0
 80195dc:	2201      	movs	r2, #1
 80195de:	2100      	movs	r1, #0
 80195e0:	429a      	cmp	r2, r3
 80195e2:	db09      	blt.n	80195f8 <__s2b+0x30>
 80195e4:	4630      	mov	r0, r6
 80195e6:	f7ff ff43 	bl	8019470 <_Balloc>
 80195ea:	b940      	cbnz	r0, 80195fe <__s2b+0x36>
 80195ec:	4602      	mov	r2, r0
 80195ee:	21ce      	movs	r1, #206	; 0xce
 80195f0:	4b18      	ldr	r3, [pc, #96]	; (8019654 <__s2b+0x8c>)
 80195f2:	4819      	ldr	r0, [pc, #100]	; (8019658 <__s2b+0x90>)
 80195f4:	f000 fd96 	bl	801a124 <__assert_func>
 80195f8:	0052      	lsls	r2, r2, #1
 80195fa:	3101      	adds	r1, #1
 80195fc:	e7f0      	b.n	80195e0 <__s2b+0x18>
 80195fe:	9b08      	ldr	r3, [sp, #32]
 8019600:	2d09      	cmp	r5, #9
 8019602:	6143      	str	r3, [r0, #20]
 8019604:	f04f 0301 	mov.w	r3, #1
 8019608:	6103      	str	r3, [r0, #16]
 801960a:	dd16      	ble.n	801963a <__s2b+0x72>
 801960c:	f104 0909 	add.w	r9, r4, #9
 8019610:	46c8      	mov	r8, r9
 8019612:	442c      	add	r4, r5
 8019614:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019618:	4601      	mov	r1, r0
 801961a:	220a      	movs	r2, #10
 801961c:	4630      	mov	r0, r6
 801961e:	3b30      	subs	r3, #48	; 0x30
 8019620:	f7ff ff88 	bl	8019534 <__multadd>
 8019624:	45a0      	cmp	r8, r4
 8019626:	d1f5      	bne.n	8019614 <__s2b+0x4c>
 8019628:	f1a5 0408 	sub.w	r4, r5, #8
 801962c:	444c      	add	r4, r9
 801962e:	1b2d      	subs	r5, r5, r4
 8019630:	1963      	adds	r3, r4, r5
 8019632:	42bb      	cmp	r3, r7
 8019634:	db04      	blt.n	8019640 <__s2b+0x78>
 8019636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801963a:	2509      	movs	r5, #9
 801963c:	340a      	adds	r4, #10
 801963e:	e7f6      	b.n	801962e <__s2b+0x66>
 8019640:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019644:	4601      	mov	r1, r0
 8019646:	220a      	movs	r2, #10
 8019648:	4630      	mov	r0, r6
 801964a:	3b30      	subs	r3, #48	; 0x30
 801964c:	f7ff ff72 	bl	8019534 <__multadd>
 8019650:	e7ee      	b.n	8019630 <__s2b+0x68>
 8019652:	bf00      	nop
 8019654:	0801ac34 	.word	0x0801ac34
 8019658:	0801acc4 	.word	0x0801acc4

0801965c <__hi0bits>:
 801965c:	0c02      	lsrs	r2, r0, #16
 801965e:	0412      	lsls	r2, r2, #16
 8019660:	4603      	mov	r3, r0
 8019662:	b9ca      	cbnz	r2, 8019698 <__hi0bits+0x3c>
 8019664:	0403      	lsls	r3, r0, #16
 8019666:	2010      	movs	r0, #16
 8019668:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801966c:	bf04      	itt	eq
 801966e:	021b      	lsleq	r3, r3, #8
 8019670:	3008      	addeq	r0, #8
 8019672:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8019676:	bf04      	itt	eq
 8019678:	011b      	lsleq	r3, r3, #4
 801967a:	3004      	addeq	r0, #4
 801967c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8019680:	bf04      	itt	eq
 8019682:	009b      	lsleq	r3, r3, #2
 8019684:	3002      	addeq	r0, #2
 8019686:	2b00      	cmp	r3, #0
 8019688:	db05      	blt.n	8019696 <__hi0bits+0x3a>
 801968a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801968e:	f100 0001 	add.w	r0, r0, #1
 8019692:	bf08      	it	eq
 8019694:	2020      	moveq	r0, #32
 8019696:	4770      	bx	lr
 8019698:	2000      	movs	r0, #0
 801969a:	e7e5      	b.n	8019668 <__hi0bits+0xc>

0801969c <__lo0bits>:
 801969c:	6803      	ldr	r3, [r0, #0]
 801969e:	4602      	mov	r2, r0
 80196a0:	f013 0007 	ands.w	r0, r3, #7
 80196a4:	d00b      	beq.n	80196be <__lo0bits+0x22>
 80196a6:	07d9      	lsls	r1, r3, #31
 80196a8:	d422      	bmi.n	80196f0 <__lo0bits+0x54>
 80196aa:	0798      	lsls	r0, r3, #30
 80196ac:	bf49      	itett	mi
 80196ae:	085b      	lsrmi	r3, r3, #1
 80196b0:	089b      	lsrpl	r3, r3, #2
 80196b2:	2001      	movmi	r0, #1
 80196b4:	6013      	strmi	r3, [r2, #0]
 80196b6:	bf5c      	itt	pl
 80196b8:	2002      	movpl	r0, #2
 80196ba:	6013      	strpl	r3, [r2, #0]
 80196bc:	4770      	bx	lr
 80196be:	b299      	uxth	r1, r3
 80196c0:	b909      	cbnz	r1, 80196c6 <__lo0bits+0x2a>
 80196c2:	2010      	movs	r0, #16
 80196c4:	0c1b      	lsrs	r3, r3, #16
 80196c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80196ca:	bf04      	itt	eq
 80196cc:	0a1b      	lsreq	r3, r3, #8
 80196ce:	3008      	addeq	r0, #8
 80196d0:	0719      	lsls	r1, r3, #28
 80196d2:	bf04      	itt	eq
 80196d4:	091b      	lsreq	r3, r3, #4
 80196d6:	3004      	addeq	r0, #4
 80196d8:	0799      	lsls	r1, r3, #30
 80196da:	bf04      	itt	eq
 80196dc:	089b      	lsreq	r3, r3, #2
 80196de:	3002      	addeq	r0, #2
 80196e0:	07d9      	lsls	r1, r3, #31
 80196e2:	d403      	bmi.n	80196ec <__lo0bits+0x50>
 80196e4:	085b      	lsrs	r3, r3, #1
 80196e6:	f100 0001 	add.w	r0, r0, #1
 80196ea:	d003      	beq.n	80196f4 <__lo0bits+0x58>
 80196ec:	6013      	str	r3, [r2, #0]
 80196ee:	4770      	bx	lr
 80196f0:	2000      	movs	r0, #0
 80196f2:	4770      	bx	lr
 80196f4:	2020      	movs	r0, #32
 80196f6:	4770      	bx	lr

080196f8 <__i2b>:
 80196f8:	b510      	push	{r4, lr}
 80196fa:	460c      	mov	r4, r1
 80196fc:	2101      	movs	r1, #1
 80196fe:	f7ff feb7 	bl	8019470 <_Balloc>
 8019702:	4602      	mov	r2, r0
 8019704:	b928      	cbnz	r0, 8019712 <__i2b+0x1a>
 8019706:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801970a:	4b04      	ldr	r3, [pc, #16]	; (801971c <__i2b+0x24>)
 801970c:	4804      	ldr	r0, [pc, #16]	; (8019720 <__i2b+0x28>)
 801970e:	f000 fd09 	bl	801a124 <__assert_func>
 8019712:	2301      	movs	r3, #1
 8019714:	6144      	str	r4, [r0, #20]
 8019716:	6103      	str	r3, [r0, #16]
 8019718:	bd10      	pop	{r4, pc}
 801971a:	bf00      	nop
 801971c:	0801ac34 	.word	0x0801ac34
 8019720:	0801acc4 	.word	0x0801acc4

08019724 <__multiply>:
 8019724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019728:	4614      	mov	r4, r2
 801972a:	690a      	ldr	r2, [r1, #16]
 801972c:	6923      	ldr	r3, [r4, #16]
 801972e:	460d      	mov	r5, r1
 8019730:	429a      	cmp	r2, r3
 8019732:	bfbe      	ittt	lt
 8019734:	460b      	movlt	r3, r1
 8019736:	4625      	movlt	r5, r4
 8019738:	461c      	movlt	r4, r3
 801973a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801973e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8019742:	68ab      	ldr	r3, [r5, #8]
 8019744:	6869      	ldr	r1, [r5, #4]
 8019746:	eb0a 0709 	add.w	r7, sl, r9
 801974a:	42bb      	cmp	r3, r7
 801974c:	b085      	sub	sp, #20
 801974e:	bfb8      	it	lt
 8019750:	3101      	addlt	r1, #1
 8019752:	f7ff fe8d 	bl	8019470 <_Balloc>
 8019756:	b930      	cbnz	r0, 8019766 <__multiply+0x42>
 8019758:	4602      	mov	r2, r0
 801975a:	f240 115d 	movw	r1, #349	; 0x15d
 801975e:	4b41      	ldr	r3, [pc, #260]	; (8019864 <__multiply+0x140>)
 8019760:	4841      	ldr	r0, [pc, #260]	; (8019868 <__multiply+0x144>)
 8019762:	f000 fcdf 	bl	801a124 <__assert_func>
 8019766:	f100 0614 	add.w	r6, r0, #20
 801976a:	4633      	mov	r3, r6
 801976c:	2200      	movs	r2, #0
 801976e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8019772:	4543      	cmp	r3, r8
 8019774:	d31e      	bcc.n	80197b4 <__multiply+0x90>
 8019776:	f105 0c14 	add.w	ip, r5, #20
 801977a:	f104 0314 	add.w	r3, r4, #20
 801977e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8019782:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8019786:	9202      	str	r2, [sp, #8]
 8019788:	ebac 0205 	sub.w	r2, ip, r5
 801978c:	3a15      	subs	r2, #21
 801978e:	f022 0203 	bic.w	r2, r2, #3
 8019792:	3204      	adds	r2, #4
 8019794:	f105 0115 	add.w	r1, r5, #21
 8019798:	458c      	cmp	ip, r1
 801979a:	bf38      	it	cc
 801979c:	2204      	movcc	r2, #4
 801979e:	9201      	str	r2, [sp, #4]
 80197a0:	9a02      	ldr	r2, [sp, #8]
 80197a2:	9303      	str	r3, [sp, #12]
 80197a4:	429a      	cmp	r2, r3
 80197a6:	d808      	bhi.n	80197ba <__multiply+0x96>
 80197a8:	2f00      	cmp	r7, #0
 80197aa:	dc55      	bgt.n	8019858 <__multiply+0x134>
 80197ac:	6107      	str	r7, [r0, #16]
 80197ae:	b005      	add	sp, #20
 80197b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197b4:	f843 2b04 	str.w	r2, [r3], #4
 80197b8:	e7db      	b.n	8019772 <__multiply+0x4e>
 80197ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80197be:	f1ba 0f00 	cmp.w	sl, #0
 80197c2:	d020      	beq.n	8019806 <__multiply+0xe2>
 80197c4:	46b1      	mov	r9, r6
 80197c6:	2200      	movs	r2, #0
 80197c8:	f105 0e14 	add.w	lr, r5, #20
 80197cc:	f85e 4b04 	ldr.w	r4, [lr], #4
 80197d0:	f8d9 b000 	ldr.w	fp, [r9]
 80197d4:	b2a1      	uxth	r1, r4
 80197d6:	fa1f fb8b 	uxth.w	fp, fp
 80197da:	fb0a b101 	mla	r1, sl, r1, fp
 80197de:	4411      	add	r1, r2
 80197e0:	f8d9 2000 	ldr.w	r2, [r9]
 80197e4:	0c24      	lsrs	r4, r4, #16
 80197e6:	0c12      	lsrs	r2, r2, #16
 80197e8:	fb0a 2404 	mla	r4, sl, r4, r2
 80197ec:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80197f0:	b289      	uxth	r1, r1
 80197f2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80197f6:	45f4      	cmp	ip, lr
 80197f8:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80197fc:	f849 1b04 	str.w	r1, [r9], #4
 8019800:	d8e4      	bhi.n	80197cc <__multiply+0xa8>
 8019802:	9901      	ldr	r1, [sp, #4]
 8019804:	5072      	str	r2, [r6, r1]
 8019806:	9a03      	ldr	r2, [sp, #12]
 8019808:	3304      	adds	r3, #4
 801980a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801980e:	f1b9 0f00 	cmp.w	r9, #0
 8019812:	d01f      	beq.n	8019854 <__multiply+0x130>
 8019814:	46b6      	mov	lr, r6
 8019816:	f04f 0a00 	mov.w	sl, #0
 801981a:	6834      	ldr	r4, [r6, #0]
 801981c:	f105 0114 	add.w	r1, r5, #20
 8019820:	880a      	ldrh	r2, [r1, #0]
 8019822:	f8be b002 	ldrh.w	fp, [lr, #2]
 8019826:	b2a4      	uxth	r4, r4
 8019828:	fb09 b202 	mla	r2, r9, r2, fp
 801982c:	4492      	add	sl, r2
 801982e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8019832:	f84e 4b04 	str.w	r4, [lr], #4
 8019836:	f851 4b04 	ldr.w	r4, [r1], #4
 801983a:	f8be 2000 	ldrh.w	r2, [lr]
 801983e:	0c24      	lsrs	r4, r4, #16
 8019840:	fb09 2404 	mla	r4, r9, r4, r2
 8019844:	458c      	cmp	ip, r1
 8019846:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801984a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801984e:	d8e7      	bhi.n	8019820 <__multiply+0xfc>
 8019850:	9a01      	ldr	r2, [sp, #4]
 8019852:	50b4      	str	r4, [r6, r2]
 8019854:	3604      	adds	r6, #4
 8019856:	e7a3      	b.n	80197a0 <__multiply+0x7c>
 8019858:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801985c:	2b00      	cmp	r3, #0
 801985e:	d1a5      	bne.n	80197ac <__multiply+0x88>
 8019860:	3f01      	subs	r7, #1
 8019862:	e7a1      	b.n	80197a8 <__multiply+0x84>
 8019864:	0801ac34 	.word	0x0801ac34
 8019868:	0801acc4 	.word	0x0801acc4

0801986c <__pow5mult>:
 801986c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019870:	4615      	mov	r5, r2
 8019872:	f012 0203 	ands.w	r2, r2, #3
 8019876:	4606      	mov	r6, r0
 8019878:	460f      	mov	r7, r1
 801987a:	d007      	beq.n	801988c <__pow5mult+0x20>
 801987c:	4c25      	ldr	r4, [pc, #148]	; (8019914 <__pow5mult+0xa8>)
 801987e:	3a01      	subs	r2, #1
 8019880:	2300      	movs	r3, #0
 8019882:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019886:	f7ff fe55 	bl	8019534 <__multadd>
 801988a:	4607      	mov	r7, r0
 801988c:	10ad      	asrs	r5, r5, #2
 801988e:	d03d      	beq.n	801990c <__pow5mult+0xa0>
 8019890:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8019892:	b97c      	cbnz	r4, 80198b4 <__pow5mult+0x48>
 8019894:	2010      	movs	r0, #16
 8019896:	f7fc fc1d 	bl	80160d4 <malloc>
 801989a:	4602      	mov	r2, r0
 801989c:	6270      	str	r0, [r6, #36]	; 0x24
 801989e:	b928      	cbnz	r0, 80198ac <__pow5mult+0x40>
 80198a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80198a4:	4b1c      	ldr	r3, [pc, #112]	; (8019918 <__pow5mult+0xac>)
 80198a6:	481d      	ldr	r0, [pc, #116]	; (801991c <__pow5mult+0xb0>)
 80198a8:	f000 fc3c 	bl	801a124 <__assert_func>
 80198ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80198b0:	6004      	str	r4, [r0, #0]
 80198b2:	60c4      	str	r4, [r0, #12]
 80198b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80198b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80198bc:	b94c      	cbnz	r4, 80198d2 <__pow5mult+0x66>
 80198be:	f240 2171 	movw	r1, #625	; 0x271
 80198c2:	4630      	mov	r0, r6
 80198c4:	f7ff ff18 	bl	80196f8 <__i2b>
 80198c8:	2300      	movs	r3, #0
 80198ca:	4604      	mov	r4, r0
 80198cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80198d0:	6003      	str	r3, [r0, #0]
 80198d2:	f04f 0900 	mov.w	r9, #0
 80198d6:	07eb      	lsls	r3, r5, #31
 80198d8:	d50a      	bpl.n	80198f0 <__pow5mult+0x84>
 80198da:	4639      	mov	r1, r7
 80198dc:	4622      	mov	r2, r4
 80198de:	4630      	mov	r0, r6
 80198e0:	f7ff ff20 	bl	8019724 <__multiply>
 80198e4:	4680      	mov	r8, r0
 80198e6:	4639      	mov	r1, r7
 80198e8:	4630      	mov	r0, r6
 80198ea:	f7ff fe01 	bl	80194f0 <_Bfree>
 80198ee:	4647      	mov	r7, r8
 80198f0:	106d      	asrs	r5, r5, #1
 80198f2:	d00b      	beq.n	801990c <__pow5mult+0xa0>
 80198f4:	6820      	ldr	r0, [r4, #0]
 80198f6:	b938      	cbnz	r0, 8019908 <__pow5mult+0x9c>
 80198f8:	4622      	mov	r2, r4
 80198fa:	4621      	mov	r1, r4
 80198fc:	4630      	mov	r0, r6
 80198fe:	f7ff ff11 	bl	8019724 <__multiply>
 8019902:	6020      	str	r0, [r4, #0]
 8019904:	f8c0 9000 	str.w	r9, [r0]
 8019908:	4604      	mov	r4, r0
 801990a:	e7e4      	b.n	80198d6 <__pow5mult+0x6a>
 801990c:	4638      	mov	r0, r7
 801990e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019912:	bf00      	nop
 8019914:	0801ae18 	.word	0x0801ae18
 8019918:	0801abbe 	.word	0x0801abbe
 801991c:	0801acc4 	.word	0x0801acc4

08019920 <__lshift>:
 8019920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019924:	460c      	mov	r4, r1
 8019926:	4607      	mov	r7, r0
 8019928:	4691      	mov	r9, r2
 801992a:	6923      	ldr	r3, [r4, #16]
 801992c:	6849      	ldr	r1, [r1, #4]
 801992e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019932:	68a3      	ldr	r3, [r4, #8]
 8019934:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8019938:	f108 0601 	add.w	r6, r8, #1
 801993c:	42b3      	cmp	r3, r6
 801993e:	db0b      	blt.n	8019958 <__lshift+0x38>
 8019940:	4638      	mov	r0, r7
 8019942:	f7ff fd95 	bl	8019470 <_Balloc>
 8019946:	4605      	mov	r5, r0
 8019948:	b948      	cbnz	r0, 801995e <__lshift+0x3e>
 801994a:	4602      	mov	r2, r0
 801994c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8019950:	4b27      	ldr	r3, [pc, #156]	; (80199f0 <__lshift+0xd0>)
 8019952:	4828      	ldr	r0, [pc, #160]	; (80199f4 <__lshift+0xd4>)
 8019954:	f000 fbe6 	bl	801a124 <__assert_func>
 8019958:	3101      	adds	r1, #1
 801995a:	005b      	lsls	r3, r3, #1
 801995c:	e7ee      	b.n	801993c <__lshift+0x1c>
 801995e:	2300      	movs	r3, #0
 8019960:	f100 0114 	add.w	r1, r0, #20
 8019964:	f100 0210 	add.w	r2, r0, #16
 8019968:	4618      	mov	r0, r3
 801996a:	4553      	cmp	r3, sl
 801996c:	db33      	blt.n	80199d6 <__lshift+0xb6>
 801996e:	6920      	ldr	r0, [r4, #16]
 8019970:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019974:	f104 0314 	add.w	r3, r4, #20
 8019978:	f019 091f 	ands.w	r9, r9, #31
 801997c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019980:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019984:	d02b      	beq.n	80199de <__lshift+0xbe>
 8019986:	468a      	mov	sl, r1
 8019988:	2200      	movs	r2, #0
 801998a:	f1c9 0e20 	rsb	lr, r9, #32
 801998e:	6818      	ldr	r0, [r3, #0]
 8019990:	fa00 f009 	lsl.w	r0, r0, r9
 8019994:	4302      	orrs	r2, r0
 8019996:	f84a 2b04 	str.w	r2, [sl], #4
 801999a:	f853 2b04 	ldr.w	r2, [r3], #4
 801999e:	459c      	cmp	ip, r3
 80199a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80199a4:	d8f3      	bhi.n	801998e <__lshift+0x6e>
 80199a6:	ebac 0304 	sub.w	r3, ip, r4
 80199aa:	3b15      	subs	r3, #21
 80199ac:	f023 0303 	bic.w	r3, r3, #3
 80199b0:	3304      	adds	r3, #4
 80199b2:	f104 0015 	add.w	r0, r4, #21
 80199b6:	4584      	cmp	ip, r0
 80199b8:	bf38      	it	cc
 80199ba:	2304      	movcc	r3, #4
 80199bc:	50ca      	str	r2, [r1, r3]
 80199be:	b10a      	cbz	r2, 80199c4 <__lshift+0xa4>
 80199c0:	f108 0602 	add.w	r6, r8, #2
 80199c4:	3e01      	subs	r6, #1
 80199c6:	4638      	mov	r0, r7
 80199c8:	4621      	mov	r1, r4
 80199ca:	612e      	str	r6, [r5, #16]
 80199cc:	f7ff fd90 	bl	80194f0 <_Bfree>
 80199d0:	4628      	mov	r0, r5
 80199d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80199d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80199da:	3301      	adds	r3, #1
 80199dc:	e7c5      	b.n	801996a <__lshift+0x4a>
 80199de:	3904      	subs	r1, #4
 80199e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80199e4:	459c      	cmp	ip, r3
 80199e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80199ea:	d8f9      	bhi.n	80199e0 <__lshift+0xc0>
 80199ec:	e7ea      	b.n	80199c4 <__lshift+0xa4>
 80199ee:	bf00      	nop
 80199f0:	0801ac34 	.word	0x0801ac34
 80199f4:	0801acc4 	.word	0x0801acc4

080199f8 <__mcmp>:
 80199f8:	4603      	mov	r3, r0
 80199fa:	690a      	ldr	r2, [r1, #16]
 80199fc:	6900      	ldr	r0, [r0, #16]
 80199fe:	b530      	push	{r4, r5, lr}
 8019a00:	1a80      	subs	r0, r0, r2
 8019a02:	d10d      	bne.n	8019a20 <__mcmp+0x28>
 8019a04:	3314      	adds	r3, #20
 8019a06:	3114      	adds	r1, #20
 8019a08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019a0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019a10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019a14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019a18:	4295      	cmp	r5, r2
 8019a1a:	d002      	beq.n	8019a22 <__mcmp+0x2a>
 8019a1c:	d304      	bcc.n	8019a28 <__mcmp+0x30>
 8019a1e:	2001      	movs	r0, #1
 8019a20:	bd30      	pop	{r4, r5, pc}
 8019a22:	42a3      	cmp	r3, r4
 8019a24:	d3f4      	bcc.n	8019a10 <__mcmp+0x18>
 8019a26:	e7fb      	b.n	8019a20 <__mcmp+0x28>
 8019a28:	f04f 30ff 	mov.w	r0, #4294967295
 8019a2c:	e7f8      	b.n	8019a20 <__mcmp+0x28>
	...

08019a30 <__mdiff>:
 8019a30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a34:	460c      	mov	r4, r1
 8019a36:	4606      	mov	r6, r0
 8019a38:	4611      	mov	r1, r2
 8019a3a:	4620      	mov	r0, r4
 8019a3c:	4692      	mov	sl, r2
 8019a3e:	f7ff ffdb 	bl	80199f8 <__mcmp>
 8019a42:	1e05      	subs	r5, r0, #0
 8019a44:	d111      	bne.n	8019a6a <__mdiff+0x3a>
 8019a46:	4629      	mov	r1, r5
 8019a48:	4630      	mov	r0, r6
 8019a4a:	f7ff fd11 	bl	8019470 <_Balloc>
 8019a4e:	4602      	mov	r2, r0
 8019a50:	b928      	cbnz	r0, 8019a5e <__mdiff+0x2e>
 8019a52:	f240 2132 	movw	r1, #562	; 0x232
 8019a56:	4b3c      	ldr	r3, [pc, #240]	; (8019b48 <__mdiff+0x118>)
 8019a58:	483c      	ldr	r0, [pc, #240]	; (8019b4c <__mdiff+0x11c>)
 8019a5a:	f000 fb63 	bl	801a124 <__assert_func>
 8019a5e:	2301      	movs	r3, #1
 8019a60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019a64:	4610      	mov	r0, r2
 8019a66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a6a:	bfa4      	itt	ge
 8019a6c:	4653      	movge	r3, sl
 8019a6e:	46a2      	movge	sl, r4
 8019a70:	4630      	mov	r0, r6
 8019a72:	f8da 1004 	ldr.w	r1, [sl, #4]
 8019a76:	bfa6      	itte	ge
 8019a78:	461c      	movge	r4, r3
 8019a7a:	2500      	movge	r5, #0
 8019a7c:	2501      	movlt	r5, #1
 8019a7e:	f7ff fcf7 	bl	8019470 <_Balloc>
 8019a82:	4602      	mov	r2, r0
 8019a84:	b918      	cbnz	r0, 8019a8e <__mdiff+0x5e>
 8019a86:	f44f 7110 	mov.w	r1, #576	; 0x240
 8019a8a:	4b2f      	ldr	r3, [pc, #188]	; (8019b48 <__mdiff+0x118>)
 8019a8c:	e7e4      	b.n	8019a58 <__mdiff+0x28>
 8019a8e:	f100 0814 	add.w	r8, r0, #20
 8019a92:	f8da 7010 	ldr.w	r7, [sl, #16]
 8019a96:	60c5      	str	r5, [r0, #12]
 8019a98:	f04f 0c00 	mov.w	ip, #0
 8019a9c:	f10a 0514 	add.w	r5, sl, #20
 8019aa0:	f10a 0010 	add.w	r0, sl, #16
 8019aa4:	46c2      	mov	sl, r8
 8019aa6:	6926      	ldr	r6, [r4, #16]
 8019aa8:	f104 0914 	add.w	r9, r4, #20
 8019aac:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8019ab0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8019ab4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8019ab8:	f859 3b04 	ldr.w	r3, [r9], #4
 8019abc:	fa1f f18b 	uxth.w	r1, fp
 8019ac0:	4461      	add	r1, ip
 8019ac2:	fa1f fc83 	uxth.w	ip, r3
 8019ac6:	0c1b      	lsrs	r3, r3, #16
 8019ac8:	eba1 010c 	sub.w	r1, r1, ip
 8019acc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8019ad0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8019ad4:	b289      	uxth	r1, r1
 8019ad6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8019ada:	454e      	cmp	r6, r9
 8019adc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8019ae0:	f84a 3b04 	str.w	r3, [sl], #4
 8019ae4:	d8e6      	bhi.n	8019ab4 <__mdiff+0x84>
 8019ae6:	1b33      	subs	r3, r6, r4
 8019ae8:	3b15      	subs	r3, #21
 8019aea:	f023 0303 	bic.w	r3, r3, #3
 8019aee:	3415      	adds	r4, #21
 8019af0:	3304      	adds	r3, #4
 8019af2:	42a6      	cmp	r6, r4
 8019af4:	bf38      	it	cc
 8019af6:	2304      	movcc	r3, #4
 8019af8:	441d      	add	r5, r3
 8019afa:	4443      	add	r3, r8
 8019afc:	461e      	mov	r6, r3
 8019afe:	462c      	mov	r4, r5
 8019b00:	4574      	cmp	r4, lr
 8019b02:	d30e      	bcc.n	8019b22 <__mdiff+0xf2>
 8019b04:	f10e 0103 	add.w	r1, lr, #3
 8019b08:	1b49      	subs	r1, r1, r5
 8019b0a:	f021 0103 	bic.w	r1, r1, #3
 8019b0e:	3d03      	subs	r5, #3
 8019b10:	45ae      	cmp	lr, r5
 8019b12:	bf38      	it	cc
 8019b14:	2100      	movcc	r1, #0
 8019b16:	4419      	add	r1, r3
 8019b18:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8019b1c:	b18b      	cbz	r3, 8019b42 <__mdiff+0x112>
 8019b1e:	6117      	str	r7, [r2, #16]
 8019b20:	e7a0      	b.n	8019a64 <__mdiff+0x34>
 8019b22:	f854 8b04 	ldr.w	r8, [r4], #4
 8019b26:	fa1f f188 	uxth.w	r1, r8
 8019b2a:	4461      	add	r1, ip
 8019b2c:	1408      	asrs	r0, r1, #16
 8019b2e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8019b32:	b289      	uxth	r1, r1
 8019b34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019b38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019b3c:	f846 1b04 	str.w	r1, [r6], #4
 8019b40:	e7de      	b.n	8019b00 <__mdiff+0xd0>
 8019b42:	3f01      	subs	r7, #1
 8019b44:	e7e8      	b.n	8019b18 <__mdiff+0xe8>
 8019b46:	bf00      	nop
 8019b48:	0801ac34 	.word	0x0801ac34
 8019b4c:	0801acc4 	.word	0x0801acc4

08019b50 <__ulp>:
 8019b50:	4b11      	ldr	r3, [pc, #68]	; (8019b98 <__ulp+0x48>)
 8019b52:	400b      	ands	r3, r1
 8019b54:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8019b58:	2b00      	cmp	r3, #0
 8019b5a:	dd02      	ble.n	8019b62 <__ulp+0x12>
 8019b5c:	2000      	movs	r0, #0
 8019b5e:	4619      	mov	r1, r3
 8019b60:	4770      	bx	lr
 8019b62:	425b      	negs	r3, r3
 8019b64:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8019b68:	f04f 0000 	mov.w	r0, #0
 8019b6c:	f04f 0100 	mov.w	r1, #0
 8019b70:	ea4f 5223 	mov.w	r2, r3, asr #20
 8019b74:	da04      	bge.n	8019b80 <__ulp+0x30>
 8019b76:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019b7a:	fa43 f102 	asr.w	r1, r3, r2
 8019b7e:	4770      	bx	lr
 8019b80:	f1a2 0314 	sub.w	r3, r2, #20
 8019b84:	2b1e      	cmp	r3, #30
 8019b86:	bfd6      	itet	le
 8019b88:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8019b8c:	2301      	movgt	r3, #1
 8019b8e:	fa22 f303 	lsrle.w	r3, r2, r3
 8019b92:	4618      	mov	r0, r3
 8019b94:	4770      	bx	lr
 8019b96:	bf00      	nop
 8019b98:	7ff00000 	.word	0x7ff00000

08019b9c <__b2d>:
 8019b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ba0:	6907      	ldr	r7, [r0, #16]
 8019ba2:	f100 0914 	add.w	r9, r0, #20
 8019ba6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8019baa:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8019bae:	f1a7 0804 	sub.w	r8, r7, #4
 8019bb2:	4630      	mov	r0, r6
 8019bb4:	f7ff fd52 	bl	801965c <__hi0bits>
 8019bb8:	f1c0 0320 	rsb	r3, r0, #32
 8019bbc:	280a      	cmp	r0, #10
 8019bbe:	600b      	str	r3, [r1, #0]
 8019bc0:	491f      	ldr	r1, [pc, #124]	; (8019c40 <__b2d+0xa4>)
 8019bc2:	dc17      	bgt.n	8019bf4 <__b2d+0x58>
 8019bc4:	45c1      	cmp	r9, r8
 8019bc6:	bf28      	it	cs
 8019bc8:	2200      	movcs	r2, #0
 8019bca:	f1c0 0c0b 	rsb	ip, r0, #11
 8019bce:	fa26 f30c 	lsr.w	r3, r6, ip
 8019bd2:	bf38      	it	cc
 8019bd4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8019bd8:	ea43 0501 	orr.w	r5, r3, r1
 8019bdc:	f100 0315 	add.w	r3, r0, #21
 8019be0:	fa06 f303 	lsl.w	r3, r6, r3
 8019be4:	fa22 f20c 	lsr.w	r2, r2, ip
 8019be8:	ea43 0402 	orr.w	r4, r3, r2
 8019bec:	4620      	mov	r0, r4
 8019bee:	4629      	mov	r1, r5
 8019bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019bf4:	45c1      	cmp	r9, r8
 8019bf6:	bf2e      	itee	cs
 8019bf8:	2200      	movcs	r2, #0
 8019bfa:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8019bfe:	f1a7 0808 	subcc.w	r8, r7, #8
 8019c02:	f1b0 030b 	subs.w	r3, r0, #11
 8019c06:	d016      	beq.n	8019c36 <__b2d+0x9a>
 8019c08:	f1c3 0720 	rsb	r7, r3, #32
 8019c0c:	fa22 f107 	lsr.w	r1, r2, r7
 8019c10:	45c8      	cmp	r8, r9
 8019c12:	fa06 f603 	lsl.w	r6, r6, r3
 8019c16:	ea46 0601 	orr.w	r6, r6, r1
 8019c1a:	bf94      	ite	ls
 8019c1c:	2100      	movls	r1, #0
 8019c1e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8019c22:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8019c26:	fa02 f003 	lsl.w	r0, r2, r3
 8019c2a:	40f9      	lsrs	r1, r7
 8019c2c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8019c30:	ea40 0401 	orr.w	r4, r0, r1
 8019c34:	e7da      	b.n	8019bec <__b2d+0x50>
 8019c36:	4614      	mov	r4, r2
 8019c38:	ea46 0501 	orr.w	r5, r6, r1
 8019c3c:	e7d6      	b.n	8019bec <__b2d+0x50>
 8019c3e:	bf00      	nop
 8019c40:	3ff00000 	.word	0x3ff00000

08019c44 <__d2b>:
 8019c44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8019c48:	2101      	movs	r1, #1
 8019c4a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8019c4e:	4690      	mov	r8, r2
 8019c50:	461d      	mov	r5, r3
 8019c52:	f7ff fc0d 	bl	8019470 <_Balloc>
 8019c56:	4604      	mov	r4, r0
 8019c58:	b930      	cbnz	r0, 8019c68 <__d2b+0x24>
 8019c5a:	4602      	mov	r2, r0
 8019c5c:	f240 310a 	movw	r1, #778	; 0x30a
 8019c60:	4b24      	ldr	r3, [pc, #144]	; (8019cf4 <__d2b+0xb0>)
 8019c62:	4825      	ldr	r0, [pc, #148]	; (8019cf8 <__d2b+0xb4>)
 8019c64:	f000 fa5e 	bl	801a124 <__assert_func>
 8019c68:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8019c6c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8019c70:	bb2d      	cbnz	r5, 8019cbe <__d2b+0x7a>
 8019c72:	9301      	str	r3, [sp, #4]
 8019c74:	f1b8 0300 	subs.w	r3, r8, #0
 8019c78:	d026      	beq.n	8019cc8 <__d2b+0x84>
 8019c7a:	4668      	mov	r0, sp
 8019c7c:	9300      	str	r3, [sp, #0]
 8019c7e:	f7ff fd0d 	bl	801969c <__lo0bits>
 8019c82:	9900      	ldr	r1, [sp, #0]
 8019c84:	b1f0      	cbz	r0, 8019cc4 <__d2b+0x80>
 8019c86:	9a01      	ldr	r2, [sp, #4]
 8019c88:	f1c0 0320 	rsb	r3, r0, #32
 8019c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8019c90:	430b      	orrs	r3, r1
 8019c92:	40c2      	lsrs	r2, r0
 8019c94:	6163      	str	r3, [r4, #20]
 8019c96:	9201      	str	r2, [sp, #4]
 8019c98:	9b01      	ldr	r3, [sp, #4]
 8019c9a:	2b00      	cmp	r3, #0
 8019c9c:	bf14      	ite	ne
 8019c9e:	2102      	movne	r1, #2
 8019ca0:	2101      	moveq	r1, #1
 8019ca2:	61a3      	str	r3, [r4, #24]
 8019ca4:	6121      	str	r1, [r4, #16]
 8019ca6:	b1c5      	cbz	r5, 8019cda <__d2b+0x96>
 8019ca8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019cac:	4405      	add	r5, r0
 8019cae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019cb2:	603d      	str	r5, [r7, #0]
 8019cb4:	6030      	str	r0, [r6, #0]
 8019cb6:	4620      	mov	r0, r4
 8019cb8:	b002      	add	sp, #8
 8019cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019cbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019cc2:	e7d6      	b.n	8019c72 <__d2b+0x2e>
 8019cc4:	6161      	str	r1, [r4, #20]
 8019cc6:	e7e7      	b.n	8019c98 <__d2b+0x54>
 8019cc8:	a801      	add	r0, sp, #4
 8019cca:	f7ff fce7 	bl	801969c <__lo0bits>
 8019cce:	2101      	movs	r1, #1
 8019cd0:	9b01      	ldr	r3, [sp, #4]
 8019cd2:	6121      	str	r1, [r4, #16]
 8019cd4:	6163      	str	r3, [r4, #20]
 8019cd6:	3020      	adds	r0, #32
 8019cd8:	e7e5      	b.n	8019ca6 <__d2b+0x62>
 8019cda:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8019cde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019ce2:	6038      	str	r0, [r7, #0]
 8019ce4:	6918      	ldr	r0, [r3, #16]
 8019ce6:	f7ff fcb9 	bl	801965c <__hi0bits>
 8019cea:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8019cee:	6031      	str	r1, [r6, #0]
 8019cf0:	e7e1      	b.n	8019cb6 <__d2b+0x72>
 8019cf2:	bf00      	nop
 8019cf4:	0801ac34 	.word	0x0801ac34
 8019cf8:	0801acc4 	.word	0x0801acc4

08019cfc <__ratio>:
 8019cfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d00:	4688      	mov	r8, r1
 8019d02:	4669      	mov	r1, sp
 8019d04:	4681      	mov	r9, r0
 8019d06:	f7ff ff49 	bl	8019b9c <__b2d>
 8019d0a:	460f      	mov	r7, r1
 8019d0c:	4604      	mov	r4, r0
 8019d0e:	460d      	mov	r5, r1
 8019d10:	4640      	mov	r0, r8
 8019d12:	a901      	add	r1, sp, #4
 8019d14:	f7ff ff42 	bl	8019b9c <__b2d>
 8019d18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019d1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8019d20:	468b      	mov	fp, r1
 8019d22:	eba3 0c02 	sub.w	ip, r3, r2
 8019d26:	e9dd 3200 	ldrd	r3, r2, [sp]
 8019d2a:	1a9b      	subs	r3, r3, r2
 8019d2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8019d30:	2b00      	cmp	r3, #0
 8019d32:	bfd5      	itete	le
 8019d34:	460a      	movle	r2, r1
 8019d36:	462a      	movgt	r2, r5
 8019d38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8019d3c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019d40:	bfd8      	it	le
 8019d42:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8019d46:	465b      	mov	r3, fp
 8019d48:	4602      	mov	r2, r0
 8019d4a:	4639      	mov	r1, r7
 8019d4c:	4620      	mov	r0, r4
 8019d4e:	f7e6 fd37 	bl	80007c0 <__aeabi_ddiv>
 8019d52:	b003      	add	sp, #12
 8019d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019d58 <__copybits>:
 8019d58:	3901      	subs	r1, #1
 8019d5a:	b570      	push	{r4, r5, r6, lr}
 8019d5c:	1149      	asrs	r1, r1, #5
 8019d5e:	6914      	ldr	r4, [r2, #16]
 8019d60:	3101      	adds	r1, #1
 8019d62:	f102 0314 	add.w	r3, r2, #20
 8019d66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8019d6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019d6e:	1f05      	subs	r5, r0, #4
 8019d70:	42a3      	cmp	r3, r4
 8019d72:	d30c      	bcc.n	8019d8e <__copybits+0x36>
 8019d74:	1aa3      	subs	r3, r4, r2
 8019d76:	3b11      	subs	r3, #17
 8019d78:	f023 0303 	bic.w	r3, r3, #3
 8019d7c:	3211      	adds	r2, #17
 8019d7e:	42a2      	cmp	r2, r4
 8019d80:	bf88      	it	hi
 8019d82:	2300      	movhi	r3, #0
 8019d84:	4418      	add	r0, r3
 8019d86:	2300      	movs	r3, #0
 8019d88:	4288      	cmp	r0, r1
 8019d8a:	d305      	bcc.n	8019d98 <__copybits+0x40>
 8019d8c:	bd70      	pop	{r4, r5, r6, pc}
 8019d8e:	f853 6b04 	ldr.w	r6, [r3], #4
 8019d92:	f845 6f04 	str.w	r6, [r5, #4]!
 8019d96:	e7eb      	b.n	8019d70 <__copybits+0x18>
 8019d98:	f840 3b04 	str.w	r3, [r0], #4
 8019d9c:	e7f4      	b.n	8019d88 <__copybits+0x30>

08019d9e <__any_on>:
 8019d9e:	f100 0214 	add.w	r2, r0, #20
 8019da2:	6900      	ldr	r0, [r0, #16]
 8019da4:	114b      	asrs	r3, r1, #5
 8019da6:	4298      	cmp	r0, r3
 8019da8:	b510      	push	{r4, lr}
 8019daa:	db11      	blt.n	8019dd0 <__any_on+0x32>
 8019dac:	dd0a      	ble.n	8019dc4 <__any_on+0x26>
 8019dae:	f011 011f 	ands.w	r1, r1, #31
 8019db2:	d007      	beq.n	8019dc4 <__any_on+0x26>
 8019db4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019db8:	fa24 f001 	lsr.w	r0, r4, r1
 8019dbc:	fa00 f101 	lsl.w	r1, r0, r1
 8019dc0:	428c      	cmp	r4, r1
 8019dc2:	d10b      	bne.n	8019ddc <__any_on+0x3e>
 8019dc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019dc8:	4293      	cmp	r3, r2
 8019dca:	d803      	bhi.n	8019dd4 <__any_on+0x36>
 8019dcc:	2000      	movs	r0, #0
 8019dce:	bd10      	pop	{r4, pc}
 8019dd0:	4603      	mov	r3, r0
 8019dd2:	e7f7      	b.n	8019dc4 <__any_on+0x26>
 8019dd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019dd8:	2900      	cmp	r1, #0
 8019dda:	d0f5      	beq.n	8019dc8 <__any_on+0x2a>
 8019ddc:	2001      	movs	r0, #1
 8019dde:	e7f6      	b.n	8019dce <__any_on+0x30>

08019de0 <_calloc_r>:
 8019de0:	b538      	push	{r3, r4, r5, lr}
 8019de2:	fb02 f501 	mul.w	r5, r2, r1
 8019de6:	4629      	mov	r1, r5
 8019de8:	f7fc f9e6 	bl	80161b8 <_malloc_r>
 8019dec:	4604      	mov	r4, r0
 8019dee:	b118      	cbz	r0, 8019df8 <_calloc_r+0x18>
 8019df0:	462a      	mov	r2, r5
 8019df2:	2100      	movs	r1, #0
 8019df4:	f7fc f98c 	bl	8016110 <memset>
 8019df8:	4620      	mov	r0, r4
 8019dfa:	bd38      	pop	{r3, r4, r5, pc}

08019dfc <__ssputs_r>:
 8019dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e00:	688e      	ldr	r6, [r1, #8]
 8019e02:	4682      	mov	sl, r0
 8019e04:	429e      	cmp	r6, r3
 8019e06:	460c      	mov	r4, r1
 8019e08:	4690      	mov	r8, r2
 8019e0a:	461f      	mov	r7, r3
 8019e0c:	d838      	bhi.n	8019e80 <__ssputs_r+0x84>
 8019e0e:	898a      	ldrh	r2, [r1, #12]
 8019e10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019e14:	d032      	beq.n	8019e7c <__ssputs_r+0x80>
 8019e16:	6825      	ldr	r5, [r4, #0]
 8019e18:	6909      	ldr	r1, [r1, #16]
 8019e1a:	3301      	adds	r3, #1
 8019e1c:	eba5 0901 	sub.w	r9, r5, r1
 8019e20:	6965      	ldr	r5, [r4, #20]
 8019e22:	444b      	add	r3, r9
 8019e24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019e28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019e2c:	106d      	asrs	r5, r5, #1
 8019e2e:	429d      	cmp	r5, r3
 8019e30:	bf38      	it	cc
 8019e32:	461d      	movcc	r5, r3
 8019e34:	0553      	lsls	r3, r2, #21
 8019e36:	d531      	bpl.n	8019e9c <__ssputs_r+0xa0>
 8019e38:	4629      	mov	r1, r5
 8019e3a:	f7fc f9bd 	bl	80161b8 <_malloc_r>
 8019e3e:	4606      	mov	r6, r0
 8019e40:	b950      	cbnz	r0, 8019e58 <__ssputs_r+0x5c>
 8019e42:	230c      	movs	r3, #12
 8019e44:	f04f 30ff 	mov.w	r0, #4294967295
 8019e48:	f8ca 3000 	str.w	r3, [sl]
 8019e4c:	89a3      	ldrh	r3, [r4, #12]
 8019e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019e52:	81a3      	strh	r3, [r4, #12]
 8019e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e58:	464a      	mov	r2, r9
 8019e5a:	6921      	ldr	r1, [r4, #16]
 8019e5c:	f7fc f94a 	bl	80160f4 <memcpy>
 8019e60:	89a3      	ldrh	r3, [r4, #12]
 8019e62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019e6a:	81a3      	strh	r3, [r4, #12]
 8019e6c:	6126      	str	r6, [r4, #16]
 8019e6e:	444e      	add	r6, r9
 8019e70:	6026      	str	r6, [r4, #0]
 8019e72:	463e      	mov	r6, r7
 8019e74:	6165      	str	r5, [r4, #20]
 8019e76:	eba5 0509 	sub.w	r5, r5, r9
 8019e7a:	60a5      	str	r5, [r4, #8]
 8019e7c:	42be      	cmp	r6, r7
 8019e7e:	d900      	bls.n	8019e82 <__ssputs_r+0x86>
 8019e80:	463e      	mov	r6, r7
 8019e82:	4632      	mov	r2, r6
 8019e84:	4641      	mov	r1, r8
 8019e86:	6820      	ldr	r0, [r4, #0]
 8019e88:	f000 f97c 	bl	801a184 <memmove>
 8019e8c:	68a3      	ldr	r3, [r4, #8]
 8019e8e:	6822      	ldr	r2, [r4, #0]
 8019e90:	1b9b      	subs	r3, r3, r6
 8019e92:	4432      	add	r2, r6
 8019e94:	2000      	movs	r0, #0
 8019e96:	60a3      	str	r3, [r4, #8]
 8019e98:	6022      	str	r2, [r4, #0]
 8019e9a:	e7db      	b.n	8019e54 <__ssputs_r+0x58>
 8019e9c:	462a      	mov	r2, r5
 8019e9e:	f000 f98b 	bl	801a1b8 <_realloc_r>
 8019ea2:	4606      	mov	r6, r0
 8019ea4:	2800      	cmp	r0, #0
 8019ea6:	d1e1      	bne.n	8019e6c <__ssputs_r+0x70>
 8019ea8:	4650      	mov	r0, sl
 8019eaa:	6921      	ldr	r1, [r4, #16]
 8019eac:	f7fc f938 	bl	8016120 <_free_r>
 8019eb0:	e7c7      	b.n	8019e42 <__ssputs_r+0x46>
	...

08019eb4 <_svfiprintf_r>:
 8019eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019eb8:	4698      	mov	r8, r3
 8019eba:	898b      	ldrh	r3, [r1, #12]
 8019ebc:	4607      	mov	r7, r0
 8019ebe:	061b      	lsls	r3, r3, #24
 8019ec0:	460d      	mov	r5, r1
 8019ec2:	4614      	mov	r4, r2
 8019ec4:	b09d      	sub	sp, #116	; 0x74
 8019ec6:	d50e      	bpl.n	8019ee6 <_svfiprintf_r+0x32>
 8019ec8:	690b      	ldr	r3, [r1, #16]
 8019eca:	b963      	cbnz	r3, 8019ee6 <_svfiprintf_r+0x32>
 8019ecc:	2140      	movs	r1, #64	; 0x40
 8019ece:	f7fc f973 	bl	80161b8 <_malloc_r>
 8019ed2:	6028      	str	r0, [r5, #0]
 8019ed4:	6128      	str	r0, [r5, #16]
 8019ed6:	b920      	cbnz	r0, 8019ee2 <_svfiprintf_r+0x2e>
 8019ed8:	230c      	movs	r3, #12
 8019eda:	603b      	str	r3, [r7, #0]
 8019edc:	f04f 30ff 	mov.w	r0, #4294967295
 8019ee0:	e0d1      	b.n	801a086 <_svfiprintf_r+0x1d2>
 8019ee2:	2340      	movs	r3, #64	; 0x40
 8019ee4:	616b      	str	r3, [r5, #20]
 8019ee6:	2300      	movs	r3, #0
 8019ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8019eea:	2320      	movs	r3, #32
 8019eec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019ef0:	2330      	movs	r3, #48	; 0x30
 8019ef2:	f04f 0901 	mov.w	r9, #1
 8019ef6:	f8cd 800c 	str.w	r8, [sp, #12]
 8019efa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801a0a0 <_svfiprintf_r+0x1ec>
 8019efe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019f02:	4623      	mov	r3, r4
 8019f04:	469a      	mov	sl, r3
 8019f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019f0a:	b10a      	cbz	r2, 8019f10 <_svfiprintf_r+0x5c>
 8019f0c:	2a25      	cmp	r2, #37	; 0x25
 8019f0e:	d1f9      	bne.n	8019f04 <_svfiprintf_r+0x50>
 8019f10:	ebba 0b04 	subs.w	fp, sl, r4
 8019f14:	d00b      	beq.n	8019f2e <_svfiprintf_r+0x7a>
 8019f16:	465b      	mov	r3, fp
 8019f18:	4622      	mov	r2, r4
 8019f1a:	4629      	mov	r1, r5
 8019f1c:	4638      	mov	r0, r7
 8019f1e:	f7ff ff6d 	bl	8019dfc <__ssputs_r>
 8019f22:	3001      	adds	r0, #1
 8019f24:	f000 80aa 	beq.w	801a07c <_svfiprintf_r+0x1c8>
 8019f28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019f2a:	445a      	add	r2, fp
 8019f2c:	9209      	str	r2, [sp, #36]	; 0x24
 8019f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	f000 80a2 	beq.w	801a07c <_svfiprintf_r+0x1c8>
 8019f38:	2300      	movs	r3, #0
 8019f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8019f3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019f42:	f10a 0a01 	add.w	sl, sl, #1
 8019f46:	9304      	str	r3, [sp, #16]
 8019f48:	9307      	str	r3, [sp, #28]
 8019f4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019f4e:	931a      	str	r3, [sp, #104]	; 0x68
 8019f50:	4654      	mov	r4, sl
 8019f52:	2205      	movs	r2, #5
 8019f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f58:	4851      	ldr	r0, [pc, #324]	; (801a0a0 <_svfiprintf_r+0x1ec>)
 8019f5a:	f7ff fa6f 	bl	801943c <memchr>
 8019f5e:	9a04      	ldr	r2, [sp, #16]
 8019f60:	b9d8      	cbnz	r0, 8019f9a <_svfiprintf_r+0xe6>
 8019f62:	06d0      	lsls	r0, r2, #27
 8019f64:	bf44      	itt	mi
 8019f66:	2320      	movmi	r3, #32
 8019f68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019f6c:	0711      	lsls	r1, r2, #28
 8019f6e:	bf44      	itt	mi
 8019f70:	232b      	movmi	r3, #43	; 0x2b
 8019f72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019f76:	f89a 3000 	ldrb.w	r3, [sl]
 8019f7a:	2b2a      	cmp	r3, #42	; 0x2a
 8019f7c:	d015      	beq.n	8019faa <_svfiprintf_r+0xf6>
 8019f7e:	4654      	mov	r4, sl
 8019f80:	2000      	movs	r0, #0
 8019f82:	f04f 0c0a 	mov.w	ip, #10
 8019f86:	9a07      	ldr	r2, [sp, #28]
 8019f88:	4621      	mov	r1, r4
 8019f8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019f8e:	3b30      	subs	r3, #48	; 0x30
 8019f90:	2b09      	cmp	r3, #9
 8019f92:	d94e      	bls.n	801a032 <_svfiprintf_r+0x17e>
 8019f94:	b1b0      	cbz	r0, 8019fc4 <_svfiprintf_r+0x110>
 8019f96:	9207      	str	r2, [sp, #28]
 8019f98:	e014      	b.n	8019fc4 <_svfiprintf_r+0x110>
 8019f9a:	eba0 0308 	sub.w	r3, r0, r8
 8019f9e:	fa09 f303 	lsl.w	r3, r9, r3
 8019fa2:	4313      	orrs	r3, r2
 8019fa4:	46a2      	mov	sl, r4
 8019fa6:	9304      	str	r3, [sp, #16]
 8019fa8:	e7d2      	b.n	8019f50 <_svfiprintf_r+0x9c>
 8019faa:	9b03      	ldr	r3, [sp, #12]
 8019fac:	1d19      	adds	r1, r3, #4
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	9103      	str	r1, [sp, #12]
 8019fb2:	2b00      	cmp	r3, #0
 8019fb4:	bfbb      	ittet	lt
 8019fb6:	425b      	neglt	r3, r3
 8019fb8:	f042 0202 	orrlt.w	r2, r2, #2
 8019fbc:	9307      	strge	r3, [sp, #28]
 8019fbe:	9307      	strlt	r3, [sp, #28]
 8019fc0:	bfb8      	it	lt
 8019fc2:	9204      	strlt	r2, [sp, #16]
 8019fc4:	7823      	ldrb	r3, [r4, #0]
 8019fc6:	2b2e      	cmp	r3, #46	; 0x2e
 8019fc8:	d10c      	bne.n	8019fe4 <_svfiprintf_r+0x130>
 8019fca:	7863      	ldrb	r3, [r4, #1]
 8019fcc:	2b2a      	cmp	r3, #42	; 0x2a
 8019fce:	d135      	bne.n	801a03c <_svfiprintf_r+0x188>
 8019fd0:	9b03      	ldr	r3, [sp, #12]
 8019fd2:	3402      	adds	r4, #2
 8019fd4:	1d1a      	adds	r2, r3, #4
 8019fd6:	681b      	ldr	r3, [r3, #0]
 8019fd8:	9203      	str	r2, [sp, #12]
 8019fda:	2b00      	cmp	r3, #0
 8019fdc:	bfb8      	it	lt
 8019fde:	f04f 33ff 	movlt.w	r3, #4294967295
 8019fe2:	9305      	str	r3, [sp, #20]
 8019fe4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801a0b0 <_svfiprintf_r+0x1fc>
 8019fe8:	2203      	movs	r2, #3
 8019fea:	4650      	mov	r0, sl
 8019fec:	7821      	ldrb	r1, [r4, #0]
 8019fee:	f7ff fa25 	bl	801943c <memchr>
 8019ff2:	b140      	cbz	r0, 801a006 <_svfiprintf_r+0x152>
 8019ff4:	2340      	movs	r3, #64	; 0x40
 8019ff6:	eba0 000a 	sub.w	r0, r0, sl
 8019ffa:	fa03 f000 	lsl.w	r0, r3, r0
 8019ffe:	9b04      	ldr	r3, [sp, #16]
 801a000:	3401      	adds	r4, #1
 801a002:	4303      	orrs	r3, r0
 801a004:	9304      	str	r3, [sp, #16]
 801a006:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a00a:	2206      	movs	r2, #6
 801a00c:	4825      	ldr	r0, [pc, #148]	; (801a0a4 <_svfiprintf_r+0x1f0>)
 801a00e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a012:	f7ff fa13 	bl	801943c <memchr>
 801a016:	2800      	cmp	r0, #0
 801a018:	d038      	beq.n	801a08c <_svfiprintf_r+0x1d8>
 801a01a:	4b23      	ldr	r3, [pc, #140]	; (801a0a8 <_svfiprintf_r+0x1f4>)
 801a01c:	bb1b      	cbnz	r3, 801a066 <_svfiprintf_r+0x1b2>
 801a01e:	9b03      	ldr	r3, [sp, #12]
 801a020:	3307      	adds	r3, #7
 801a022:	f023 0307 	bic.w	r3, r3, #7
 801a026:	3308      	adds	r3, #8
 801a028:	9303      	str	r3, [sp, #12]
 801a02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a02c:	4433      	add	r3, r6
 801a02e:	9309      	str	r3, [sp, #36]	; 0x24
 801a030:	e767      	b.n	8019f02 <_svfiprintf_r+0x4e>
 801a032:	460c      	mov	r4, r1
 801a034:	2001      	movs	r0, #1
 801a036:	fb0c 3202 	mla	r2, ip, r2, r3
 801a03a:	e7a5      	b.n	8019f88 <_svfiprintf_r+0xd4>
 801a03c:	2300      	movs	r3, #0
 801a03e:	f04f 0c0a 	mov.w	ip, #10
 801a042:	4619      	mov	r1, r3
 801a044:	3401      	adds	r4, #1
 801a046:	9305      	str	r3, [sp, #20]
 801a048:	4620      	mov	r0, r4
 801a04a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a04e:	3a30      	subs	r2, #48	; 0x30
 801a050:	2a09      	cmp	r2, #9
 801a052:	d903      	bls.n	801a05c <_svfiprintf_r+0x1a8>
 801a054:	2b00      	cmp	r3, #0
 801a056:	d0c5      	beq.n	8019fe4 <_svfiprintf_r+0x130>
 801a058:	9105      	str	r1, [sp, #20]
 801a05a:	e7c3      	b.n	8019fe4 <_svfiprintf_r+0x130>
 801a05c:	4604      	mov	r4, r0
 801a05e:	2301      	movs	r3, #1
 801a060:	fb0c 2101 	mla	r1, ip, r1, r2
 801a064:	e7f0      	b.n	801a048 <_svfiprintf_r+0x194>
 801a066:	ab03      	add	r3, sp, #12
 801a068:	9300      	str	r3, [sp, #0]
 801a06a:	462a      	mov	r2, r5
 801a06c:	4638      	mov	r0, r7
 801a06e:	4b0f      	ldr	r3, [pc, #60]	; (801a0ac <_svfiprintf_r+0x1f8>)
 801a070:	a904      	add	r1, sp, #16
 801a072:	f7fc f999 	bl	80163a8 <_printf_float>
 801a076:	1c42      	adds	r2, r0, #1
 801a078:	4606      	mov	r6, r0
 801a07a:	d1d6      	bne.n	801a02a <_svfiprintf_r+0x176>
 801a07c:	89ab      	ldrh	r3, [r5, #12]
 801a07e:	065b      	lsls	r3, r3, #25
 801a080:	f53f af2c 	bmi.w	8019edc <_svfiprintf_r+0x28>
 801a084:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a086:	b01d      	add	sp, #116	; 0x74
 801a088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a08c:	ab03      	add	r3, sp, #12
 801a08e:	9300      	str	r3, [sp, #0]
 801a090:	462a      	mov	r2, r5
 801a092:	4638      	mov	r0, r7
 801a094:	4b05      	ldr	r3, [pc, #20]	; (801a0ac <_svfiprintf_r+0x1f8>)
 801a096:	a904      	add	r1, sp, #16
 801a098:	f7fc fc22 	bl	80168e0 <_printf_i>
 801a09c:	e7eb      	b.n	801a076 <_svfiprintf_r+0x1c2>
 801a09e:	bf00      	nop
 801a0a0:	0801ae24 	.word	0x0801ae24
 801a0a4:	0801ae2e 	.word	0x0801ae2e
 801a0a8:	080163a9 	.word	0x080163a9
 801a0ac:	08019dfd 	.word	0x08019dfd
 801a0b0:	0801ae2a 	.word	0x0801ae2a

0801a0b4 <_read_r>:
 801a0b4:	b538      	push	{r3, r4, r5, lr}
 801a0b6:	4604      	mov	r4, r0
 801a0b8:	4608      	mov	r0, r1
 801a0ba:	4611      	mov	r1, r2
 801a0bc:	2200      	movs	r2, #0
 801a0be:	4d05      	ldr	r5, [pc, #20]	; (801a0d4 <_read_r+0x20>)
 801a0c0:	602a      	str	r2, [r5, #0]
 801a0c2:	461a      	mov	r2, r3
 801a0c4:	f7eb fe99 	bl	8005dfa <_read>
 801a0c8:	1c43      	adds	r3, r0, #1
 801a0ca:	d102      	bne.n	801a0d2 <_read_r+0x1e>
 801a0cc:	682b      	ldr	r3, [r5, #0]
 801a0ce:	b103      	cbz	r3, 801a0d2 <_read_r+0x1e>
 801a0d0:	6023      	str	r3, [r4, #0]
 801a0d2:	bd38      	pop	{r3, r4, r5, pc}
 801a0d4:	2000e494 	.word	0x2000e494

0801a0d8 <nan>:
 801a0d8:	2000      	movs	r0, #0
 801a0da:	4901      	ldr	r1, [pc, #4]	; (801a0e0 <nan+0x8>)
 801a0dc:	4770      	bx	lr
 801a0de:	bf00      	nop
 801a0e0:	7ff80000 	.word	0x7ff80000

0801a0e4 <strncmp>:
 801a0e4:	b510      	push	{r4, lr}
 801a0e6:	b16a      	cbz	r2, 801a104 <strncmp+0x20>
 801a0e8:	3901      	subs	r1, #1
 801a0ea:	1884      	adds	r4, r0, r2
 801a0ec:	f810 3b01 	ldrb.w	r3, [r0], #1
 801a0f0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801a0f4:	4293      	cmp	r3, r2
 801a0f6:	d103      	bne.n	801a100 <strncmp+0x1c>
 801a0f8:	42a0      	cmp	r0, r4
 801a0fa:	d001      	beq.n	801a100 <strncmp+0x1c>
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	d1f5      	bne.n	801a0ec <strncmp+0x8>
 801a100:	1a98      	subs	r0, r3, r2
 801a102:	bd10      	pop	{r4, pc}
 801a104:	4610      	mov	r0, r2
 801a106:	e7fc      	b.n	801a102 <strncmp+0x1e>

0801a108 <__ascii_wctomb>:
 801a108:	4603      	mov	r3, r0
 801a10a:	4608      	mov	r0, r1
 801a10c:	b141      	cbz	r1, 801a120 <__ascii_wctomb+0x18>
 801a10e:	2aff      	cmp	r2, #255	; 0xff
 801a110:	d904      	bls.n	801a11c <__ascii_wctomb+0x14>
 801a112:	228a      	movs	r2, #138	; 0x8a
 801a114:	f04f 30ff 	mov.w	r0, #4294967295
 801a118:	601a      	str	r2, [r3, #0]
 801a11a:	4770      	bx	lr
 801a11c:	2001      	movs	r0, #1
 801a11e:	700a      	strb	r2, [r1, #0]
 801a120:	4770      	bx	lr
	...

0801a124 <__assert_func>:
 801a124:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a126:	4614      	mov	r4, r2
 801a128:	461a      	mov	r2, r3
 801a12a:	4b09      	ldr	r3, [pc, #36]	; (801a150 <__assert_func+0x2c>)
 801a12c:	4605      	mov	r5, r0
 801a12e:	681b      	ldr	r3, [r3, #0]
 801a130:	68d8      	ldr	r0, [r3, #12]
 801a132:	b14c      	cbz	r4, 801a148 <__assert_func+0x24>
 801a134:	4b07      	ldr	r3, [pc, #28]	; (801a154 <__assert_func+0x30>)
 801a136:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a13a:	9100      	str	r1, [sp, #0]
 801a13c:	462b      	mov	r3, r5
 801a13e:	4906      	ldr	r1, [pc, #24]	; (801a158 <__assert_func+0x34>)
 801a140:	f000 f80e 	bl	801a160 <fiprintf>
 801a144:	f000 fa76 	bl	801a634 <abort>
 801a148:	4b04      	ldr	r3, [pc, #16]	; (801a15c <__assert_func+0x38>)
 801a14a:	461c      	mov	r4, r3
 801a14c:	e7f3      	b.n	801a136 <__assert_func+0x12>
 801a14e:	bf00      	nop
 801a150:	20000238 	.word	0x20000238
 801a154:	0801ae35 	.word	0x0801ae35
 801a158:	0801ae42 	.word	0x0801ae42
 801a15c:	0801ae70 	.word	0x0801ae70

0801a160 <fiprintf>:
 801a160:	b40e      	push	{r1, r2, r3}
 801a162:	b503      	push	{r0, r1, lr}
 801a164:	4601      	mov	r1, r0
 801a166:	ab03      	add	r3, sp, #12
 801a168:	4805      	ldr	r0, [pc, #20]	; (801a180 <fiprintf+0x20>)
 801a16a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a16e:	6800      	ldr	r0, [r0, #0]
 801a170:	9301      	str	r3, [sp, #4]
 801a172:	f000 f86f 	bl	801a254 <_vfiprintf_r>
 801a176:	b002      	add	sp, #8
 801a178:	f85d eb04 	ldr.w	lr, [sp], #4
 801a17c:	b003      	add	sp, #12
 801a17e:	4770      	bx	lr
 801a180:	20000238 	.word	0x20000238

0801a184 <memmove>:
 801a184:	4288      	cmp	r0, r1
 801a186:	b510      	push	{r4, lr}
 801a188:	eb01 0402 	add.w	r4, r1, r2
 801a18c:	d902      	bls.n	801a194 <memmove+0x10>
 801a18e:	4284      	cmp	r4, r0
 801a190:	4623      	mov	r3, r4
 801a192:	d807      	bhi.n	801a1a4 <memmove+0x20>
 801a194:	1e43      	subs	r3, r0, #1
 801a196:	42a1      	cmp	r1, r4
 801a198:	d008      	beq.n	801a1ac <memmove+0x28>
 801a19a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a19e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a1a2:	e7f8      	b.n	801a196 <memmove+0x12>
 801a1a4:	4601      	mov	r1, r0
 801a1a6:	4402      	add	r2, r0
 801a1a8:	428a      	cmp	r2, r1
 801a1aa:	d100      	bne.n	801a1ae <memmove+0x2a>
 801a1ac:	bd10      	pop	{r4, pc}
 801a1ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a1b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a1b6:	e7f7      	b.n	801a1a8 <memmove+0x24>

0801a1b8 <_realloc_r>:
 801a1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1ba:	4607      	mov	r7, r0
 801a1bc:	4614      	mov	r4, r2
 801a1be:	460e      	mov	r6, r1
 801a1c0:	b921      	cbnz	r1, 801a1cc <_realloc_r+0x14>
 801a1c2:	4611      	mov	r1, r2
 801a1c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a1c8:	f7fb bff6 	b.w	80161b8 <_malloc_r>
 801a1cc:	b922      	cbnz	r2, 801a1d8 <_realloc_r+0x20>
 801a1ce:	f7fb ffa7 	bl	8016120 <_free_r>
 801a1d2:	4625      	mov	r5, r4
 801a1d4:	4628      	mov	r0, r5
 801a1d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1d8:	f000 fa98 	bl	801a70c <_malloc_usable_size_r>
 801a1dc:	42a0      	cmp	r0, r4
 801a1de:	d20f      	bcs.n	801a200 <_realloc_r+0x48>
 801a1e0:	4621      	mov	r1, r4
 801a1e2:	4638      	mov	r0, r7
 801a1e4:	f7fb ffe8 	bl	80161b8 <_malloc_r>
 801a1e8:	4605      	mov	r5, r0
 801a1ea:	2800      	cmp	r0, #0
 801a1ec:	d0f2      	beq.n	801a1d4 <_realloc_r+0x1c>
 801a1ee:	4631      	mov	r1, r6
 801a1f0:	4622      	mov	r2, r4
 801a1f2:	f7fb ff7f 	bl	80160f4 <memcpy>
 801a1f6:	4631      	mov	r1, r6
 801a1f8:	4638      	mov	r0, r7
 801a1fa:	f7fb ff91 	bl	8016120 <_free_r>
 801a1fe:	e7e9      	b.n	801a1d4 <_realloc_r+0x1c>
 801a200:	4635      	mov	r5, r6
 801a202:	e7e7      	b.n	801a1d4 <_realloc_r+0x1c>

0801a204 <__sfputc_r>:
 801a204:	6893      	ldr	r3, [r2, #8]
 801a206:	b410      	push	{r4}
 801a208:	3b01      	subs	r3, #1
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	6093      	str	r3, [r2, #8]
 801a20e:	da07      	bge.n	801a220 <__sfputc_r+0x1c>
 801a210:	6994      	ldr	r4, [r2, #24]
 801a212:	42a3      	cmp	r3, r4
 801a214:	db01      	blt.n	801a21a <__sfputc_r+0x16>
 801a216:	290a      	cmp	r1, #10
 801a218:	d102      	bne.n	801a220 <__sfputc_r+0x1c>
 801a21a:	bc10      	pop	{r4}
 801a21c:	f000 b94a 	b.w	801a4b4 <__swbuf_r>
 801a220:	6813      	ldr	r3, [r2, #0]
 801a222:	1c58      	adds	r0, r3, #1
 801a224:	6010      	str	r0, [r2, #0]
 801a226:	7019      	strb	r1, [r3, #0]
 801a228:	4608      	mov	r0, r1
 801a22a:	bc10      	pop	{r4}
 801a22c:	4770      	bx	lr

0801a22e <__sfputs_r>:
 801a22e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a230:	4606      	mov	r6, r0
 801a232:	460f      	mov	r7, r1
 801a234:	4614      	mov	r4, r2
 801a236:	18d5      	adds	r5, r2, r3
 801a238:	42ac      	cmp	r4, r5
 801a23a:	d101      	bne.n	801a240 <__sfputs_r+0x12>
 801a23c:	2000      	movs	r0, #0
 801a23e:	e007      	b.n	801a250 <__sfputs_r+0x22>
 801a240:	463a      	mov	r2, r7
 801a242:	4630      	mov	r0, r6
 801a244:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a248:	f7ff ffdc 	bl	801a204 <__sfputc_r>
 801a24c:	1c43      	adds	r3, r0, #1
 801a24e:	d1f3      	bne.n	801a238 <__sfputs_r+0xa>
 801a250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a254 <_vfiprintf_r>:
 801a254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a258:	460d      	mov	r5, r1
 801a25a:	4614      	mov	r4, r2
 801a25c:	4698      	mov	r8, r3
 801a25e:	4606      	mov	r6, r0
 801a260:	b09d      	sub	sp, #116	; 0x74
 801a262:	b118      	cbz	r0, 801a26c <_vfiprintf_r+0x18>
 801a264:	6983      	ldr	r3, [r0, #24]
 801a266:	b90b      	cbnz	r3, 801a26c <_vfiprintf_r+0x18>
 801a268:	f7fb fe6e 	bl	8015f48 <__sinit>
 801a26c:	4b89      	ldr	r3, [pc, #548]	; (801a494 <_vfiprintf_r+0x240>)
 801a26e:	429d      	cmp	r5, r3
 801a270:	d11b      	bne.n	801a2aa <_vfiprintf_r+0x56>
 801a272:	6875      	ldr	r5, [r6, #4]
 801a274:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a276:	07d9      	lsls	r1, r3, #31
 801a278:	d405      	bmi.n	801a286 <_vfiprintf_r+0x32>
 801a27a:	89ab      	ldrh	r3, [r5, #12]
 801a27c:	059a      	lsls	r2, r3, #22
 801a27e:	d402      	bmi.n	801a286 <_vfiprintf_r+0x32>
 801a280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a282:	f7fb ff24 	bl	80160ce <__retarget_lock_acquire_recursive>
 801a286:	89ab      	ldrh	r3, [r5, #12]
 801a288:	071b      	lsls	r3, r3, #28
 801a28a:	d501      	bpl.n	801a290 <_vfiprintf_r+0x3c>
 801a28c:	692b      	ldr	r3, [r5, #16]
 801a28e:	b9eb      	cbnz	r3, 801a2cc <_vfiprintf_r+0x78>
 801a290:	4629      	mov	r1, r5
 801a292:	4630      	mov	r0, r6
 801a294:	f000 f960 	bl	801a558 <__swsetup_r>
 801a298:	b1c0      	cbz	r0, 801a2cc <_vfiprintf_r+0x78>
 801a29a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a29c:	07dc      	lsls	r4, r3, #31
 801a29e:	d50e      	bpl.n	801a2be <_vfiprintf_r+0x6a>
 801a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 801a2a4:	b01d      	add	sp, #116	; 0x74
 801a2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2aa:	4b7b      	ldr	r3, [pc, #492]	; (801a498 <_vfiprintf_r+0x244>)
 801a2ac:	429d      	cmp	r5, r3
 801a2ae:	d101      	bne.n	801a2b4 <_vfiprintf_r+0x60>
 801a2b0:	68b5      	ldr	r5, [r6, #8]
 801a2b2:	e7df      	b.n	801a274 <_vfiprintf_r+0x20>
 801a2b4:	4b79      	ldr	r3, [pc, #484]	; (801a49c <_vfiprintf_r+0x248>)
 801a2b6:	429d      	cmp	r5, r3
 801a2b8:	bf08      	it	eq
 801a2ba:	68f5      	ldreq	r5, [r6, #12]
 801a2bc:	e7da      	b.n	801a274 <_vfiprintf_r+0x20>
 801a2be:	89ab      	ldrh	r3, [r5, #12]
 801a2c0:	0598      	lsls	r0, r3, #22
 801a2c2:	d4ed      	bmi.n	801a2a0 <_vfiprintf_r+0x4c>
 801a2c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a2c6:	f7fb ff03 	bl	80160d0 <__retarget_lock_release_recursive>
 801a2ca:	e7e9      	b.n	801a2a0 <_vfiprintf_r+0x4c>
 801a2cc:	2300      	movs	r3, #0
 801a2ce:	9309      	str	r3, [sp, #36]	; 0x24
 801a2d0:	2320      	movs	r3, #32
 801a2d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a2d6:	2330      	movs	r3, #48	; 0x30
 801a2d8:	f04f 0901 	mov.w	r9, #1
 801a2dc:	f8cd 800c 	str.w	r8, [sp, #12]
 801a2e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 801a4a0 <_vfiprintf_r+0x24c>
 801a2e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a2e8:	4623      	mov	r3, r4
 801a2ea:	469a      	mov	sl, r3
 801a2ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a2f0:	b10a      	cbz	r2, 801a2f6 <_vfiprintf_r+0xa2>
 801a2f2:	2a25      	cmp	r2, #37	; 0x25
 801a2f4:	d1f9      	bne.n	801a2ea <_vfiprintf_r+0x96>
 801a2f6:	ebba 0b04 	subs.w	fp, sl, r4
 801a2fa:	d00b      	beq.n	801a314 <_vfiprintf_r+0xc0>
 801a2fc:	465b      	mov	r3, fp
 801a2fe:	4622      	mov	r2, r4
 801a300:	4629      	mov	r1, r5
 801a302:	4630      	mov	r0, r6
 801a304:	f7ff ff93 	bl	801a22e <__sfputs_r>
 801a308:	3001      	adds	r0, #1
 801a30a:	f000 80aa 	beq.w	801a462 <_vfiprintf_r+0x20e>
 801a30e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a310:	445a      	add	r2, fp
 801a312:	9209      	str	r2, [sp, #36]	; 0x24
 801a314:	f89a 3000 	ldrb.w	r3, [sl]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	f000 80a2 	beq.w	801a462 <_vfiprintf_r+0x20e>
 801a31e:	2300      	movs	r3, #0
 801a320:	f04f 32ff 	mov.w	r2, #4294967295
 801a324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a328:	f10a 0a01 	add.w	sl, sl, #1
 801a32c:	9304      	str	r3, [sp, #16]
 801a32e:	9307      	str	r3, [sp, #28]
 801a330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a334:	931a      	str	r3, [sp, #104]	; 0x68
 801a336:	4654      	mov	r4, sl
 801a338:	2205      	movs	r2, #5
 801a33a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a33e:	4858      	ldr	r0, [pc, #352]	; (801a4a0 <_vfiprintf_r+0x24c>)
 801a340:	f7ff f87c 	bl	801943c <memchr>
 801a344:	9a04      	ldr	r2, [sp, #16]
 801a346:	b9d8      	cbnz	r0, 801a380 <_vfiprintf_r+0x12c>
 801a348:	06d1      	lsls	r1, r2, #27
 801a34a:	bf44      	itt	mi
 801a34c:	2320      	movmi	r3, #32
 801a34e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a352:	0713      	lsls	r3, r2, #28
 801a354:	bf44      	itt	mi
 801a356:	232b      	movmi	r3, #43	; 0x2b
 801a358:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a35c:	f89a 3000 	ldrb.w	r3, [sl]
 801a360:	2b2a      	cmp	r3, #42	; 0x2a
 801a362:	d015      	beq.n	801a390 <_vfiprintf_r+0x13c>
 801a364:	4654      	mov	r4, sl
 801a366:	2000      	movs	r0, #0
 801a368:	f04f 0c0a 	mov.w	ip, #10
 801a36c:	9a07      	ldr	r2, [sp, #28]
 801a36e:	4621      	mov	r1, r4
 801a370:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a374:	3b30      	subs	r3, #48	; 0x30
 801a376:	2b09      	cmp	r3, #9
 801a378:	d94e      	bls.n	801a418 <_vfiprintf_r+0x1c4>
 801a37a:	b1b0      	cbz	r0, 801a3aa <_vfiprintf_r+0x156>
 801a37c:	9207      	str	r2, [sp, #28]
 801a37e:	e014      	b.n	801a3aa <_vfiprintf_r+0x156>
 801a380:	eba0 0308 	sub.w	r3, r0, r8
 801a384:	fa09 f303 	lsl.w	r3, r9, r3
 801a388:	4313      	orrs	r3, r2
 801a38a:	46a2      	mov	sl, r4
 801a38c:	9304      	str	r3, [sp, #16]
 801a38e:	e7d2      	b.n	801a336 <_vfiprintf_r+0xe2>
 801a390:	9b03      	ldr	r3, [sp, #12]
 801a392:	1d19      	adds	r1, r3, #4
 801a394:	681b      	ldr	r3, [r3, #0]
 801a396:	9103      	str	r1, [sp, #12]
 801a398:	2b00      	cmp	r3, #0
 801a39a:	bfbb      	ittet	lt
 801a39c:	425b      	neglt	r3, r3
 801a39e:	f042 0202 	orrlt.w	r2, r2, #2
 801a3a2:	9307      	strge	r3, [sp, #28]
 801a3a4:	9307      	strlt	r3, [sp, #28]
 801a3a6:	bfb8      	it	lt
 801a3a8:	9204      	strlt	r2, [sp, #16]
 801a3aa:	7823      	ldrb	r3, [r4, #0]
 801a3ac:	2b2e      	cmp	r3, #46	; 0x2e
 801a3ae:	d10c      	bne.n	801a3ca <_vfiprintf_r+0x176>
 801a3b0:	7863      	ldrb	r3, [r4, #1]
 801a3b2:	2b2a      	cmp	r3, #42	; 0x2a
 801a3b4:	d135      	bne.n	801a422 <_vfiprintf_r+0x1ce>
 801a3b6:	9b03      	ldr	r3, [sp, #12]
 801a3b8:	3402      	adds	r4, #2
 801a3ba:	1d1a      	adds	r2, r3, #4
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	9203      	str	r2, [sp, #12]
 801a3c0:	2b00      	cmp	r3, #0
 801a3c2:	bfb8      	it	lt
 801a3c4:	f04f 33ff 	movlt.w	r3, #4294967295
 801a3c8:	9305      	str	r3, [sp, #20]
 801a3ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801a4b0 <_vfiprintf_r+0x25c>
 801a3ce:	2203      	movs	r2, #3
 801a3d0:	4650      	mov	r0, sl
 801a3d2:	7821      	ldrb	r1, [r4, #0]
 801a3d4:	f7ff f832 	bl	801943c <memchr>
 801a3d8:	b140      	cbz	r0, 801a3ec <_vfiprintf_r+0x198>
 801a3da:	2340      	movs	r3, #64	; 0x40
 801a3dc:	eba0 000a 	sub.w	r0, r0, sl
 801a3e0:	fa03 f000 	lsl.w	r0, r3, r0
 801a3e4:	9b04      	ldr	r3, [sp, #16]
 801a3e6:	3401      	adds	r4, #1
 801a3e8:	4303      	orrs	r3, r0
 801a3ea:	9304      	str	r3, [sp, #16]
 801a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3f0:	2206      	movs	r2, #6
 801a3f2:	482c      	ldr	r0, [pc, #176]	; (801a4a4 <_vfiprintf_r+0x250>)
 801a3f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a3f8:	f7ff f820 	bl	801943c <memchr>
 801a3fc:	2800      	cmp	r0, #0
 801a3fe:	d03f      	beq.n	801a480 <_vfiprintf_r+0x22c>
 801a400:	4b29      	ldr	r3, [pc, #164]	; (801a4a8 <_vfiprintf_r+0x254>)
 801a402:	bb1b      	cbnz	r3, 801a44c <_vfiprintf_r+0x1f8>
 801a404:	9b03      	ldr	r3, [sp, #12]
 801a406:	3307      	adds	r3, #7
 801a408:	f023 0307 	bic.w	r3, r3, #7
 801a40c:	3308      	adds	r3, #8
 801a40e:	9303      	str	r3, [sp, #12]
 801a410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a412:	443b      	add	r3, r7
 801a414:	9309      	str	r3, [sp, #36]	; 0x24
 801a416:	e767      	b.n	801a2e8 <_vfiprintf_r+0x94>
 801a418:	460c      	mov	r4, r1
 801a41a:	2001      	movs	r0, #1
 801a41c:	fb0c 3202 	mla	r2, ip, r2, r3
 801a420:	e7a5      	b.n	801a36e <_vfiprintf_r+0x11a>
 801a422:	2300      	movs	r3, #0
 801a424:	f04f 0c0a 	mov.w	ip, #10
 801a428:	4619      	mov	r1, r3
 801a42a:	3401      	adds	r4, #1
 801a42c:	9305      	str	r3, [sp, #20]
 801a42e:	4620      	mov	r0, r4
 801a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a434:	3a30      	subs	r2, #48	; 0x30
 801a436:	2a09      	cmp	r2, #9
 801a438:	d903      	bls.n	801a442 <_vfiprintf_r+0x1ee>
 801a43a:	2b00      	cmp	r3, #0
 801a43c:	d0c5      	beq.n	801a3ca <_vfiprintf_r+0x176>
 801a43e:	9105      	str	r1, [sp, #20]
 801a440:	e7c3      	b.n	801a3ca <_vfiprintf_r+0x176>
 801a442:	4604      	mov	r4, r0
 801a444:	2301      	movs	r3, #1
 801a446:	fb0c 2101 	mla	r1, ip, r1, r2
 801a44a:	e7f0      	b.n	801a42e <_vfiprintf_r+0x1da>
 801a44c:	ab03      	add	r3, sp, #12
 801a44e:	9300      	str	r3, [sp, #0]
 801a450:	462a      	mov	r2, r5
 801a452:	4630      	mov	r0, r6
 801a454:	4b15      	ldr	r3, [pc, #84]	; (801a4ac <_vfiprintf_r+0x258>)
 801a456:	a904      	add	r1, sp, #16
 801a458:	f7fb ffa6 	bl	80163a8 <_printf_float>
 801a45c:	4607      	mov	r7, r0
 801a45e:	1c78      	adds	r0, r7, #1
 801a460:	d1d6      	bne.n	801a410 <_vfiprintf_r+0x1bc>
 801a462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a464:	07d9      	lsls	r1, r3, #31
 801a466:	d405      	bmi.n	801a474 <_vfiprintf_r+0x220>
 801a468:	89ab      	ldrh	r3, [r5, #12]
 801a46a:	059a      	lsls	r2, r3, #22
 801a46c:	d402      	bmi.n	801a474 <_vfiprintf_r+0x220>
 801a46e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a470:	f7fb fe2e 	bl	80160d0 <__retarget_lock_release_recursive>
 801a474:	89ab      	ldrh	r3, [r5, #12]
 801a476:	065b      	lsls	r3, r3, #25
 801a478:	f53f af12 	bmi.w	801a2a0 <_vfiprintf_r+0x4c>
 801a47c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a47e:	e711      	b.n	801a2a4 <_vfiprintf_r+0x50>
 801a480:	ab03      	add	r3, sp, #12
 801a482:	9300      	str	r3, [sp, #0]
 801a484:	462a      	mov	r2, r5
 801a486:	4630      	mov	r0, r6
 801a488:	4b08      	ldr	r3, [pc, #32]	; (801a4ac <_vfiprintf_r+0x258>)
 801a48a:	a904      	add	r1, sp, #16
 801a48c:	f7fc fa28 	bl	80168e0 <_printf_i>
 801a490:	e7e4      	b.n	801a45c <_vfiprintf_r+0x208>
 801a492:	bf00      	nop
 801a494:	0801a9e0 	.word	0x0801a9e0
 801a498:	0801aa00 	.word	0x0801aa00
 801a49c:	0801a9c0 	.word	0x0801a9c0
 801a4a0:	0801ae24 	.word	0x0801ae24
 801a4a4:	0801ae2e 	.word	0x0801ae2e
 801a4a8:	080163a9 	.word	0x080163a9
 801a4ac:	0801a22f 	.word	0x0801a22f
 801a4b0:	0801ae2a 	.word	0x0801ae2a

0801a4b4 <__swbuf_r>:
 801a4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4b6:	460e      	mov	r6, r1
 801a4b8:	4614      	mov	r4, r2
 801a4ba:	4605      	mov	r5, r0
 801a4bc:	b118      	cbz	r0, 801a4c6 <__swbuf_r+0x12>
 801a4be:	6983      	ldr	r3, [r0, #24]
 801a4c0:	b90b      	cbnz	r3, 801a4c6 <__swbuf_r+0x12>
 801a4c2:	f7fb fd41 	bl	8015f48 <__sinit>
 801a4c6:	4b21      	ldr	r3, [pc, #132]	; (801a54c <__swbuf_r+0x98>)
 801a4c8:	429c      	cmp	r4, r3
 801a4ca:	d12b      	bne.n	801a524 <__swbuf_r+0x70>
 801a4cc:	686c      	ldr	r4, [r5, #4]
 801a4ce:	69a3      	ldr	r3, [r4, #24]
 801a4d0:	60a3      	str	r3, [r4, #8]
 801a4d2:	89a3      	ldrh	r3, [r4, #12]
 801a4d4:	071a      	lsls	r2, r3, #28
 801a4d6:	d52f      	bpl.n	801a538 <__swbuf_r+0x84>
 801a4d8:	6923      	ldr	r3, [r4, #16]
 801a4da:	b36b      	cbz	r3, 801a538 <__swbuf_r+0x84>
 801a4dc:	6923      	ldr	r3, [r4, #16]
 801a4de:	6820      	ldr	r0, [r4, #0]
 801a4e0:	b2f6      	uxtb	r6, r6
 801a4e2:	1ac0      	subs	r0, r0, r3
 801a4e4:	6963      	ldr	r3, [r4, #20]
 801a4e6:	4637      	mov	r7, r6
 801a4e8:	4283      	cmp	r3, r0
 801a4ea:	dc04      	bgt.n	801a4f6 <__swbuf_r+0x42>
 801a4ec:	4621      	mov	r1, r4
 801a4ee:	4628      	mov	r0, r5
 801a4f0:	f7fe fbda 	bl	8018ca8 <_fflush_r>
 801a4f4:	bb30      	cbnz	r0, 801a544 <__swbuf_r+0x90>
 801a4f6:	68a3      	ldr	r3, [r4, #8]
 801a4f8:	3001      	adds	r0, #1
 801a4fa:	3b01      	subs	r3, #1
 801a4fc:	60a3      	str	r3, [r4, #8]
 801a4fe:	6823      	ldr	r3, [r4, #0]
 801a500:	1c5a      	adds	r2, r3, #1
 801a502:	6022      	str	r2, [r4, #0]
 801a504:	701e      	strb	r6, [r3, #0]
 801a506:	6963      	ldr	r3, [r4, #20]
 801a508:	4283      	cmp	r3, r0
 801a50a:	d004      	beq.n	801a516 <__swbuf_r+0x62>
 801a50c:	89a3      	ldrh	r3, [r4, #12]
 801a50e:	07db      	lsls	r3, r3, #31
 801a510:	d506      	bpl.n	801a520 <__swbuf_r+0x6c>
 801a512:	2e0a      	cmp	r6, #10
 801a514:	d104      	bne.n	801a520 <__swbuf_r+0x6c>
 801a516:	4621      	mov	r1, r4
 801a518:	4628      	mov	r0, r5
 801a51a:	f7fe fbc5 	bl	8018ca8 <_fflush_r>
 801a51e:	b988      	cbnz	r0, 801a544 <__swbuf_r+0x90>
 801a520:	4638      	mov	r0, r7
 801a522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a524:	4b0a      	ldr	r3, [pc, #40]	; (801a550 <__swbuf_r+0x9c>)
 801a526:	429c      	cmp	r4, r3
 801a528:	d101      	bne.n	801a52e <__swbuf_r+0x7a>
 801a52a:	68ac      	ldr	r4, [r5, #8]
 801a52c:	e7cf      	b.n	801a4ce <__swbuf_r+0x1a>
 801a52e:	4b09      	ldr	r3, [pc, #36]	; (801a554 <__swbuf_r+0xa0>)
 801a530:	429c      	cmp	r4, r3
 801a532:	bf08      	it	eq
 801a534:	68ec      	ldreq	r4, [r5, #12]
 801a536:	e7ca      	b.n	801a4ce <__swbuf_r+0x1a>
 801a538:	4621      	mov	r1, r4
 801a53a:	4628      	mov	r0, r5
 801a53c:	f000 f80c 	bl	801a558 <__swsetup_r>
 801a540:	2800      	cmp	r0, #0
 801a542:	d0cb      	beq.n	801a4dc <__swbuf_r+0x28>
 801a544:	f04f 37ff 	mov.w	r7, #4294967295
 801a548:	e7ea      	b.n	801a520 <__swbuf_r+0x6c>
 801a54a:	bf00      	nop
 801a54c:	0801a9e0 	.word	0x0801a9e0
 801a550:	0801aa00 	.word	0x0801aa00
 801a554:	0801a9c0 	.word	0x0801a9c0

0801a558 <__swsetup_r>:
 801a558:	4b32      	ldr	r3, [pc, #200]	; (801a624 <__swsetup_r+0xcc>)
 801a55a:	b570      	push	{r4, r5, r6, lr}
 801a55c:	681d      	ldr	r5, [r3, #0]
 801a55e:	4606      	mov	r6, r0
 801a560:	460c      	mov	r4, r1
 801a562:	b125      	cbz	r5, 801a56e <__swsetup_r+0x16>
 801a564:	69ab      	ldr	r3, [r5, #24]
 801a566:	b913      	cbnz	r3, 801a56e <__swsetup_r+0x16>
 801a568:	4628      	mov	r0, r5
 801a56a:	f7fb fced 	bl	8015f48 <__sinit>
 801a56e:	4b2e      	ldr	r3, [pc, #184]	; (801a628 <__swsetup_r+0xd0>)
 801a570:	429c      	cmp	r4, r3
 801a572:	d10f      	bne.n	801a594 <__swsetup_r+0x3c>
 801a574:	686c      	ldr	r4, [r5, #4]
 801a576:	89a3      	ldrh	r3, [r4, #12]
 801a578:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a57c:	0719      	lsls	r1, r3, #28
 801a57e:	d42c      	bmi.n	801a5da <__swsetup_r+0x82>
 801a580:	06dd      	lsls	r5, r3, #27
 801a582:	d411      	bmi.n	801a5a8 <__swsetup_r+0x50>
 801a584:	2309      	movs	r3, #9
 801a586:	6033      	str	r3, [r6, #0]
 801a588:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a58c:	f04f 30ff 	mov.w	r0, #4294967295
 801a590:	81a3      	strh	r3, [r4, #12]
 801a592:	e03e      	b.n	801a612 <__swsetup_r+0xba>
 801a594:	4b25      	ldr	r3, [pc, #148]	; (801a62c <__swsetup_r+0xd4>)
 801a596:	429c      	cmp	r4, r3
 801a598:	d101      	bne.n	801a59e <__swsetup_r+0x46>
 801a59a:	68ac      	ldr	r4, [r5, #8]
 801a59c:	e7eb      	b.n	801a576 <__swsetup_r+0x1e>
 801a59e:	4b24      	ldr	r3, [pc, #144]	; (801a630 <__swsetup_r+0xd8>)
 801a5a0:	429c      	cmp	r4, r3
 801a5a2:	bf08      	it	eq
 801a5a4:	68ec      	ldreq	r4, [r5, #12]
 801a5a6:	e7e6      	b.n	801a576 <__swsetup_r+0x1e>
 801a5a8:	0758      	lsls	r0, r3, #29
 801a5aa:	d512      	bpl.n	801a5d2 <__swsetup_r+0x7a>
 801a5ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a5ae:	b141      	cbz	r1, 801a5c2 <__swsetup_r+0x6a>
 801a5b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a5b4:	4299      	cmp	r1, r3
 801a5b6:	d002      	beq.n	801a5be <__swsetup_r+0x66>
 801a5b8:	4630      	mov	r0, r6
 801a5ba:	f7fb fdb1 	bl	8016120 <_free_r>
 801a5be:	2300      	movs	r3, #0
 801a5c0:	6363      	str	r3, [r4, #52]	; 0x34
 801a5c2:	89a3      	ldrh	r3, [r4, #12]
 801a5c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a5c8:	81a3      	strh	r3, [r4, #12]
 801a5ca:	2300      	movs	r3, #0
 801a5cc:	6063      	str	r3, [r4, #4]
 801a5ce:	6923      	ldr	r3, [r4, #16]
 801a5d0:	6023      	str	r3, [r4, #0]
 801a5d2:	89a3      	ldrh	r3, [r4, #12]
 801a5d4:	f043 0308 	orr.w	r3, r3, #8
 801a5d8:	81a3      	strh	r3, [r4, #12]
 801a5da:	6923      	ldr	r3, [r4, #16]
 801a5dc:	b94b      	cbnz	r3, 801a5f2 <__swsetup_r+0x9a>
 801a5de:	89a3      	ldrh	r3, [r4, #12]
 801a5e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a5e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a5e8:	d003      	beq.n	801a5f2 <__swsetup_r+0x9a>
 801a5ea:	4621      	mov	r1, r4
 801a5ec:	4630      	mov	r0, r6
 801a5ee:	f000 f84d 	bl	801a68c <__smakebuf_r>
 801a5f2:	89a0      	ldrh	r0, [r4, #12]
 801a5f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a5f8:	f010 0301 	ands.w	r3, r0, #1
 801a5fc:	d00a      	beq.n	801a614 <__swsetup_r+0xbc>
 801a5fe:	2300      	movs	r3, #0
 801a600:	60a3      	str	r3, [r4, #8]
 801a602:	6963      	ldr	r3, [r4, #20]
 801a604:	425b      	negs	r3, r3
 801a606:	61a3      	str	r3, [r4, #24]
 801a608:	6923      	ldr	r3, [r4, #16]
 801a60a:	b943      	cbnz	r3, 801a61e <__swsetup_r+0xc6>
 801a60c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a610:	d1ba      	bne.n	801a588 <__swsetup_r+0x30>
 801a612:	bd70      	pop	{r4, r5, r6, pc}
 801a614:	0781      	lsls	r1, r0, #30
 801a616:	bf58      	it	pl
 801a618:	6963      	ldrpl	r3, [r4, #20]
 801a61a:	60a3      	str	r3, [r4, #8]
 801a61c:	e7f4      	b.n	801a608 <__swsetup_r+0xb0>
 801a61e:	2000      	movs	r0, #0
 801a620:	e7f7      	b.n	801a612 <__swsetup_r+0xba>
 801a622:	bf00      	nop
 801a624:	20000238 	.word	0x20000238
 801a628:	0801a9e0 	.word	0x0801a9e0
 801a62c:	0801aa00 	.word	0x0801aa00
 801a630:	0801a9c0 	.word	0x0801a9c0

0801a634 <abort>:
 801a634:	2006      	movs	r0, #6
 801a636:	b508      	push	{r3, lr}
 801a638:	f000 f898 	bl	801a76c <raise>
 801a63c:	2001      	movs	r0, #1
 801a63e:	f7eb fbd2 	bl	8005de6 <_exit>

0801a642 <__swhatbuf_r>:
 801a642:	b570      	push	{r4, r5, r6, lr}
 801a644:	460e      	mov	r6, r1
 801a646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a64a:	4614      	mov	r4, r2
 801a64c:	2900      	cmp	r1, #0
 801a64e:	461d      	mov	r5, r3
 801a650:	b096      	sub	sp, #88	; 0x58
 801a652:	da07      	bge.n	801a664 <__swhatbuf_r+0x22>
 801a654:	2300      	movs	r3, #0
 801a656:	602b      	str	r3, [r5, #0]
 801a658:	89b3      	ldrh	r3, [r6, #12]
 801a65a:	061a      	lsls	r2, r3, #24
 801a65c:	d410      	bmi.n	801a680 <__swhatbuf_r+0x3e>
 801a65e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a662:	e00e      	b.n	801a682 <__swhatbuf_r+0x40>
 801a664:	466a      	mov	r2, sp
 801a666:	f000 f89d 	bl	801a7a4 <_fstat_r>
 801a66a:	2800      	cmp	r0, #0
 801a66c:	dbf2      	blt.n	801a654 <__swhatbuf_r+0x12>
 801a66e:	9a01      	ldr	r2, [sp, #4]
 801a670:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a674:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a678:	425a      	negs	r2, r3
 801a67a:	415a      	adcs	r2, r3
 801a67c:	602a      	str	r2, [r5, #0]
 801a67e:	e7ee      	b.n	801a65e <__swhatbuf_r+0x1c>
 801a680:	2340      	movs	r3, #64	; 0x40
 801a682:	2000      	movs	r0, #0
 801a684:	6023      	str	r3, [r4, #0]
 801a686:	b016      	add	sp, #88	; 0x58
 801a688:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a68c <__smakebuf_r>:
 801a68c:	898b      	ldrh	r3, [r1, #12]
 801a68e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a690:	079d      	lsls	r5, r3, #30
 801a692:	4606      	mov	r6, r0
 801a694:	460c      	mov	r4, r1
 801a696:	d507      	bpl.n	801a6a8 <__smakebuf_r+0x1c>
 801a698:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a69c:	6023      	str	r3, [r4, #0]
 801a69e:	6123      	str	r3, [r4, #16]
 801a6a0:	2301      	movs	r3, #1
 801a6a2:	6163      	str	r3, [r4, #20]
 801a6a4:	b002      	add	sp, #8
 801a6a6:	bd70      	pop	{r4, r5, r6, pc}
 801a6a8:	466a      	mov	r2, sp
 801a6aa:	ab01      	add	r3, sp, #4
 801a6ac:	f7ff ffc9 	bl	801a642 <__swhatbuf_r>
 801a6b0:	9900      	ldr	r1, [sp, #0]
 801a6b2:	4605      	mov	r5, r0
 801a6b4:	4630      	mov	r0, r6
 801a6b6:	f7fb fd7f 	bl	80161b8 <_malloc_r>
 801a6ba:	b948      	cbnz	r0, 801a6d0 <__smakebuf_r+0x44>
 801a6bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6c0:	059a      	lsls	r2, r3, #22
 801a6c2:	d4ef      	bmi.n	801a6a4 <__smakebuf_r+0x18>
 801a6c4:	f023 0303 	bic.w	r3, r3, #3
 801a6c8:	f043 0302 	orr.w	r3, r3, #2
 801a6cc:	81a3      	strh	r3, [r4, #12]
 801a6ce:	e7e3      	b.n	801a698 <__smakebuf_r+0xc>
 801a6d0:	4b0d      	ldr	r3, [pc, #52]	; (801a708 <__smakebuf_r+0x7c>)
 801a6d2:	62b3      	str	r3, [r6, #40]	; 0x28
 801a6d4:	89a3      	ldrh	r3, [r4, #12]
 801a6d6:	6020      	str	r0, [r4, #0]
 801a6d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a6dc:	81a3      	strh	r3, [r4, #12]
 801a6de:	9b00      	ldr	r3, [sp, #0]
 801a6e0:	6120      	str	r0, [r4, #16]
 801a6e2:	6163      	str	r3, [r4, #20]
 801a6e4:	9b01      	ldr	r3, [sp, #4]
 801a6e6:	b15b      	cbz	r3, 801a700 <__smakebuf_r+0x74>
 801a6e8:	4630      	mov	r0, r6
 801a6ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a6ee:	f000 f86b 	bl	801a7c8 <_isatty_r>
 801a6f2:	b128      	cbz	r0, 801a700 <__smakebuf_r+0x74>
 801a6f4:	89a3      	ldrh	r3, [r4, #12]
 801a6f6:	f023 0303 	bic.w	r3, r3, #3
 801a6fa:	f043 0301 	orr.w	r3, r3, #1
 801a6fe:	81a3      	strh	r3, [r4, #12]
 801a700:	89a0      	ldrh	r0, [r4, #12]
 801a702:	4305      	orrs	r5, r0
 801a704:	81a5      	strh	r5, [r4, #12]
 801a706:	e7cd      	b.n	801a6a4 <__smakebuf_r+0x18>
 801a708:	08015ee1 	.word	0x08015ee1

0801a70c <_malloc_usable_size_r>:
 801a70c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a710:	1f18      	subs	r0, r3, #4
 801a712:	2b00      	cmp	r3, #0
 801a714:	bfbc      	itt	lt
 801a716:	580b      	ldrlt	r3, [r1, r0]
 801a718:	18c0      	addlt	r0, r0, r3
 801a71a:	4770      	bx	lr

0801a71c <_raise_r>:
 801a71c:	291f      	cmp	r1, #31
 801a71e:	b538      	push	{r3, r4, r5, lr}
 801a720:	4604      	mov	r4, r0
 801a722:	460d      	mov	r5, r1
 801a724:	d904      	bls.n	801a730 <_raise_r+0x14>
 801a726:	2316      	movs	r3, #22
 801a728:	6003      	str	r3, [r0, #0]
 801a72a:	f04f 30ff 	mov.w	r0, #4294967295
 801a72e:	bd38      	pop	{r3, r4, r5, pc}
 801a730:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801a732:	b112      	cbz	r2, 801a73a <_raise_r+0x1e>
 801a734:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a738:	b94b      	cbnz	r3, 801a74e <_raise_r+0x32>
 801a73a:	4620      	mov	r0, r4
 801a73c:	f000 f830 	bl	801a7a0 <_getpid_r>
 801a740:	462a      	mov	r2, r5
 801a742:	4601      	mov	r1, r0
 801a744:	4620      	mov	r0, r4
 801a746:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a74a:	f000 b817 	b.w	801a77c <_kill_r>
 801a74e:	2b01      	cmp	r3, #1
 801a750:	d00a      	beq.n	801a768 <_raise_r+0x4c>
 801a752:	1c59      	adds	r1, r3, #1
 801a754:	d103      	bne.n	801a75e <_raise_r+0x42>
 801a756:	2316      	movs	r3, #22
 801a758:	6003      	str	r3, [r0, #0]
 801a75a:	2001      	movs	r0, #1
 801a75c:	e7e7      	b.n	801a72e <_raise_r+0x12>
 801a75e:	2400      	movs	r4, #0
 801a760:	4628      	mov	r0, r5
 801a762:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a766:	4798      	blx	r3
 801a768:	2000      	movs	r0, #0
 801a76a:	e7e0      	b.n	801a72e <_raise_r+0x12>

0801a76c <raise>:
 801a76c:	4b02      	ldr	r3, [pc, #8]	; (801a778 <raise+0xc>)
 801a76e:	4601      	mov	r1, r0
 801a770:	6818      	ldr	r0, [r3, #0]
 801a772:	f7ff bfd3 	b.w	801a71c <_raise_r>
 801a776:	bf00      	nop
 801a778:	20000238 	.word	0x20000238

0801a77c <_kill_r>:
 801a77c:	b538      	push	{r3, r4, r5, lr}
 801a77e:	2300      	movs	r3, #0
 801a780:	4d06      	ldr	r5, [pc, #24]	; (801a79c <_kill_r+0x20>)
 801a782:	4604      	mov	r4, r0
 801a784:	4608      	mov	r0, r1
 801a786:	4611      	mov	r1, r2
 801a788:	602b      	str	r3, [r5, #0]
 801a78a:	f7eb fb1c 	bl	8005dc6 <_kill>
 801a78e:	1c43      	adds	r3, r0, #1
 801a790:	d102      	bne.n	801a798 <_kill_r+0x1c>
 801a792:	682b      	ldr	r3, [r5, #0]
 801a794:	b103      	cbz	r3, 801a798 <_kill_r+0x1c>
 801a796:	6023      	str	r3, [r4, #0]
 801a798:	bd38      	pop	{r3, r4, r5, pc}
 801a79a:	bf00      	nop
 801a79c:	2000e494 	.word	0x2000e494

0801a7a0 <_getpid_r>:
 801a7a0:	f7eb bb0a 	b.w	8005db8 <_getpid>

0801a7a4 <_fstat_r>:
 801a7a4:	b538      	push	{r3, r4, r5, lr}
 801a7a6:	2300      	movs	r3, #0
 801a7a8:	4d06      	ldr	r5, [pc, #24]	; (801a7c4 <_fstat_r+0x20>)
 801a7aa:	4604      	mov	r4, r0
 801a7ac:	4608      	mov	r0, r1
 801a7ae:	4611      	mov	r1, r2
 801a7b0:	602b      	str	r3, [r5, #0]
 801a7b2:	f7eb fb66 	bl	8005e82 <_fstat>
 801a7b6:	1c43      	adds	r3, r0, #1
 801a7b8:	d102      	bne.n	801a7c0 <_fstat_r+0x1c>
 801a7ba:	682b      	ldr	r3, [r5, #0]
 801a7bc:	b103      	cbz	r3, 801a7c0 <_fstat_r+0x1c>
 801a7be:	6023      	str	r3, [r4, #0]
 801a7c0:	bd38      	pop	{r3, r4, r5, pc}
 801a7c2:	bf00      	nop
 801a7c4:	2000e494 	.word	0x2000e494

0801a7c8 <_isatty_r>:
 801a7c8:	b538      	push	{r3, r4, r5, lr}
 801a7ca:	2300      	movs	r3, #0
 801a7cc:	4d05      	ldr	r5, [pc, #20]	; (801a7e4 <_isatty_r+0x1c>)
 801a7ce:	4604      	mov	r4, r0
 801a7d0:	4608      	mov	r0, r1
 801a7d2:	602b      	str	r3, [r5, #0]
 801a7d4:	f7eb fb64 	bl	8005ea0 <_isatty>
 801a7d8:	1c43      	adds	r3, r0, #1
 801a7da:	d102      	bne.n	801a7e2 <_isatty_r+0x1a>
 801a7dc:	682b      	ldr	r3, [r5, #0]
 801a7de:	b103      	cbz	r3, 801a7e2 <_isatty_r+0x1a>
 801a7e0:	6023      	str	r3, [r4, #0]
 801a7e2:	bd38      	pop	{r3, r4, r5, pc}
 801a7e4:	2000e494 	.word	0x2000e494

0801a7e8 <_init>:
 801a7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7ea:	bf00      	nop
 801a7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7ee:	bc08      	pop	{r3}
 801a7f0:	469e      	mov	lr, r3
 801a7f2:	4770      	bx	lr

0801a7f4 <_fini>:
 801a7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7f6:	bf00      	nop
 801a7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7fa:	bc08      	pop	{r3}
 801a7fc:	469e      	mov	lr, r3
 801a7fe:	4770      	bx	lr
