#ifndef __DCLI_DIAG_H__
#define __DCLI_DIAG_H__

unsigned char *dcli_soc_mem[] = {	\
	"ALTERNATE_EMIRROR_BITMAP",
	"ARB_TDM_TABLE",
	"ARL",
	"ARL_CNT",
	"BSAFE_CMD_DATA_IN",
	"BSAFE_CMD_DATA_OUT",
	"C0_CELL",
	"C0_CPU_RQ",
	"C0_CPU_WQ",
	"C0_RQ",
	"C0_WQ",
	"C1_CELL",
	"C1_CPU_RQ",
	"C1_CPU_WQ",
	"C1_RQ",
	"C1_WQ",
	"C2_CELL",
	"C2_RQ",
	"C2_WQ",
	"C3_RQ",
	"C3_WQ",
	"CELL_BUF",
	"COMMAND_MEMORY_BSE",
	"COMMAND_MEMORY_CSE",
	"COMMAND_MEMORY_HSE",
	"CPU_COS_MAP",
	"CPU_COS_MAP_DATA_ONLY",
	"CPU_COS_MAP_ONLY",
	"CPU_TS_MAP",
	"DEFIP",
	"DEFIP_ALL",
	"DEFIP_ENTRY",
	"DEFIP_HI",
	"DEFIP_HIT",
	"DEFIP_HIT_HI",
	"DEFIP_HIT_LO",
	"DEFIP_HI_ALL",
	"DEFIP_LO",
	"DEFIP_LO_ALL",
	"DSCP",
	"DSCP_PRIORITY_TABLE",
	"DSCP_TABLE",
	"E2E_HOL_STATUS",
	"EFP_COUNTER_TABLE",
	"EFP_COUNTER_TABLE_X",
	"EFP_COUNTER_TABLE_Y",
	"EFP_METER_TABLE",
	"EFP_METER_TABLE_X",
	"EFP_METER_TABLE_Y",
	"EFP_POLICY_TABLE",
	"EFP_TCAM",
	"EGRESS_ADJACENT_MAC",
	"EGRESS_DSCP_EXP",
	"EGRESS_IPMC_LS",
	"EGRESS_IPMC_MS",
	"EGRESS_IP_TUNNEL",
	"EGRESS_SPVLAN_ID",
	"EGRESS_VLAN_STG",
	"EGR_DSCP_ECN_MAP",
	"EGR_DSCP_TABLE",
	"EGR_EM_MTP_INDEX",
	"EGR_ERSPAN",
	"EGR_IM_MTP_INDEX",
	"EGR_IPFIX_DSCP_XLATE_TABLE",
	"EGR_IPFIX_EOP_BUFFER",
	"EGR_IPFIX_EXPORT_FIFO",
	"EGR_IPFIX_IPV4_MASK_SET_A",
	"EGR_IPFIX_IPV6_MASK_SET_A",
	"EGR_IPFIX_PROFILE",
	"EGR_IPFIX_SESSION_TABLE",
	"EGR_IPMC",
	"EGR_IP_TUNNEL",
	"EGR_IP_TUNNEL_IPV6",
	"EGR_IP_TUNNEL_MPLS",
	"EGR_L3_INTF",
	"EGR_L3_NEXT_HOP",
	"EGR_MAC_DA_PROFILE",
	"EGR_MASK",
	"EGR_MOD_MAP_TABLE",
	"EGR_MPLS_EXP_MAPPING_1",
	"EGR_MPLS_EXP_MAPPING_2",
	"EGR_MPLS_EXP_PRI_MAPPING",
	"EGR_MPLS_PRI_MAPPING",
	"EGR_MPLS_VC_AND_SWAP_LABEL_TABLE",
	"EGR_PERQ_XMT_COUNTERS",
	"EGR_PRI_CNG_MAP",
	"EGR_PW_INIT_COUNTERS",
	"EGR_VLAN",
	"EGR_VLAN_STG",
	"EGR_VLAN_TAG_ACTION_PROFILE",
	"EGR_VLAN_XLATE",
	"EGR_VLAN_XLATE_DATA_ONLY",
	"EGR_VLAN_XLATE_MASK",
	"EGR_VLAN_XLATE_ONLY",
	"EGR_VLAN_XLATE_SCRATCH",
	"EM_MTP_INDEX",
	"ESM_RANGE_CHECK",
	"ET_INST_OPC_TABLE",
	"ET_PA_XLAT",
	"ET_UINST_MEM",
	"EXT_ACL144_TCAM",
	"EXT_ACL144_TCAM_IPV4",
	"EXT_ACL144_TCAM_IPV6",
	"EXT_ACL144_TCAM_L2",
	"EXT_ACL288_TCAM",
	"EXT_ACL288_TCAM_IPV4",
	"EXT_ACL288_TCAM_L2",
	"EXT_ACL360_TCAM_DATA",
	"EXT_ACL360_TCAM_DATA_IPV6_SHORT",
	"EXT_ACL360_TCAM_MASK",
	"EXT_ACL432_TCAM_DATA",
	"EXT_ACL432_TCAM_DATA_IPV6_LONG",
	"EXT_ACL432_TCAM_DATA_L2_IPV4",
	"EXT_ACL432_TCAM_DATA_L2_IPV6",
	"EXT_ACL432_TCAM_MASK",
	"EXT_DEFIP_DATA",
	"EXT_DEFIP_DATA_IPV4",
	"EXT_DEFIP_DATA_IPV6_64",
	"EXT_DEFIP_DATA_IPV6_128",
	"EXT_DST_HIT_BITS",
	"EXT_DST_HIT_BITS_IPV4",
	"EXT_DST_HIT_BITS_IPV6_64",
	"EXT_DST_HIT_BITS_IPV6_128",
	"EXT_DST_HIT_BITS_L2",
	"EXT_FP_CNTR",
	"EXT_FP_CNTR8",
	"EXT_FP_CNTR8_ACL144_IPV4",
	"EXT_FP_CNTR8_ACL144_IPV6",
	"EXT_FP_CNTR8_ACL144_L2",
	"EXT_FP_CNTR8_ACL288_IPV4",
	"EXT_FP_CNTR8_ACL288_L2",
	"EXT_FP_CNTR8_ACL360_IPV6_SHORT",
	"EXT_FP_CNTR8_ACL432_IPV6_LONG",
	"EXT_FP_CNTR8_ACL432_L2_IPV4",
	"EXT_FP_CNTR8_ACL432_L2_IPV6",
	"EXT_FP_CNTR_ACL144_IPV4",
	"EXT_FP_CNTR_ACL144_IPV6",
	"EXT_FP_CNTR_ACL144_L2",
	"EXT_FP_CNTR_ACL288_IPV4",
	"EXT_FP_CNTR_ACL288_L2",
	"EXT_FP_CNTR_ACL360_IPV6_SHORT",
	"EXT_FP_CNTR_ACL432_IPV6_LONG",
	"EXT_FP_CNTR_ACL432_L2_IPV4",
	"EXT_FP_CNTR_ACL432_L2_IPV6",
	"EXT_FP_POLICY",
	"EXT_FP_POLICY_ACL144_IPV4",
	"EXT_FP_POLICY_ACL144_IPV6",
	"EXT_FP_POLICY_ACL144_L2",
	"EXT_FP_POLICY_ACL288_IPV4",
	"EXT_FP_POLICY_ACL288_L2",
	"EXT_FP_POLICY_ACL360_IPV6_SHORT",
	"EXT_FP_POLICY_ACL432_IPV6_LONG",
	"EXT_FP_POLICY_ACL432_L2_IPV4",
	"EXT_FP_POLICY_ACL432_L2_IPV6",
	"EXT_IFP_ACTION_PROFILE",
	"EXT_IPV4_DEFIP",
	"EXT_IPV4_DEFIP_TCAM",
	"EXT_IPV6_128_DEFIP",
	"EXT_IPV6_128_DEFIP_TCAM",
	"EXT_IPV6_64_DEFIP",
	"EXT_IPV6_64_DEFIP_TCAM",
	"EXT_L2_ENTRY",
	"EXT_L2_ENTRY_DATA",
	"EXT_L2_ENTRY_TCAM",
	"EXT_L2_MOD_FIFO",
	"EXT_SRC_HIT_BITS",
	"EXT_SRC_HIT_BITS_IPV4",
	"EXT_SRC_HIT_BITS_IPV6_64",
	"EXT_SRC_HIT_BITS_IPV6_128",
	"EXT_SRC_HIT_BITS_L2",
	"FE_IPMC_VEC",
	"FE_IPMC_VLAN",
	"FILTER_FFPCOUNTERS",
	"FILTER_FFPPACKETCOUNTERS",
	"FILTER_IMASK",
	"FILTER_IRULE",
	"FILTER_METERING",
	"FP_COUNTER_EXT",
	"FP_COUNTER_INT",
	"FP_COUNTER_TABLE",
	"FP_COUNTER_TABLE_X",
	"FP_COUNTER_TABLE_Y",
	"FP_EXTERNAL",
	"FP_GLOBAL_MASK_TCAM",
	"FP_INTERNAL",
	"FP_METER_TABLE",
	"FP_METER_TABLE_EXT",
	"FP_METER_TABLE_INT",
	"FP_METER_TABLE_X",
	"FP_METER_TABLE_Y",
	"FP_POLICY_EXTERNAL",
	"FP_POLICY_INTERNAL",
	"FP_POLICY_TABLE",
	"FP_PORT_FIELD_SEL",
	"FP_PORT_METER_MAP",
	"FP_RANGE_CHECK",
	"FP_SC_BCAST_METER_TABLE",
	"FP_SC_DLF_METER_TABLE",
	"FP_SC_MCAST_METER_TABLE",
	"FP_SC_METER_TABLE",
	"FP_SLICE_ENTRY_PORT_SEL",
	"FP_SLICE_KEY_CONTROL",
	"FP_SLICE_MAP",
	"FP_STORM_CONTROL_METERS",
	"FP_TCAM",
	"FP_TCAM_EXTERNAL",
	"FP_TCAM_INTERNAL",
	"FP_TCAM_PLUS_POLICY",
	"FP_TCAM_X",
	"FP_TCAM_Y",
	"FP_TCP_UDP_PORT_RANGE",
	"FP_UDF_OFFSET",
	"GBP",
	"GE_IPMC_VEC",
	"GE_IPMC_VLAN",
	"GFILTER_FFPCOUNTERS",
	"GFILTER_FFPPACKETCOUNTERS",
	"GFILTER_FFP_IN_PROFILE_COUNTERS",
	"GFILTER_FFP_OUT_PROFILE_COUNTERS",
	"GFILTER_IMASK",
	"GFILTER_IRULE",
	"GFILTER_IRULELOOKUP",
	"GFILTER_IRULE_TEST0",
	"GFILTER_IRULE_TEST1",
	"GFILTER_IRULE_TEST2",
	"GFILTER_IRULE_TEST3",
	"GFILTER_METERING",
	"HASHINPUT",
	"HASH_TRAP_INFO",
	"HG_PORT_TABLE",
	"HG_TRUNK_FAILOVER_SET",
	"IFP_PORT_FIELD_SEL",
	"IFP_REDIRECTION_PROFILE",
	"IGR_VLAN_RANGE_TBL",
	"IGR_VLAN_XLATE",
	"IM_MTP_INDEX",
	"ING_DVP_TABLE",
	"ING_IPFIX_DSCP_XLATE_TABLE",
	"ING_IPFIX_EOP_BUFFER",
	"ING_IPFIX_EXPORT_FIFO",
	"ING_IPFIX_IPV4_MASK_SET_A",
	"ING_IPFIX_IPV4_MASK_SET_B",
	"ING_IPFIX_IPV6_MASK_SET_A",
	"ING_IPFIX_IPV6_MASK_SET_B",
	"ING_IPFIX_PROFILE",
	"ING_IPFIX_SESSION_TABLE",
	"ING_L3_NEXT_HOP",
	"ING_L3_NEXT_HOP_A",
	"ING_L3_NEXT_HOP_B",
	"ING_MOD_MAP_TABLE",
	"ING_MPLS_EXP_MAPPING",
	"ING_PRI_CNG_MAP",
	"ING_PW_TERM_COUNTERS",
	"ING_PW_TERM_SEQ_NUM",
	"ING_VLAN_RANGE",
	"ING_VLAN_TAG_ACTION_PROFILE",
	"INITIAL_ING_L3_NEXT_HOP",
	"INITIAL_L3_ECMP",
	"INITIAL_L3_ECMP_COUNT",
	"IPMC_GROUP_V4",
	"IPMC_GROUP_V6",
	"IPORT_TABLE",
	"IPV4_IN_IPV6_PREFIX_MATCH_TABLE",
	"IPV6_PROXY_ENABLE_TABLE",
	"L2MC",
	"L2MC_TABLE",
	"L2X",
	"L2X_BASE",
	"L2X_HIT",
	"L2X_MC",
	"L2X_PARITY",
	"L2X_STATIC",
	"L2X_VALID",
	"L2_ENTRY_EXTERNAL",
	"L2_ENTRY_INTERNAL",
	"L2_ENTRY_ONLY",
	"L2_ENTRY_OVERFLOW",
	"L2_ENTRY_SCRATCH",
	"L2_HITDA_ONLY",
	"L2_HITSA_ONLY",
	"L2_MOD_FIFO",
	"L2_USER_ENTRY",
	"L2_USER_ENTRY_DATA",
	"L2_USER_ENTRY_DATA_ONLY",
	"L2_USER_ENTRY_ONLY",
	"L2_USER_ENTRY_TCAM",
	"L3INTF",
	"L3INTF_EGR_FILTER_LIST",
	"L3INTF_IGR_FILTER_LIST",
	"L3INTF_QOS",
	"L3X",
	"L3X_BASE",
	"L3X_HIT",
	"L3X_PARITY",
	"L3X_VALID",
	"L3_DEFIP",
	"L3_DEFIP_128",
	"L3_DEFIP_128_DATA_ONLY",
	"L3_DEFIP_128_HIT_ONLY",
	"L3_DEFIP_128_ONLY",
	"L3_DEFIP_ALG",
	"L3_DEFIP_CAM",
	"L3_DEFIP_DATA",
	"L3_DEFIP_DATA_ONLY",
	"L3_DEFIP_HIT_ONLY",
	"L3_DEFIP_ONLY",
	"L3_DEFIP_TCAM",
	"L3_DEF_IP",
	"L3_ECMP",
	"L3_ECMP_COUNT",
	"L3_ENTRY_HIT_ONLY",
	"L3_ENTRY_IPV4_MULTICAST",
	"L3_ENTRY_IPV4_MULTICAST_SCRATCH",
	"L3_ENTRY_IPV4_UNICAST",
	"L3_ENTRY_IPV4_UNICAST_SCRATCH",
	"L3_ENTRY_IPV6_MULTICAST",
	"L3_ENTRY_IPV6_MULTICAST_SCRATCH",
	"L3_ENTRY_IPV6_UNICAST",
	"L3_ENTRY_IPV6_UNICAST_SCRATCH",
	"L3_ENTRY_ONLY",
	"L3_ENTRY_V4",
	"L3_ENTRY_V6",
	"L3_ENTRY_VALID_ONLY",
	"L3_IIF",
	"L3_INTF",
	"L3_IPMC",
	"L3_L3",
	"L3_L3INTF",
	"L3_LPM_HITBIT",
	"L3_MTU_VALUES",
	"L3_TUNNEL",
	"L3_TUNNEL_DATA",
	"L3_TUNNEL_TCAM",
	"LPORT_TAB",
	"MAC_BLOCK",
	"MAC_LIMIT_PORT_MAP_TABLE",
	"MAC_LIMIT_TRUNK_MAP_TABLE",
	"MARL",
	"MCU_CHANNEL3_DATA",
	"MEM_EGR_MODMAP",
	"MEM_INGBUF",
	"MEM_ING_MODMAP",
	"MEM_ING_SRCMODBLK",
	"MEM_IPMC",
	"MEM_LLA",
	"MEM_MC",
	"MEM_PP",
	"MEM_TRUNK_PORT_POOL",
	"MEM_UC",
	"MEM_VID",
	"MEM_XQ",
	"MEM_XQ_PTRS",
	"MMU_AGING_CTR",
	"MMU_AGING_EXP",
	"MMU_CBPCELLHEADER",
	"MMU_CBPDATA0",
	"MMU_CBPDATA1",
	"MMU_CBPDATA2",
	"MMU_CBPDATA3",
	"MMU_CBPDATA4",
	"MMU_CBPDATA5",
	"MMU_CBPDATA6",
	"MMU_CBPDATA7",
	"MMU_CBPDATA8",
	"MMU_CBPDATA9",
	"MMU_CBPDATA10",
	"MMU_CBPDATA11",
	"MMU_CBPDATA12",
	"MMU_CBPDATA13",
	"MMU_CBPDATA14",
	"MMU_CBPDATA15",
	"MMU_CBPDATA16",
	"MMU_CBPDATA17",
	"MMU_CBPDATA18",
	"MMU_CBPDATA19",
	"MMU_CBPDATA20",
	"MMU_CBPDATA21",
	"MMU_CBPDATA22",
	"MMU_CBPDATA23",
	"MMU_CBPDATA24",
	"MMU_CBPDATA25",
	"MMU_CBPDATA26",
	"MMU_CBPDATA27",
	"MMU_CBPDATA28",
	"MMU_CBPDATA29",
	"MMU_CBPDATA30",
	"MMU_CBPDATA31",
	"MMU_CBPPKTHEADER0",
	"MMU_CBPPKTHEADER1",
	"MMU_CBPPKTHEADER2",
	"MMU_CBPPKTHEADER0_MEM0",
	"MMU_CBPPKTHEADER0_MEM1",
	"MMU_CBPPKTHEADER0_MEM2",
	"MMU_CBPPKTHEADER0_MEM3",
	"MMU_CBPPKTHEADER1_MEM0",
	"MMU_CBPPKTHEADER1_MEM1",
	"MMU_CBPPKTHEADER1_MEM2",
	"MMU_CBPPKTHEADERCPU",
	"MMU_CBPPKTLENGTH",
	"MMU_CCP",
	"MMU_CCPTR",
	"MMU_CCP_MEM",
	"MMU_CELLCHK",
	"MMU_CELLLINK",
	"MMU_CELLPTRSWAP_CG0_CH0_HI",
	"MMU_CELLPTRSWAP_CG0_CH0_LO",
	"MMU_CELLPTRSWAP_CG0_CH1_HI",
	"MMU_CELLPTRSWAP_CG0_CH1_LO",
	"MMU_CELLPTRSWAP_CG1_CH0_HI",
	"MMU_CELLPTRSWAP_CG1_CH0_LO",
	"MMU_CELLPTRSWAP_CG1_CH1_LO",
	"MMU_CELLPTRSWAP_CH0_HI",
	"MMU_CELLPTRSWAP_CH0_LO",
	"MMU_CELLPTRSWAP_CH1_HI",
	"MMU_CELLPTRSWAP_CH1_LO",
	"MMU_CFAP",
	"MMU_CFAP_MEM",
	"MMU_FIRSTCELLPTR_CG0",
	"MMU_FIRSTCELLPTR_CG1",
	"MMU_IBPSTATUS",
	"MMU_IBS",
	"MMU_IBS_CG0_CH0",
	"MMU_IBS_CG0_CH1",
	"MMU_IBS_CG1_CH0",
	"MMU_IBS_CG1_CH1",
	"MMU_INGPKTCELLLIMITIBP",
	"MMU_INGPKTCELLUSE",
	"MMU_IPMCBITMAP_CG0",
	"MMU_IPMCBITMAP_CG1",
	"MMU_IPMC_GROUP_TBL0",
	"MMU_IPMC_GROUP_TBL1",
	"MMU_IPMC_GROUP_TBL2",
	"MMU_IPMC_GROUP_TBL3",
	"MMU_IPMC_GROUP_TBL4",
	"MMU_IPMC_GROUP_TBL5",
	"MMU_IPMC_GROUP_TBL6",
	"MMU_IPMC_GROUP_TBL7",
	"MMU_IPMC_GROUP_TBL8",
	"MMU_IPMC_INDEX",
	"MMU_IPMC_PTR",
	"MMU_IPMC_REP_10G_MEMORY",
	"MMU_IPMC_VLAN_TBL",
	"MMU_IPMC_VLAN_TBL_MEM0",
	"MMU_IPMC_VLAN_TBL_MEM1",
	"MMU_MAX_BUCKET_GPORT",
	"MMU_MEMORIES1_AGING_CTR",
	"MMU_MEMORIES1_AGING_EXP",
	"MMU_MEMORIES1_CAB0",
	"MMU_MEMORIES1_CAB1",
	"MMU_MEMORIES1_CAB2",
	"MMU_MEMORIES1_CAB3",
	"MMU_MEMORIES1_CBPDATA0",
	"MMU_MEMORIES1_CBPDATA1",
	"MMU_MEMORIES1_CBPDATA2",
	"MMU_MEMORIES1_CBPDATA3",
	"MMU_MEMORIES1_CBPHEADER",
	"MMU_MEMORIES1_CCP",
	"MMU_MEMORIES1_CFAP",
	"MMU_MEMORIES1_E2EHOL_BM_0",
	"MMU_MEMORIES1_E2EHOL_BM_1",
	"MMU_MEMORIES1_E2EHOL_BM_2",
	"MMU_MEMORIES1_IPMCREP",
	"MMU_MEMORIES1_IPMC_GROUP_TBL",
	"MMU_MEMORIES1_IPMC_VLAN_TBL",
	"MMU_MEMORIES1_MSTP_TBL",
	"MMU_MEMORIES1_PID",
	"MMU_MEMORIES1_PPP",
	"MMU_MEMORIES1_SFAP",
	"MMU_MEMORIES1_ST_PORT_TBL",
	"MMU_MEMORIES2_EGR_TRUNK_MAP",
	"MMU_MEMORIES2_SRC_TRUNK_MAP",
	"MMU_MEMORIES2_XQ0",
	"MMU_MEMORIES2_XQ1",
	"MMU_MEMORIES2_XQ2",
	"MMU_MEMORIES2_XQ3",
	"MMU_MEMORIES2_XQ4",
	"MMU_MEMORIES2_XQ5",
	"MMU_MEMORIES2_XQ6",
	"MMU_MEMORIES2_XQ7",
	"MMU_MEMORIES2_XQ8",
	"MMU_MEMORIES2_XQ9",
	"MMU_MEMORIES2_XQ10",
	"MMU_MEMORIES2_XQ11",
	"MMU_MEMORIES2_XQ12",
	"MMU_MEMORIES2_XQ13",
	"MMU_MEMORIES2_XQ14",
	"MMU_MEMORIES2_XQ15",
	"MMU_MEMORIES3_XQ16",
	"MMU_MEMORIES3_XQ17",
	"MMU_MEMORIES3_XQ18",
	"MMU_MEMORIES3_XQ19",
	"MMU_MEMORIES3_XQ20",
	"MMU_MEMORIES3_XQ21",
	"MMU_MEMORIES3_XQ22",
	"MMU_MEMORIES3_XQ23",
	"MMU_MEMORIES3_XQ24",
	"MMU_MEMORIES3_XQ25",
	"MMU_MEMORIES3_XQ26",
	"MMU_MEMORIES3_XQ27",
	"MMU_MEMORIES3_XQ28",
	"MMU_MEMORIES3_XQ29",
	"MMU_MEMORIES3_XQ30",
	"MMU_MEMORIES3_XQ31",
	"MMU_MIN_BUCKET_GPORT",
	"MMU_PBM_COS_CCPTR_STATUS_CG0",
	"MMU_PBM_COS_CCPTR_STATUS_CG1",
	"MMU_PFAP_MEM",
	"MMU_PKTLINK0",
	"MMU_PKTLINK1",
	"MMU_PKTLINK2",
	"MMU_PKTLINK3",
	"MMU_PKTLINK4",
	"MMU_PKTLINK5",
	"MMU_PKTLINK6",
	"MMU_PKTLINK7",
	"MMU_PKTLINK8",
	"MMU_PKTLINK9",
	"MMU_PKTLINK10",
	"MMU_PKTLINK11",
	"MMU_PKTLINK12",
	"MMU_PKTLINK13",
	"MMU_PKTLINK14",
	"MMU_PKTLINK15",
	"MMU_PKTLINK16",
	"MMU_PKTLINK17",
	"MMU_PKTLINK18",
	"MMU_PKTLINK19",
	"MMU_PKTLINK20",
	"MMU_PKTLINK21",
	"MMU_PKTLINK22",
	"MMU_PKTLINK23",
	"MMU_PKTLINK24",
	"MMU_PKTLINK25",
	"MMU_PKTLINK26",
	"MMU_PKTLINK27",
	"MMU_PKTLINK28",
	"MMU_PKTLINK29",
	"MMU_PKTLINK30",
	"MMU_PKTLINK31",
	"MMU_PKTLINK32",
	"MMU_PKTLINK33",
	"MMU_PKTLINK34",
	"MMU_PKTLINK35",
	"MMU_PKTLINK36",
	"MMU_PKTLINK37",
	"MMU_PKTLINK38",
	"MMU_PKTLINK39",
	"MMU_PKTLINK40",
	"MMU_PKTLINK41",
	"MMU_PKTLINK42",
	"MMU_PKTLINK43",
	"MMU_PKTLINK44",
	"MMU_PKTLINK45",
	"MMU_PKTLINK46",
	"MMU_PKTLINK47",
	"MMU_PKTLINK48",
	"MMU_PKTLINK49",
	"MMU_PKTLINK50",
	"MMU_PKTLINK51",
	"MMU_PKTLINK52",
	"MMU_PKTLINK53",
	"MMU_PTRCACHE_CG0_CH0",
	"MMU_PTRCACHE_CG0_CH1",
	"MMU_PTRCACHE_CG1_CH0",
	"MMU_PTRCACHE_CG1_CH1",
	"MMU_PTRCACHE_CH0",
	"MMU_PTRCACHE_CH1",
	"MMU_WAIT_QUEUE_BITMAP_CG0_CH0",
	"MMU_WAIT_QUEUE_BITMAP_CG0_CH1",
	"MMU_WAIT_QUEUE_BITMAP_CG1_CH0",
	"MMU_WAIT_QUEUE_BITMAP_CG1_CH1",
	"MMU_WAIT_QUEUE_CG0_CH0_HI",
	"MMU_WAIT_QUEUE_CG0_CH0_LO",
	"MMU_WAIT_QUEUE_CG0_CH1_HI",
	"MMU_WAIT_QUEUE_CG0_CH1_LO",
	"MMU_WAIT_QUEUE_CG1_CH0_HI",
	"MMU_WAIT_QUEUE_CG1_CH0_LO",
	"MMU_WAIT_QUEUE_CG1_CH1_HI",
	"MMU_WAIT_QUEUE_CG1_CH1_LO",
	"MMU_WAIT_QUEUE_CH0_HI",
	"MMU_WAIT_QUEUE_CH0_LO",
	"MMU_WAIT_QUEUE_CH1_HI",
	"MMU_WAIT_QUEUE_CH1_LO",
	"MMU_WRED_CFG_CELL",
	"MMU_WRED_CFG_PACKET",
	"MMU_WRED_PORT_CFG_CELL",
	"MMU_WRED_PORT_CFG_PACKET",
	"MMU_WRED_PORT_THD_0_CELL",
	"MMU_WRED_PORT_THD_0_PACKET",
	"MMU_WRED_PORT_THD_1_CELL",
	"MMU_WRED_PORT_THD_1_PACKET",
	"MMU_WRED_THD_0_CELL",
	"MMU_WRED_THD_0_PACKET",
	"MMU_WRED_THD_1_CELL",
	"MMU_WRED_THD_1_PACKET",
	"MMU_XQ0",
	"MMU_XQ1",
	"MMU_XQ2",
	"MMU_XQ3",
	"MMU_XQ4",
	"MMU_XQ5",
	"MMU_XQ6",
	"MMU_XQ7",
	"MMU_XQ8",
	"MMU_XQ9",
	"MMU_XQ10",
	"MMU_XQ11",
	"MMU_XQ12",
	"MMU_XQ13",
	"MMU_XQ14",
	"MMU_XQ15",
	"MMU_XQ16",
	"MMU_XQ17",
	"MMU_XQ18",
	"MMU_XQ19",
	"MMU_XQ20",
	"MMU_XQ21",
	"MMU_XQ22",
	"MMU_XQ23",
	"MMU_XQ24",
	"MMU_XQ25",
	"MMU_XQ26",
	"MMU_XQ27",
	"MMU_XQ28",
	"MMU_XQ29",
	"MMU_XQ30",
	"MMU_XQ31",
	"MMU_XQ32",
	"MMU_XQ33",
	"MMU_XQ34",
	"MMU_XQ35",
	"MMU_XQ36",
	"MMU_XQ37",
	"MMU_XQ38",
	"MMU_XQ39",
	"MMU_XQ40",
	"MMU_XQ41",
	"MMU_XQ42",
	"MMU_XQ43",
	"MMU_XQ44",
	"MMU_XQ45",
	"MMU_XQ46",
	"MMU_XQ47",
	"MMU_XQ48",
	"MMU_XQ49",
	"MMU_XQ50",
	"MMU_XQ51",
	"MMU_XQ52",
	"MMU_XQ53",
	"MMU_XQ54",
	"MMU_XQ55",
	"MODPORT_MAP",
	"MODPORT_MAP_EM",
	"MODPORT_MAP_IM",
	"MODPORT_MAP_SW",
	"MPLS_ENTRY",
	"MPLS_ENTRY_SCRATCH",
	"MPLS_EXP",
	"MPLS_STATION_TCAM",
	"MY_STATION",
	"NEXT_HOP_EXT",
	"NEXT_HOP_INT",
	"NONUCAST_TRUNK_BLOCK_MASK",
	"PORT_CBL_TABLE",
	"PORT_COS_MAP",
	"PORT_LAG_FAILOVER_SET",
	"PORT_OR_TRUNK_MAC_ACTION",
	"PORT_OR_TRUNK_MAC_COUNT",
	"PORT_OR_TRUNK_MAC_LIMIT",
	"PORT_TAB",
	"PORT_TAB1",
	"PR_TAB",
	"PTABLE",
	"SOURCE_TRUNK_MAP_TABLE",
	"SOURCE_VP",
	"SRC_MODID_BLOCK",
	"STG",
	"STG_TAB",
	"SYSTEM_CONFIG_TABLE",
	"TCP_FN",
	"TOP_ENTRY",
	"TOS_FN",
	"TRNK_DST",
	"TRUNK32_CONFIG_TABLE",
	"TRUNK32_PORT_TABLE",
	"TRUNK_BITMAP",
	"TRUNK_CBL_TABLE",
	"TRUNK_EGR_MASK",
	"TRUNK_GROUP",
	"TRUNK_VLAN_RANGE_IDX",
	"TTABLE_TBMAP",
	"TTABLE_TTR",
	"TTL_FN",
	"UDF_OFFSET",
	"VFI",
	"VFI_BITMAP",
	"VFP_POLICY_TABLE",
	"VFP_TCAM",
	"VLAN_COS_MAP",
	"VLAN_DATA",
	"VLAN_MAC",
	"VLAN_MAC_ENTRY",
	"VLAN_MAC_SCRATCH",
	"VLAN_MAC_VALID",
	"VLAN_OR_VFI_MAC_COUNT",
	"VLAN_OR_VFI_MAC_LIMIT",
	"VLAN_PROFILE_2",
	"VLAN_PROFILE_TAB",
	"VLAN_PROTOCOL",
	"VLAN_PROTOCOL_DATA",
	"VLAN_RANGE_IDX",
	"VLAN_SUBNET",
	"VLAN_SUBNET_DATA",
	"VLAN_SUBNET_DATA_ONLY",
	"VLAN_SUBNET_ONLY",
	"VLAN_SUBNET_TCAM",
	"VLAN_TAB",
	"VLAN_XLATE",
	"VLAN_XLATE_DATA_ONLY",
	"VLAN_XLATE_MASK",
	"VLAN_XLATE_ONLY",
	"VLAN_XLATE_SCRATCH",
	"VPLSTABLE",
	"VPLS_BITMAP_TABLE",
	"VPLS_LABEL",
	"VRF_VFI_INTF",
	"VTABLE",
	"XFILTER_FFPCOUNTERS",
	"XFILTER_FFPCOUNTERS_TEST0",
	"XFILTER_FFPCOUNTERS_TEST1",
	"XFILTER_FFPIPBYTECOUNTERS",
	"XFILTER_FFPIPBYTECOUNTERS_TEST0",
	"XFILTER_FFPIPBYTECOUNTERS_TEST1",
	"XFILTER_FFPIPPACKETCOUNTERS",
	"XFILTER_FFPIPPACKETCOUNTERS_TEST0",
	"XFILTER_FFPIPPACKETCOUNTERS_TEST1",
	"XFILTER_FFPOPBYTECOUNTERS",
	"XFILTER_FFPOPBYTECOUNTERS_TEST0",
	"XFILTER_FFPOPBYTECOUNTERS_TEST1",
	"XFILTER_FFPOPPACKETCOUNTERS",
	"XFILTER_FFPOPPACKETCOUNTERS_TEST0",
	"XFILTER_FFPOPPACKETCOUNTERS_TEST1",
	"XFILTER_METERING",
	"XFILTER_METERING_TEST0",
	"XFILTER_METERING_TEST1",
	"XFILTER_METERING_TEST2",
	"XFILTER_METERING_TEST3",
	"X_ARB_TDM_TABLE",
	"Y_ARB_TDM_TABLE",
	"NUM_SOC_ME"
};

unsigned char *dcli_soc_reg[] = {	\
	"ACL_END_OVRD",
	"ACL_START_OVRD",
	"AGE_TIMER",
	"AGINGCTRMEMDEBUG",
	"AGINGEXPMEMDEBUG",
	"AGING_THRESHOLD",
	"ANCTL",
	"ANLPA",
	"ANNPG",
	"ANSTT",
	"ARB_EOP_DEBUG",
	"ARL_AGE_TIMER",
	"ARL_CAM_BIST_CTRL",
	"ARL_CAM_BIST_STATUS_S2",
	"ARL_CAM_BIST_STATUS_S3",
	"ARL_CAM_BIST_STATUS_S5",
	"ARL_CAM_BIST_STATUS_S6",
	"ARL_CAM_BIST_STATUS_S8",
	"ARL_CAM_DEBUG",
	"ARL_CONTROL",
	"ARL_DEFAULT_DEFAULT_ROUTER_IP",
	"ARL_DEFIP_HI_PARITY_STATUS",
	"ARL_DEFIP_LO_PARITY_STATUS",
	"ARL_IPIC_CONFIG_DEBUG",
	"ARL_L2_PARITY_STATUS",
	"ARL_L3_PARITY_STATUS",
	"ARL_MEMBIST_STATUS",
	"ARL_PARADDR_DEFIP",
	"ARL_PARADDR_IPMC",
	"ARL_PARADDR_L2",
	"ARL_PARADDR_L3",
	"ARL_PARADDR_L2MC",
	"ARL_PARADDR_L2_STATIC",
	"ARL_PARADDR_L2_VALID",
	"ARL_PARADDR_L3IF",
	"ARL_PARADDR_L3_VALID",
	"ARL_PARADDR_QVLAN",
	"ARL_PARADDR_SPF",
	"ARL_PARADDR_STG",
	"ARL_PARERR",
	"ARL_QVLAN_PARITY_STATUS",
	"ARL_SPARE_REG0",
	"ARL_SPARE_REG1",
	"ARL_SPARE_REG2",
	"ARL_XPIC_CONFIG_DEBUG",
	"ASFCONFIG",
	"ASFPORTSPEED",
	"ASF_PORT_SPEED",
	"AUX_ARB_CONTROL",
	"AUX_ARB_CONTROL_2",
	"BACKPRESSUREDISCARD",
	"BACKPRESSUREWARN",
	"BCAST_BLOCK_MASK",
	"BCAST_BLOCK_MASK_64",
	"BCAST_BLOCK_MASK_HI",
	"BCAST_RATE_CONTROL",
	"BCAST_RATE_CONTROL_M0",
	"BCAST_RATE_CONTROL_M1",
	"BCAST_STORM_CONTROL",
	"BIGINGBUFFERTHRES",
	"BISR_DEBUG_DATA",
	"BISR_LOAD_STATUS",
	"BISTMEMFAILURE",
	"BKPMETERINGBUCKET",
	"BKPMETERINGCONFIG",
	"BKPMETERINGCONFIG1",
	"BKPMETERINGCONFIG_64",
	"BKPMETERINGCONFIG_EXT",
	"BKPMETERINGDISCSTATUS",
	"BKPMETERINGDISCSTATUS_64",
	"BKPMETERINGDISCSTATUS_HI",
	"BKPMETERINGSTATUS",
	"BKPMETERINGSTATUS_HI",
	"BKPMETERINGWARNSTATUS",
	"BKPMETERINGWARNSTATUS_64",
	"BKP_DISC",
	"BKP_DISC_BMAP",
	"BKP_DISC_BMAP_HI",
	"BKP_DISC_PRIORITY",
	"BOUNDARY_MPLS",
	"BOUNDARY_V4_PREFIX",
	"BOUNDARY_V6_PREFIX",
	"BPDU0",
	"BPDU1",
	"BPDU2",
	"BPDU3",
	"BPDU4",
	"BPDU5",
	"BSAFE_GLB_CMD_CTRL",
	"BSAFE_GLB_CMD_DATA_IN",
	"BSAFE_GLB_CMD_DATA_OUT",
	"BSAFE_GLB_DEV_STATUS",
	"BSAFE_GLB_INT_CTRL",
	"BSAFE_GLB_MEM_PARAM",
	"BSAFE_GLB_MEM_TST_CTL",
	"BSAFE_GLB_PRESCALE",
	"BSAFE_GLB_PROD_CFG",
	"BSAFE_GLB_TIMER",
	"BSAFE_GLB_UHSM_CFG",
	"CABCONTROL",
	"CAM_BIST_STATUS_S2",
	"CAM_BIST_STATUS_S3",
	"CAM_BIST_STATUS_S5",
	"CAM_BIST_STATUS_S6",
	"CAM_BIST_STATUS_S8",
	"CAR1",
	"CAR2",
	"CBL_ATTRIBUTE",
	"CBPCELLCRCERRPTR",
	"CBPCELLHDRMEMDEBUG",
	"CBPCELLHDRPARITYERRPTR",
	"CBPCONTROL",
	"CBPDATAMEM0DEBUG",
	"CBPDATAMEM10DEBUG",
	"CBPDATAMEM11DEBUG",
	"CBPDATAMEM12DEBUG",
	"CBPDATAMEM13DEBUG",
	"CBPDATAMEM14DEBUG",
	"CBPDATAMEM15DEBUG",
	"CBPDATAMEM1DEBUG",
	"CBPDATAMEM2DEBUG",
	"CBPDATAMEM3DEBUG",
	"CBPDATAMEM4DEBUG",
	"CBPDATAMEM5DEBUG",
	"CBPDATAMEM6DEBUG",
	"CBPDATAMEM7DEBUG",
	"CBPDATAMEM8DEBUG",
	"CBPDATAMEM9DEBUG",
	"CBPDATAMEMDEBUG",
	"CBPPKTHDR0MEMDEBUG",
	"CBPPKTHDR1MEMDEBUG",
	"CBPPKTHDR2MEMDEBUG",
	"CBPPKTHDRCPUMEMDEBUG",
	"CBPPKTHDRMEM0DEBUG",
	"CBPPKTHDRMEM1DEBUG",
	"CBPPKTHDRPARITYERRPTR",
	"CBP_FULL",
	"CCPMEMDEBUG",
	"CCPPARITYERRORPTR",
	"CELLASSEMBLY_PARITY_ERRORS",
	"CELLCHKMEMDEBUG",
	"CELLCRCERRCOUNT",
	"CELLCRCERRPOINTER",
	"CELLLINKMEMDEBUG",
	"CELLPTR_RELEASE_MGR_PARITYERRORS",
	"CELL_OVERLAPS",
	"CFAPCONFIG",
	"CFAPDEBUGSCR0",
	"CFAPDEBUGSCR1",
	"CFAPDEBUGSCR2",
	"CFAPFULLCLEARPOINT",
	"CFAPFULLSETPOINT",
	"CFAPFULLTHRESHOLD",
	"CFAPMEMDEBUG",
	"CFAPOTPCONFIG",
	"CFAPPARITYERRORPTR",
	"CFAPPOOLSIZE",
	"CFAPREADPOINTER",
	"CFAP_DROP_PKT_CNT",
	"CFG_RAM_DBGCTRL",
	"CHGROUPSELECTION",
	"CHIP_CONFIG",
	"CHIP_CONFIG_ECC_STATUS",
	"CMDWORD_SHADOW_BSE",
	"CMDWORD_SHADOW_CSE",
	"CMDWORD_SHADOW_HSE",
	"CMICMINTIMER",
	"CMICTXCOSMASK",
	"CMIC_1000_BASE_X_MODE",
	"CMIC_64BIT_STATS_CFG",
	"CMIC_ARL_DMA_ADDR",
	"CMIC_ARL_DMA_CNT",
	"CMIC_ARL_MBUF0",
	"CMIC_ARL_MBUF1",
	"CMIC_ARL_MBUF2",
	"CMIC_ARL_MBUF3",
	"CMIC_CHIP_PARITY_INTR_ENABLE",
	"CMIC_CHIP_PARITY_INTR_STATUS",
	"CMIC_CLK_ENABLE",
	"CMIC_CLK_GATE_RESET_CONTROL",
	"CMIC_CMICE_BISR_REG_RD_DATA",
	"CMIC_CONFIG",
	"CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0",
	"CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1",
	"CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2",
	"CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3",
	"CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0",
	"CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1",
	"CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2",
	"CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3",
	"CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0",
	"CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1",
	"CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2",
	"CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3",
	"CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0",
	"CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1",
	"CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2",
	"CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3",
	"CMIC_COS_AVAILABLE",
	"CMIC_COS_AVAILABLE0",
	"CMIC_COS_AVAILABLE1",
	"CMIC_COS_AVAILABLE2",
	"CMIC_COS_AVAILABLE3",
	"CMIC_COS_AVAILABLE4",
	"CMIC_COS_AVAILABLE5",
	"CMIC_COS_AVAILABLE6",
	"CMIC_COS_AVAILABLE7",
	"CMIC_COS_CTRL_RX",
	"CMIC_COS_CTRL_RX_0",
	"CMIC_COS_CTRL_RX_1",
	"CMIC_COS_CTRL_RX_2",
	"CMIC_COS_CTRL_RX_3",
	"CMIC_COS_CTRL_RX_4",
	"CMIC_COS_CTRL_RX_5",
	"CMIC_COS_CTRL_RX_6",
	"CMIC_COS_CTRL_RX_7",
	"CMIC_COS_CTRL_RX_HI",
	"CMIC_DEVICE_ID",
	"CMIC_DEV_REV_ID",
	"CMIC_DMA_CTRL",
	"CMIC_DMA_DESC0",
	"CMIC_DMA_DESC1",
	"CMIC_DMA_DESC2",
	"CMIC_DMA_DESC3",
	"CMIC_DMA_STAT",
	"CMIC_ENDIANESS_SEL",
	"CMIC_FIFO_CH0_RD_DMA_CFG",
	"CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR",
	"CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
	"CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
	"CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR",
	"CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
	"CMIC_FIFO_CH1_RD_DMA_CFG",
	"CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR",
	"CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
	"CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
	"CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR",
	"CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
	"CMIC_FIFO_CH2_RD_DMA_CFG",
	"CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR",
	"CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
	"CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
	"CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR",
	"CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
	"CMIC_FIFO_CH3_RD_DMA_CFG",
	"CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR",
	"CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
	"CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
	"CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR",
	"CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
	"CMIC_FIFO_DMA_SB_ARB_CTRL",
	"CMIC_FIFO_RD_DMA_DEBUG",
	"CMIC_GFPORT_CLOCK_CONFIG",
	"CMIC_HGTX_CTRL",
	"CMIC_HGTX_CTRL1",
	"CMIC_HGTX_CTRL2",
	"CMIC_HOL0_AVAILABLE_MOD0",
	"CMIC_HOL0_AVAILABLE_MOD1",
	"CMIC_HOL1_AVAILABLE_MOD0",
	"CMIC_HOL1_AVAILABLE_MOD1",
	"CMIC_HOL2_AVAILABLE_MOD0",
	"CMIC_HOL2_AVAILABLE_MOD1",
	"CMIC_HOL3_AVAILABLE_MOD0",
	"CMIC_HOL3_AVAILABLE_MOD1",
	"CMIC_HOL4_AVAILABLE_MOD0",
	"CMIC_HOL4_AVAILABLE_MOD1",
	"CMIC_HOL5_AVAILABLE_MOD0",
	"CMIC_HOL5_AVAILABLE_MOD1",
	"CMIC_HOL6_AVAILABLE_MOD0",
	"CMIC_HOL6_AVAILABLE_MOD1",
	"CMIC_HOL7_AVAILABLE_MOD0",
	"CMIC_HOL7_AVAILABLE_MOD1",
	"CMIC_HOL_STAT",
	"CMIC_I2C_CTRL",
	"CMIC_I2C_DATA",
	"CMIC_I2C_RESET",
	"CMIC_I2C_SLAVE_ADDR",
	"CMIC_I2C_SLAVE_XADDR",
	"CMIC_I2C_STAT",
	"CMIC_IGBP_DISCARD",
	"CMIC_IGBP_DISCARD_MOD0",
	"CMIC_IGBP_DISCARD_MOD1",
	"CMIC_IGBP_WARN",
	"CMIC_IGBP_WARN_MOD0",
	"CMIC_IGBP_WARN_MOD1",
	"CMIC_INT_PHY_SCAN",
	"CMIC_IPIC_STATS_CFG",
	"CMIC_IRQ_MASK",
	"CMIC_IRQ_STAT",
	"CMIC_JTAG",
	"CMIC_LEDUP_CTRL",
	"CMIC_LEDUP_DATA_RAM",
	"CMIC_LEDUP_PROGRAM_RAM",
	"CMIC_LEDUP_STATUS",
	"CMIC_LED_CONTROL",
	"CMIC_LED_PORT_ORDER_REMAP_0_4",
	"CMIC_LED_PORT_ORDER_REMAP_10_14",
	"CMIC_LED_PORT_ORDER_REMAP_15_19",
	"CMIC_LED_PORT_ORDER_REMAP_20_24",
	"CMIC_LED_PORT_ORDER_REMAP_25_29",
	"CMIC_LED_PORT_ORDER_REMAP_30_34",
	"CMIC_LED_PORT_ORDER_REMAP_35_39",
	"CMIC_LED_PORT_ORDER_REMAP_40_44",
	"CMIC_LED_PORT_ORDER_REMAP_45_49",
	"CMIC_LED_PORT_ORDER_REMAP_50_54",
	"CMIC_LED_PORT_ORDER_REMAP_5_9",
	"CMIC_LED_STATUS",
	"CMIC_LINK_STAT",
	"CMIC_LINK_STAT_HI",
	"CMIC_LINK_STAT_MOD0",
	"CMIC_LINK_STAT_MOD1",
	"CMIC_MEM_FAIL",
	"CMIC_MIIM_ADDRESS",
	"CMIC_MIIM_AUTO_SCAN_ADDRESS",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60",
	"CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4",
	"CMIC_MIIM_INT_SEL_MAP",
	"CMIC_MIIM_INT_SEL_MAP_HI",
	"CMIC_MIIM_PARAM",
	"CMIC_MIIM_PORT_TYPE_MAP",
	"CMIC_MIIM_PORT_TYPE_MAP_BUS2",
	"CMIC_MIIM_PORT_TYPE_MAP_BUS2_HI",
	"CMIC_MIIM_PORT_TYPE_MAP_HI",
	"CMIC_MIIM_PROTOCOL_MAP",
	"CMIC_MIIM_PROTOCOL_MAP_HI",
	"CMIC_MIIM_READ_DATA",
	"CMIC_MIRRORED_PORTS_TX",
	"CMIC_MIRRORED_PORTS_TX_MOD0",
	"CMIC_MIRRORED_PORTS_TX_MOD1",
	"CMIC_MIRROR_TO_PORTS",
	"CMIC_MIRROR_TO_PORTS_MOD0",
	"CMIC_MIRROR_TO_PORTS_MOD1",
	"CMIC_MISC_CONTROL",
	"CMIC_MISC_STATUS",
	"CMIC_MMUIRQ_MASK",
	"CMIC_MMUIRQ_STAT",
	"CMIC_MMU_COSLC_COUNT_ADDR",
	"CMIC_MMU_COSLC_COUNT_DATA",
	"CMIC_PCIE_MISCEL",
	"CMIC_PKT_COS",
	"CMIC_PKT_COS_HI",
	"CMIC_PKT_COUNT_FROMCPU",
	"CMIC_PKT_COUNT_FROMCPU_MH",
	"CMIC_PKT_COUNT_SCHAN",
	"CMIC_PKT_COUNT_SCHAN_REP",
	"CMIC_PKT_COUNT_TOCPUD",
	"CMIC_PKT_COUNT_TOCPUDM",
	"CMIC_PKT_COUNT_TOCPUE",
	"CMIC_PKT_COUNT_TOCPUEM",
	"CMIC_PKT_COUNT_TOCPUN",
	"CMIC_PKT_CTRL",
	"CMIC_PKT_ETHER_SIG",
	"CMIC_PKT_HEADER",
	"CMIC_PKT_LMAC0_HI",
	"CMIC_PKT_LMAC0_LO",
	"CMIC_PKT_LMAC1_HI",
	"CMIC_PKT_LMAC1_LO",
	"CMIC_PKT_PORTS",
	"CMIC_PKT_PORTS_HI",
	"CMIC_PKT_PRI_MAP_TABLE",
	"CMIC_PKT_REASON",
	"CMIC_PKT_REASON_DIRECT",
	"CMIC_PKT_REASON_DIRECT_HI",
	"CMIC_PKT_REASON_HI",
	"CMIC_PKT_REASON_MINI",
	"CMIC_PKT_REASON_MINI_HI",
	"CMIC_PKT_RMAC",
	"CMIC_PKT_RMAC_HI",
	"CMIC_PKT_RMH0",
	"CMIC_PKT_RMH1",
	"CMIC_PKT_RMH2",
	"CMIC_PKT_RMH3",
	"CMIC_PKT_VLAN",
	"CMIC_RATE_ADJUST",
	"CMIC_RATE_ADJUST_I2C",
	"CMIC_RATE_ADJUST_INT_MDIO",
	"CMIC_RATE_ADJUST_STDMA",
	"CMIC_SBUS_RING_MAP",
	"CMIC_SBUS_TIMEOUT",
	"CMIC_SCAN_PORTS",
	"CMIC_SCAN_PORTS_HI",
	"CMIC_SCAN_PORTS_MOD0",
	"CMIC_SCAN_PORTS_MOD1",
	"CMIC_SCHAN_CTRL",
	"CMIC_SCHAN_ERR",
	"CMIC_SCHAN_MESSAGE",
	"CMIC_SCHAN_MESSAGE_EXT",
	"CMIC_SCHAN_RCPU_RPIO_MESSAGE",
	"CMIC_SKIP_STATS_CFG",
	"CMIC_SLAM_DMA_CFG",
	"CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
	"CMIC_SLAM_DMA_ENTRY_COUNT",
	"CMIC_SLAM_DMA_PCIMEM_START_ADDR",
	"CMIC_SLAM_DMA_SBUS_START_ADDR",
	"CMIC_SOFT_RESET_REG",
	"CMIC_SPARE1",
	"CMIC_SPARE2",
	"CMIC_STAT_DMA_ADDR",
	"CMIC_STAT_DMA_BLKNUM_MAP_15_8",
	"CMIC_STAT_DMA_BLKNUM_MAP_23_16",
	"CMIC_STAT_DMA_BLKNUM_MAP_31_24",
	"CMIC_STAT_DMA_BLKNUM_MAP_39_32",
	"CMIC_STAT_DMA_BLKNUM_MAP_47_40",
	"CMIC_STAT_DMA_BLKNUM_MAP_55_48",
	"CMIC_STAT_DMA_BLKNUM_MAP_63_56",
	"CMIC_STAT_DMA_BLKNUM_MAP_7_0",
	"CMIC_STAT_DMA_CURRENT",
	"CMIC_STAT_DMA_EGR_STATS_CFG",
	"CMIC_STAT_DMA_ING_STATS_CFG",
	"CMIC_STAT_DMA_MAC_STATS_CFG",
	"CMIC_STAT_DMA_MMU_PORTS0",
	"CMIC_STAT_DMA_MMU_PORTS1",
	"CMIC_STAT_DMA_MMU_SETUP",
	"CMIC_STAT_DMA_PORTNUM_MAP_11_6",
	"CMIC_STAT_DMA_PORTNUM_MAP_11_8",
	"CMIC_STAT_DMA_PORTNUM_MAP_15_8",
	"CMIC_STAT_DMA_PORTNUM_MAP_15_12",
	"CMIC_STAT_DMA_PORTNUM_MAP_17_12",
	"CMIC_STAT_DMA_PORTNUM_MAP_19_16",
	"CMIC_STAT_DMA_PORTNUM_MAP_23_16",
	"CMIC_STAT_DMA_PORTNUM_MAP_23_18",
	"CMIC_STAT_DMA_PORTNUM_MAP_23_20",
	"CMIC_STAT_DMA_PORTNUM_MAP_27_24",
	"CMIC_STAT_DMA_PORTNUM_MAP_31_24",
	"CMIC_STAT_DMA_PORTNUM_MAP_31_28",
	"CMIC_STAT_DMA_PORTNUM_MAP_35_32",
	"CMIC_STAT_DMA_PORTNUM_MAP_39_36",
	"CMIC_STAT_DMA_PORTNUM_MAP_3_0",
	"CMIC_STAT_DMA_PORTNUM_MAP_43_40",
	"CMIC_STAT_DMA_PORTNUM_MAP_47_44",
	"CMIC_STAT_DMA_PORTNUM_MAP_51_48",
	"CMIC_STAT_DMA_PORTNUM_MAP_55_52",
	"CMIC_STAT_DMA_PORTNUM_MAP_59_56",
	"CMIC_STAT_DMA_PORTNUM_MAP_5_0",
	"CMIC_STAT_DMA_PORTNUM_MAP_63_60",
	"CMIC_STAT_DMA_PORTNUM_MAP_7_0",
	"CMIC_STAT_DMA_PORTNUM_MAP_7_4",
	"CMIC_STAT_DMA_PORTS",
	"CMIC_STAT_DMA_PORTS_HI",
	"CMIC_STAT_DMA_PORTS_MOD0",
	"CMIC_STAT_DMA_PORTS_MOD1",
	"CMIC_STAT_DMA_PORT_TYPE_MAP",
	"CMIC_STAT_DMA_PORT_TYPE_MAP_HI",
	"CMIC_STAT_DMA_SBUS_START_ADDRESS",
	"CMIC_STAT_DMA_SETUP",
	"CMIC_STRAP_OPTIONS",
	"CMIC_SWITCH_FEATURE_ENABLE",
	"CMIC_SW_PIO_ACK_DATA_BEAT_COUNT",
	"CMIC_TABLE_DMA_CFG",
	"CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
	"CMIC_TABLE_DMA_ENTRY_COUNT",
	"CMIC_TABLE_DMA_PCIMEM_START_ADDR",
	"CMIC_TABLE_DMA_SBUS_START_ADDR",
	"CMIC_TABLE_DMA_START",
	"CMIC_TAP_CONTROL",
	"CMIC_TO_CORE_PLL_CONTROL_1",
	"CMIC_TO_CORE_PLL_CONTROL_2",
	"CMIC_TO_CORE_PLL_X2_1_CONTROL_1",
	"CMIC_TO_CORE_PLL_X2_1_CONTROL_2",
	"CMIC_TO_CORE_PLL_X2_2_CONTROL_1",
	"CMIC_TO_CORE_PLL_X2_2_CONTROL_2",
	"CMIC_TO_CORE_PLL_X2_3_CONTROL_1",
	"CMIC_TO_CORE_PLL_X2_3_CONTROL_2",
	"CMIC_XGXS0_PLL_CONTROL_1",
	"CMIC_XGXS0_PLL_CONTROL_2",
	"CMIC_XGXS0_PLL_CONTROL_3",
	"CMIC_XGXS0_PLL_CONTROL_4",
	"CMIC_XGXS0_PLL_STATUS",
	"CMIC_XGXS1_PLL_CONTROL_1",
	"CMIC_XGXS1_PLL_CONTROL_2",
	"CMIC_XGXS1_PLL_CONTROL_3",
	"CMIC_XGXS1_PLL_CONTROL_4",
	"CMIC_XGXS1_PLL_STATUS",
	"CMIC_XGXS2_PLL_CONTROL_1",
	"CMIC_XGXS2_PLL_CONTROL_2",
	"CMIC_XGXS2_PLL_CONTROL_3",
	"CMIC_XGXS2_PLL_CONTROL_4",
	"CMIC_XGXS2_PLL_STATUS",
	"CMIC_XGXS_MDIO_CONFIG_0",
	"CMIC_XGXS_MDIO_CONFIG_1",
	"CMIC_XGXS_MDIO_CONFIG_2",
	"CMIC_XGXS_MDIO_CONFIG_3",
	"CMIC_XGXS_MDIO_CONFIG_4",
	"CMIC_XGXS_MDIO_CONFIG_5",
	"CMIC_XGXS_MDIO_CONFIG_6",
	"CMIC_XGXS_MDIO_CONFIG_7",
	"CMIC_XGXS_MDIO_CONFIG_8",
	"CMIC_XGXS_MDIO_CONFIG_9",
	"CMIC_XGXS_MDIO_CONFIG_10",
	"CMIC_XGXS_MDIO_CONFIG_11",
	"CMIC_XGXS_MDIO_CONFIG_12",
	"CMIC_XGXS_MDIO_CONFIG_13",
	"CMIC_XGXS_MDIO_CONFIG_14",
	"CMIC_XGXS_MDIO_CONFIG_15",
	"CMIC_XGXS_MDIO_CONFIG_16",
	"CMIC_XGXS_MDIO_CONFIG_17",
	"CMIC_XGXS_MDIO_CONFIG_18",
	"CMIC_XGXS_MDIO_CONFIG_19",
	"CMIC_XGXS_MDIO_CONFIG_20",
	"CMIC_XGXS_MDIO_CONFIG_21",
	"CMIC_XGXS_MDIO_CONFIG_22",
	"CMIC_XGXS_MDIO_CONFIG_23",
	"CMIC_XGXS_MDIO_CONFIG_24",
	"CMIC_XGXS_PLL_CONTROL_1",
	"CMIC_XGXS_PLL_CONTROL_2",
	"CMIC_XGXS_PLL_CONTROL_3",
	"CMIC_XGXS_PLL_CONTROL_4",
	"CMIC_XGXS_PLL_STATUS",
	"CNG0COSDROPRATE",
	"CNG1COSDROPRATE",
	"CNGCOSCELLLIMIT0",
	"CNGCOSCELLLIMIT1",
	"CNGCOSPKTLIMIT",
	"CNGCOSPKTLIMIT0",
	"CNGCOSPKTLIMIT1",
	"CNGDROPCOUNT",
	"CNGDROPCOUNT0",
	"CNGDROPCOUNT1",
	"CNGDYNCELLLIMIT0",
	"CNGDYNCELLLIMIT1",
	"CNGPORTPKTLIMIT0",
	"CNGPORTPKTLIMIT1",
	"CNGTOTALDYNCELLLIMIT0",
	"CNGTOTALDYNCELLLIMIT1",
	"CNG_MAP",
	"COMMAND_CONFIG",
	"CONFIG",
	"CONFIG2",
	"COPYCOUNTCTL",
	"COPYCOUNT_PARITY",
	"COSARBSEL",
	"COSLCCOUNT",
	"COSMASK",
	"COSMASK_CPU",
	"COSMASK_CPU1",
	"COSPKTCOUNT",
	"COSWEIGHTS",
	"COS_ENABLE",
	"COS_MAP_SEL",
	"COS_MODE",
	"COS_SEL",
	"COS_SEL_2",
	"CPATHBISRDBGRDDATA",
	"CPUPKTMAXBUCKET",
	"CPUPKTMAXBUCKETCONFIG",
	"CPUPKTPORTMAXBUCKET",
	"CPUPKTPORTMAXBUCKETCONFIG",
	"CPUSLOTMINTIMER",
	"CPU_BW",
	"CPU_CONTROL",
	"CPU_CONTROL_0",
	"CPU_CONTROL_1",
	"CPU_CONTROL_2",
	"CPU_CONTROL_3",
	"CPU_CONTROL_M",
	"CPU_COS_CAM_BIST_CONFIG",
	"CPU_COS_CAM_BIST_DBG_DATA",
	"CPU_COS_CAM_BIST_STATUS",
	"CPU_COS_CAM_DBGCTRL",
	"CPU_COS_SEL",
	"CPU_COS_SEL_2",
	"CPU_PRIORITY_SEL",
	"CPU_PRIORITY_SEL_2",
	"CPU_SLOT_COUNT",
	"CSE_CONFIG",
	"CSE_DTU_ATE_STS0",
	"CSE_DTU_ATE_STS1",
	"CSE_DTU_ATE_STS2",
	"CSE_DTU_ATE_TMODE",
	"CSE_DTU_LTE_ADR0",
	"CSE_DTU_LTE_ADR1",
	"CSE_DTU_LTE_D0F_0",
	"CSE_DTU_LTE_D0F_1",
	"CSE_DTU_LTE_D0R_0",
	"CSE_DTU_LTE_D0R_1",
	"CSE_DTU_LTE_D1F_0",
	"CSE_DTU_LTE_D1F_1",
	"CSE_DTU_LTE_D1R_0",
	"CSE_DTU_LTE_D1R_1",
	"CSE_DTU_LTE_STS_DONE",
	"CSE_DTU_LTE_STS_ERR_ADR",
	"CSE_DTU_LTE_STS_ERR_DF_0",
	"CSE_DTU_LTE_STS_ERR_DF_1",
	"CSE_DTU_LTE_STS_ERR_DR_0",
	"CSE_DTU_LTE_STS_ERR_DR_1",
	"CSE_DTU_LTE_TMODE0",
	"CSE_DTU_LTE_TMODE1",
	"CSE_DTU_MODE",
	"DDR72_CONFIG_REG1_IS",
	"DDR72_CONFIG_REG2_IS",
	"DDR72_CONFIG_REG3_IS",
	"DDR72_STATUS_REG1_IS",
	"DDR72_STATUS_REG2_IS",
	"DEBUG0",
	"DEBUG1",
	"DEBUGCONFIG",
	"DEBUG_BSE",
	"DEBUG_CSE",
	"DEBUG_HSE",
	"DEF_VLAN_CONTROL",
	"DEQ_AGINGMASK",
	"DEQ_AGINGMASK_64",
	"DEQ_AGINGMASK_CPU_PORT",
	"DEQ_BYPASSMMU",
	"DEQ_CBPERRPTR",
	"DEQ_LENGTHERRPTR",
	"DEQ_PKTHDR0ERRPTR",
	"DEQ_PKTHDR2ERRPTR",
	"DEQ_PKTHDRCPUERRPTR",
	"DEQ_SPARE",
	"DEST_MIRR",
	"DLFBC_RATE_CONTROL",
	"DLFBC_RATE_CONTROL_M0",
	"DLFBC_RATE_CONTROL_M1",
	"DLFBC_STORM_CONTROL",
	"DLF_RATE_CONTROL",
	"DLF_TRUNK_BITMAP",
	"DLF_TRUNK_BLOCK_MASK",
	"DLLCONFIG",
	"DMUX_TRUNKSEL",
	"DOS_CONTROL",
	"DOS_CONTROL_2",
	"DPATHBISRDBGRDDATA",
	"DQSINTARGET",
	"DQSOUTTARGET",
	"DROPPEDCELLCOUNT",
	"DROPPEDPACKETCOUNT",
	"DROPPEDPKTCOUNT",
	"DROP_BYTE_CNT",
	"DROP_BYTE_CNT_ING",
	"DROP_CBP",
	"DROP_PKT_CNT",
	"DROP_PKT_CNT_ING",
	"DROP_PKT_CNT_RED",
	"DROP_PKT_CNT_YEL",
	"DROP_PORT_EGRPKTUSECOS",
	"DROP_XQ_PARITY",
	"DSCP_CONTROL",
	"DSCP_DBGCTRL",
	"DSCP_TABLE_PARITY_CONTROL",
	"DSCP_TABLE_PARITY_STATUS",
	"DT_CONFIG1",
	"DYNAMICCELLCOUNT",
	"DYNCELLCOUNT",
	"DYNCELLLIMIT",
	"DYNPKTCNTPORT",
	"DYNRESETLIMPORT",
	"DYNXQCNTPORT",
	"E2ECC_HOL_EN",
	"E2ECC_HOL_PBM",
	"E2ECC_MAX_TX_TIMER",
	"E2ECC_MIN_TX_TIMER",
	"E2ECONFIG",
	"E2EFC_CNT_ATTR",
	"E2EFC_CNT_DISC_LIMIT",
	"E2EFC_CNT_RESET_LIMIT",
	"E2EFC_CNT_SET_LIMIT",
	"E2EFC_CNT_VAL",
	"E2EFC_CONFIG",
	"E2EFC_HG_MAX_TX_TIMER",
	"E2EFC_HG_MIN_TX_TIMER",
	"E2EFC_IBP_EN",
	"E2EFC_IBP_HG_RMOD",
	"E2EFC_PARITYERRORPTR",
	"E2EFC_RX_RMODID",
	"E2EFC_RX_RMT_IBP0",
	"E2EFC_RX_RMT_IBP1",
	"E2EFC_RX_RMT_TIMEOUT",
	"E2EFC_TX_RMODID",
	"E2EFC_TX_RMT_DISC0",
	"E2EFC_TX_RMT_DISC1",
	"E2EFC_TX_RMT_IBP0",
	"E2EFC_TX_RMT_IBP1",
	"E2EHOLCCDEBUG0",
	"E2EHOLCCDEBUG1",
	"E2EHOLCCDEBUG2",
	"E2EHOLCCDEBUG3",
	"E2EIBPBKPSTATUS",
	"E2EIBPCELLCOUNT",
	"E2EIBPCELLCOUNT1",
	"E2EIBPCELLCOUNT2",
	"E2EIBPCELLCOUNT3",
	"E2EIBPCELLRESETLIMIT1",
	"E2EIBPCELLRESETLIMIT2",
	"E2EIBPCELLRESETLIMIT3",
	"E2EIBPCELLSETLIMIT",
	"E2EIBPCELLSETLIMIT1",
	"E2EIBPCELLSETLIMIT2",
	"E2EIBPCELLSETLIMIT3",
	"E2EIBPDISCARDSETLIMIT",
	"E2EIBPDISCSTATUS",
	"E2EIBPFCBITMAP1",
	"E2EIBPFCBITMAP2",
	"E2EIBPFCBITMAP3",
	"E2EIBPFCDEBUG",
	"E2EIBPPKTCOUNT",
	"E2EIBPPKTCOUNT1",
	"E2EIBPPKTCOUNT2",
	"E2EIBPPKTCOUNT3",
	"E2EIBPPKTRESETLIMIT1",
	"E2EIBPPKTRESETLIMIT2",
	"E2EIBPPKTRESETLIMIT3",
	"E2EIBPPKTSETLIMIT",
	"E2EIBPPKTSETLIMIT1",
	"E2EIBPPKTSETLIMIT2",
	"E2EIBPPKTSETLIMIT3",
	"E2E_DROP_COUNT",
	"E2E_HOL_EN",
	"E2E_HOL_PBM",
	"E2E_HOL_RX_DA_LS",
	"E2E_HOL_RX_DA_MS",
	"E2E_HOL_RX_LENGTH_TYPE",
	"E2E_HOL_RX_OPCODE",
	"E2E_IBP_RX_DA_LS",
	"E2E_IBP_RX_DA_MS",
	"E2E_IBP_RX_LENGTH_TYPE",
	"E2E_IBP_RX_OPCODE",
	"E2E_LOCAL_BMP",
	"E2E_MAX_TX_TIMER",
	"E2E_MIN_TX_TIMER",
	"E2E_MODULE_CONFIG",
	"E2E_RX_BP_STATUS",
	"E2E_XQ_CTRL",
	"ECCP_1B_ERR_INT_CTR",
	"ECCP_1B_ERR_INT_STAT",
	"ECC_SINGLE_BIT_ERRORS",
	"ECN_CONFIG",
	"ECRC",
	"ECRC_LIMIT",
	"EDATABUF_RAM_CONTROL",
	"EDATABUF_RAM_DBGCTRL",
	"EFP_CAM_BIST_CONFIG",
	"EFP_CAM_BIST_CONTROL",
	"EFP_CAM_BIST_DBG_DATA",
	"EFP_CAM_BIST_DEBUG_DATA_VALID",
	"EFP_CAM_BIST_DEBUG_SEND",
	"EFP_CAM_BIST_ENABLE",
	"EFP_CAM_BIST_S10_STATUS",
	"EFP_CAM_BIST_S12_STATUS",
	"EFP_CAM_BIST_S14_STATUS",
	"EFP_CAM_BIST_S15_STATUS",
	"EFP_CAM_BIST_S2_STATUS",
	"EFP_CAM_BIST_S3_STATUS",
	"EFP_CAM_BIST_S5_STATUS",
	"EFP_CAM_BIST_S6_STATUS",
	"EFP_CAM_BIST_S8_STATUS",
	"EFP_CAM_BIST_STATUS",
	"EFP_CAM_CONTROL_3_THRU_0",
	"EFP_CAM_DEBUG_DATA_0",
	"EFP_CAM_DEBUG_DATA_1",
	"EFP_CAM_DEBUG_DATA_2",
	"EFP_CAM_DEBUG_DATA_3",
	"EFP_CAM_DEBUG_DATA_4",
	"EFP_CAM_DEBUG_DATA_5",
	"EFP_CAM_DEBUG_GLOBAL_MASK",
	"EFP_CAM_DEBUG_SEND",
	"EFP_METER_CONTROL",
	"EFP_METER_CONTROL_2",
	"EFP_RAM_CONTROL",
	"EFP_SLICE_CONTROL",
	"EFP_SLICE_MAP",
	"EGRCELLLIMITCG0COS",
	"EGRCELLLIMITCG1COS",
	"EGRCELLLIMITCOS",
	"EGRCELLLIMIT_E2E",
	"EGRDROPPKTCOUNT",
	"EGRESSCELLREQUESTCOUNT",
	"EGRFREEPTR",
	"EGRMETERINGBUCKET",
	"EGRMETERINGCONFIG",
	"EGRMETERINGCONFIG1",
	"EGRMETERINGCONFIG_64",
	"EGRPKTLIMITCNGCOS",
	"EGRPKTLIMITCOS",
	"EGRPKTRESETCOS",
	"EGRPOINTERCOS",
	"EGRSHAPEPARITYERRORPTR",
	"EGRTXPKTCTR",
	"EGRTXPKTCTR0",
	"EGRTXPKTCTR1",
	"EGRTXPKTCTR2",
	"EGRTXPKTCTR3",
	"EGRTXPKTCTR4",
	"EGRTXPKTCTR5",
	"EGRTXPKTCTR6",
	"EGRTXPKTCTR7",
	"EGRTXPKTCTRCONFIG",
	"EGRTXPKTCTRCONFIG0",
	"EGRTXPKTCTRCONFIG1",
	"EGRTXPKTCTRCONFIG2",
	"EGRTXPKTCTRCONFIG3",
	"EGRTXPKTCTRCONFIG4",
	"EGRTXPKTCTRCONFIG5",
	"EGRTXPKTCTRCONFIG6",
	"EGRTXPKTCTRCONFIG7",
	"EGR_ACCU_8BEATS",
	"EGR_BKP_DIS",
	"EGR_BUCKET_COUNT_READ",
	"EGR_BUFFER_PARITY",
	"EGR_BYPASS_CTRL",
	"EGR_CONFIG",
	"EGR_CONFIG2",
	"EGR_CONFIG3",
	"EGR_CONFIG_1",
	"EGR_DBG",
	"EGR_DROP_VECTOR",
	"EGR_DROP_VECTOR_X",
	"EGR_DROP_VECTOR_Y",
	"EGR_DROP_VEC_DBG",
	"EGR_ECC_CONTROL",
	"EGR_ECC_STATUS",
	"EGR_EM_MTP_INDEX",
	"EGR_ENABLE",
	"EGR_EVENT_DEBUG",
	"EGR_FLEXIBLE_IPV6_EXT_HDR",
	"EGR_FLOWCTL_BUCKET_COUNT",
	"EGR_FLOWCTL_CFG",
	"EGR_FLOWCTL_COUNT",
	"EGR_FP_COUNTER_TABLE_DEBUG",
	"EGR_FUSE_REGS_ADDR",
	"EGR_FUSE_REGS_DATA",
	"EGR_GRE_VER",
	"EGR_HW_RESET_CONTROL_0",
	"EGR_HW_RESET_CONTROL_1",
	"EGR_IM_MTP_INDEX",
	"EGR_INITBUF_ECC_CONTROL",
	"EGR_INITBUF_ECC_STATUS_DBE",
	"EGR_INITBUF_ECC_STATUS_SBE",
	"EGR_IPFIX_AGE_CONTROL",
	"EGR_IPFIX_CONFIG",
	"EGR_IPFIX_CURRENT_TIME",
	"EGR_IPFIX_EXPORT_FIFO_COUNTER",
	"EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROL",
	"EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS",
	"EGR_IPFIX_EXPORT_FIFO_READ_PTR",
	"EGR_IPFIX_EXPORT_FIFO_WRITE_PTR",
	"EGR_IPFIX_HASH_CONTROL",
	"EGR_IPFIX_MAXIMUM_IDLE_AGE_SET",
	"EGR_IPFIX_MINIMUM_LIVE_TIME_SET",
	"EGR_IPFIX_MISSED_BUCKET_FULL_COUNT",
	"EGR_IPFIX_MISSED_EXPORT_FULL_COUNT",
	"EGR_IPFIX_MISSED_PORT_LIMIT_COUNT",
	"EGR_IPFIX_PORT_CONFIG",
	"EGR_IPFIX_PORT_LIMIT_STATUS",
	"EGR_IPFIX_PORT_RECORD_COUNT",
	"EGR_IPFIX_PORT_RECORD_LIMIT_SET",
	"EGR_IPFIX_PORT_SAMPLING_COUNTER",
	"EGR_IPFIX_RAM_CONTROL",
	"EGR_IPFIX_SAMPLING_LIMIT_SET",
	"EGR_IPFIX_SESSION_PARITY_CONTROL",
	"EGR_IPFIX_SESSION_PARITY_STATUS",
	"EGR_IPMC_CFG0",
	"EGR_IPMC_CFG1",
	"EGR_IPMC_CFG2",
	"EGR_IP_TUNNEL_PARITY_CONTROL",
	"EGR_IP_TUNNEL_PARITY_STATUS",
	"EGR_L3_INTF_PARITY_CONTROL",
	"EGR_L3_INTF_PARITY_STATUS",
	"EGR_L3_NEXT_HOP_PARITY_CONTROL",
	"EGR_L3_NEXT_HOP_PARITY_STATUS",
	"EGR_MAP_MH_PRI0",
	"EGR_MAP_MH_PRI1",
	"EGR_MASK_PARITY_CONTROL",
	"EGR_MASK_PARITY_STATUS",
	"EGR_MAXTIME",
	"EGR_MC_CONTROL_1",
	"EGR_MC_CONTROL_2",
	"EGR_MIP_HDR",
	"EGR_MMU_REQUESTS",
	"EGR_MODMAP_CTRL",
	"EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROL",
	"EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS",
	"EGR_MTU_SIZE",
	"EGR_NEW_MODID_PORT",
	"EGR_NEXT_HOP_PARITY_CONTROL",
	"EGR_NEXT_HOP_PARITY_STATUS",
	"EGR_OUTER_TPID",
	"EGR_OUTER_TPID_0",
	"EGR_OUTER_TPID_1",
	"EGR_OUTER_TPID_2",
	"EGR_OUTER_TPID_3",
	"EGR_PERQ_XMT_COUNTERS",
	"EGR_PKT_MODS_CONTROL",
	"EGR_PORT",
	"EGR_PORT_L3UC_MODS",
	"EGR_PORT_L3UC_MODS_TABLE",
	"EGR_PORT_MTU",
	"EGR_PORT_REQUESTS",
	"EGR_PVLAN_EPORT_CONTROL",
	"EGR_PW_INIT_COUNTERS_PARITY_CONTROL",
	"EGR_PW_INIT_COUNTERS_PARITY_STATUS",
	"EGR_Q_BEGIN",
	"EGR_Q_END",
	"EGR_RSPAN",
	"EGR_RSPAN_VLAN_TAG",
	"EGR_SBS_CONTROL",
	"EGR_SF_SRC_MODID_CHECK",
	"EGR_SHAPING_CONTROL",
	"EGR_SPARE_REG0",
	"EGR_SRC_PORT",
	"EGR_SYS_RSVD_VID",
	"EGR_TUNNEL_CONTROL",
	"EGR_TUNNEL_ID_MASK",
	"EGR_TUNNEL_PIMDR1_CFG0",
	"EGR_TUNNEL_PIMDR1_CFG1",
	"EGR_TUNNEL_PIMDR2_CFG0",
	"EGR_TUNNEL_PIMDR2_CFG1",
	"EGR_UDP_TUNNEL",
	"EGR_VLAN_CONTROL",
	"EGR_VLAN_CONTROL_1",
	"EGR_VLAN_CONTROL_2",
	"EGR_VLAN_CONTROL_3",
	"EGR_VLAN_PARITY_CONTROL",
	"EGR_VLAN_PARITY_STATUS",
	"EGR_VLAN_STG_ADDR_MASK",
	"EGR_VLAN_TABLE_PARITY_CONTROL",
	"EGR_VLAN_TABLE_PARITY_STATUS",
	"EGR_VLAN_XLATE_HASH_CONTROL",
	"EGR_VLAN_XLATE_PARITY_CONTROL",
	"EGR_VLAN_XLATE_PARITY_STATUS",
	"EGR_VXLT_CAM_BIST_CONFIG",
	"EGR_VXLT_CAM_BIST_CONTROL",
	"EGR_VXLT_CAM_BIST_DBG_DATA",
	"EGR_VXLT_CAM_BIST_S10_STATUS",
	"EGR_VXLT_CAM_BIST_S2_STATUS",
	"EGR_VXLT_CAM_BIST_S3_STATUS",
	"EGR_VXLT_CAM_BIST_S5_STATUS",
	"EGR_VXLT_CAM_BIST_S6_STATUS",
	"EGR_VXLT_CAM_BIST_S8_STATUS",
	"EGR_VXLT_CAM_BIST_STATUS",
	"EGR_VXLT_CAM_CONTROL",
	"EHCPM_RAM_DBGCTRL",
	"EL3_RAM_CONTROL",
	"EL3_RAM_DBGCTRL",
	"EL3_TM_REG_1",
	"EMIRROR_CONTROL",
	"EMIRROR_CONTROL1",
	"EMIRROR_CONTROL1_64",
	"EMIRROR_CONTROL_64",
	"EMIRROR_CONTROL_HI",
	"EMMU_FUSE_DEBUG0",
	"EMMU_FUSE_DEBUG1",
	"EMMU_FUSE_DEBUG2",
	"EM_MTP_INDEX",
	"ENQ_IPMCGRP_TBL_PARITYERRORPTR",
	"ENQ_IPMCGRP_TBL_PARITYERROR_STATUS",
	"EN_IFILTER",
	"EPC_BIST1",
	"EPC_BIST2",
	"EPC_BPDU1",
	"EPC_BPDU2",
	"EPC_BPDU4",
	"EPC_BPDU5",
	"EPC_BPDU6",
	"EPC_BPDU7",
	"EPC_BPDU8",
	"EPC_BPDU9",
	"EPC_BPDU10",
	"EPC_EGR_DBG",
	"EPC_EGR_PKT_DROP_CTL",
	"EPC_EGR_SNGL_OUT",
	"EPC_EGR_SNGL_PKT",
	"EPC_FFP_CONFIG",
	"EPC_HOL",
	"EPC_INGRESS_DEBUG",
	"EPC_LINK",
	"EPC_LINK_BMAP",
	"EPC_LINK_BMAP_64",
	"EPC_LINK_BMAP_HI",
	"EPC_PFM0",
	"EPC_PFM1",
	"EPC_RATE_N_IP",
	"EPC_STAD1",
	"EPC_VLAN_FWD_STATE",
	"EP_BISR",
	"EP_INTR_ENABLE",
	"EP_INTR_STATUS",
	"EP_PARITY_INTR_STATUS",
	"ES01_ADFPCNTR_DED_INFO",
	"ES01_ADFPCNTR_SEC_INFO",
	"ES01_ADL2DST_DED_INFO",
	"ES01_ADL2DST_SEC_INFO",
	"ES01_ADL2SRC_DED_INFO",
	"ES01_ADL2SRC_SEC_INFO",
	"ES01_ADL3DST_DED_INFO",
	"ES01_ADL3DST_SEC_INFO",
	"ES01_ADL3SRC_DED_INFO",
	"ES01_ADL3SRC_SEC_INFO",
	"ES01_ADREQ0FIFO_RS_CTL",
	"ES01_ADREQ0FIFO_RS_STATUS",
	"ES01_ADREQ1FIFO_RS_CTL",
	"ES01_ADREQ1FIFO_RS_STATUS",
	"ES01_BYT_CNT_WRAP_INFO",
	"ES01_INTR_CLEAR",
	"ES01_INTR_ENABLE",
	"ES01_INTR_STATUS",
	"ES01_MISC_CTL",
	"ES01_MISC_STATUS",
	"ES01_PKT_CNT_WRAP_INFO",
	"ES0_DDR36_CONFIG_REG1_IS",
	"ES0_DDR36_CONFIG_REG2_IS",
	"ES0_DDR36_CONFIG_REG3_IS",
	"ES0_DDR36_STATUS_REG1_IS",
	"ES0_DDR36_STATUS_REG2_IS",
	"ES0_DTU_ATE_STS0",
	"ES0_DTU_ATE_STS1",
	"ES0_DTU_ATE_STS2",
	"ES0_DTU_ATE_STS3",
	"ES0_DTU_ATE_STS4",
	"ES0_DTU_ATE_TMODE",
	"ES0_DTU_LTE_ADR0",
	"ES0_DTU_LTE_ADR1",
	"ES0_DTU_LTE_D0F_0",
	"ES0_DTU_LTE_D0F_1",
	"ES0_DTU_LTE_D0R_0",
	"ES0_DTU_LTE_D0R_1",
	"ES0_DTU_LTE_D1F_0",
	"ES0_DTU_LTE_D1F_1",
	"ES0_DTU_LTE_D1R_0",
	"ES0_DTU_LTE_D1R_1",
	"ES0_DTU_LTE_STS_DONE",
	"ES0_DTU_LTE_STS_ERR_ADR",
	"ES0_DTU_LTE_STS_ERR_DF_0",
	"ES0_DTU_LTE_STS_ERR_DF_1",
	"ES0_DTU_LTE_STS_ERR_DR_0",
	"ES0_DTU_LTE_STS_ERR_DR_1",
	"ES0_DTU_LTE_TMODE0",
	"ES0_DTU_LTE_TMODE1",
	"ES0_DTU_MODE",
	"ES0_MCU_EN",
	"ES0_MCU_STATUS",
	"ES0_SRAM_CTL",
	"ES1_DDR36_CONFIG_REG1_IS",
	"ES1_DDR36_CONFIG_REG2_IS",
	"ES1_DDR36_CONFIG_REG3_IS",
	"ES1_DDR36_STATUS_REG1_IS",
	"ES1_DDR36_STATUS_REG2_IS",
	"ES1_DTU_ATE_STS0",
	"ES1_DTU_ATE_STS1",
	"ES1_DTU_ATE_STS2",
	"ES1_DTU_ATE_STS3",
	"ES1_DTU_ATE_STS4",
	"ES1_DTU_ATE_TMODE",
	"ES1_DTU_LTE_ADR0",
	"ES1_DTU_LTE_ADR1",
	"ES1_DTU_LTE_D0F_0",
	"ES1_DTU_LTE_D0F_1",
	"ES1_DTU_LTE_D0R_0",
	"ES1_DTU_LTE_D0R_1",
	"ES1_DTU_LTE_D1F_0",
	"ES1_DTU_LTE_D1F_1",
	"ES1_DTU_LTE_D1R_0",
	"ES1_DTU_LTE_D1R_1",
	"ES1_DTU_LTE_STS_DONE",
	"ES1_DTU_LTE_STS_ERR_ADR",
	"ES1_DTU_LTE_STS_ERR_DF_0",
	"ES1_DTU_LTE_STS_ERR_DF_1",
	"ES1_DTU_LTE_STS_ERR_DR_0",
	"ES1_DTU_LTE_STS_ERR_DR_1",
	"ES1_DTU_LTE_TMODE0",
	"ES1_DTU_LTE_TMODE1",
	"ES1_DTU_MODE",
	"ES1_MCU_EN",
	"ES1_MCU_STATUS",
	"ES1_SRAM_CTL",
	"ESA0",
	"ESA1",
	"ESA2",
	"ESCONFIG",
	"ESM_AGE_CNT",
	"ESM_CTL",
	"ESM_ERR_CTL",
	"ESM_KEYGEN_CTL",
	"ESM_L2_AGE_CTL",
	"ESM_L2_AGE_STATUS",
	"ESM_MISC_STATUS",
	"ESM_MODE_PER_PORT",
	"ESM_PER_PORT_AGE_CONTROL",
	"ESM_PER_PORT_REPL_CONTROL",
	"ESM_PPA_STATUS",
	"ESTDMCONFIG",
	"ES_BYPASSMMU",
	"ES_CPU_SCHEDULER",
	"ES_QUEUE_TO_PRIO",
	"ETC_CTL",
	"ETU_ATE_CONFIG_REG2_IS",
	"ETU_BKGND_PROC_ERR_INFO",
	"ETU_BKGND_PROC_SEC_INFO",
	"ETU_DDR72_CONFIG_REG1_IS",
	"ETU_DDR72_CONFIG_REG2_IS",
	"ETU_DDR72_CONFIG_REG3_IS",
	"ETU_DDR72_STATUS_REG1_IS",
	"ETU_DDR72_STATUS_REG2_IS",
	"ETU_DDR72_STATUS_REG3_IS",
	"ETU_DFT_CTL",
	"ETU_DFT_CTL2",
	"ETU_DTU_ATE_CAPT_DAT",
	"ETU_DTU_ATE_CONFIG_REG1_IS",
	"ETU_DTU_ATE_EXP_DAT",
	"ETU_DTU_ATE_STS1",
	"ETU_ET_INST_REQ",
	"ETU_ET_INST_STATUS",
	"ETU_INST_OPC",
	"ETU_INTR_CLEAR",
	"ETU_INTR_ENABLE",
	"ETU_INTR_STATUS",
	"ETU_INT_MEM_RST",
	"ETU_L2MODFIFO_STATUS",
	"ETU_L2SEARCH72_INST",
	"ETU_LTE_BIST_CTL",
	"ETU_LTE_BIST_REF_SEARCH0",
	"ETU_LTE_BIST_REF_SEARCH1",
	"ETU_LTE_BIST_STATUS",
	"ETU_LUREQFIFO_RS_CTL",
	"ETU_LUREQFIFO_RS_STATUS",
	"ETU_RDDATA72_INST",
	"ETU_RDMASK72_INST",
	"ETU_RSLT_DAT0",
	"ETU_RSLT_DAT1",
	"ETU_RSLT_DAT2",
	"ETU_S0_RBUS_PERR_INFO",
	"ETU_S1_RBUS_PERR_INFO",
	"ETU_SBUS_CMD_ERR_INFO1",
	"ETU_SBUS_CMD_ERR_INFO2",
	"ETU_SBUS_CMD_SEC_INFO",
	"ETU_SEARCH0_RESULT",
	"ETU_SEARCH1_RESULT",
	"ETU_WRDM72_INST",
	"EVLAN_RAM_DBGCTRL",
	"EVLAN_TM_REG_1",
	"EVTX_ENTRY_SRCH_AVAIL",
	"EVXLT_RAM_CONTROL_1",
	"EVXLT_RAM_CONTROL_2",
	"EVXLT_RAM_DBGCTRL",
	"EVXLT_TM_REG_1",
	"EXT_TCAM_ATTR",
	"EXT_TCAM_CONFIG_0",
	"FE_CLRT",
	"FE_EXCESSIVE_DEFER_LIMIT",
	"FE_IPGR",
	"FE_IPGT",
	"FE_MAC1",
	"FE_MAC2",
	"FE_MAXF",
	"FE_SUPP",
	"FE_TEST",
	"FFP_BIST",
	"FFP_CAMBIST_EFSTAT_S2",
	"FFP_CAMBIST_EFSTAT_S3",
	"FFP_CAMBIST_EFSTAT_S5",
	"FFP_CAMBIST_EFSTAT_S6",
	"FFP_CAMBIST_EPSTAT_S2",
	"FFP_CAMBIST_EPSTAT_S3",
	"FFP_CAMBIST_EPSTAT_S5",
	"FFP_CAMBIST_EPSTAT_S6",
	"FFP_CAMBIST_OFSTAT_S2",
	"FFP_CAMBIST_OFSTAT_S3",
	"FFP_CAMBIST_OFSTAT_S5",
	"FFP_CAMBIST_OFSTAT_S6",
	"FFP_CAMBIST_OPSTAT_S2",
	"FFP_CAMBIST_OPSTAT_S3",
	"FFP_CAMBIST_OPSTAT_S5",
	"FFP_CAMBIST_OPSTAT_S6",
	"FFP_IRULERESULT",
	"FFP_TEST_CTRL",
	"FLEXIBLE_IPV6_EXT_HDR",
	"FLOWCONTROL",
	"FLUSH_CONTROL",
	"FP_CAM_BIST_CONFIG",
	"FP_CAM_BIST_CONTROL",
	"FP_CAM_BIST_DBG_DATA",
	"FP_CAM_BIST_DBG_DATA_VALID",
	"FP_CAM_BIST_DEBUG_SEND",
	"FP_CAM_BIST_ENABLE",
	"FP_CAM_BIST_ENABLE_LOWER",
	"FP_CAM_BIST_ENABLE_ONE_TCAM",
	"FP_CAM_BIST_ENABLE_TWO_TCAM",
	"FP_CAM_BIST_ENABLE_UPPER",
	"FP_CAM_BIST_S10_STATUS",
	"FP_CAM_BIST_S12_STATUS",
	"FP_CAM_BIST_S14_STATUS",
	"FP_CAM_BIST_S15_STATUS",
	"FP_CAM_BIST_S2_STATUS",
	"FP_CAM_BIST_S3_STATUS",
	"FP_CAM_BIST_S5_STATUS",
	"FP_CAM_BIST_S6_STATUS",
	"FP_CAM_BIST_S8_STATUS",
	"FP_CAM_BIST_STATUS",
	"FP_CAM_CONTROL",
	"FP_CAM_CONTROL_15",
	"FP_CAM_CONTROL_14_THRU_10",
	"FP_CAM_CONTROL_4_THRU_0",
	"FP_CAM_CONTROL_9_THRU_5",
	"FP_CAM_CONTROL_LOWER",
	"FP_CAM_CONTROL_SLICE_11_8",
	"FP_CAM_CONTROL_SLICE_15_8",
	"FP_CAM_CONTROL_SLICE_7_0",
	"FP_CAM_CONTROL_TM_7_THRU_0",
	"FP_CAM_CONTROL_UPPER",
	"FP_CAM_DEBUG_CONTROL",
	"FP_CAM_DEBUG_DATA",
	"FP_CAM_DEBUG_DATA_0",
	"FP_CAM_DEBUG_DATA_1",
	"FP_CAM_DEBUG_DATA_2",
	"FP_CAM_DEBUG_DATA_3",
	"FP_CAM_DEBUG_DATA_4",
	"FP_CAM_DEBUG_DATA_5",
	"FP_CAM_DEBUG_GLOBAL_MASK",
	"FP_CAM_DEBUG_SEND",
	"FP_CAM_ENABLE",
	"FP_CAM_SAM_1",
	"FP_CAM_SAM_2",
	"FP_DOUBLE_WIDE_F4_SELECT",
	"FP_F4_SELECT",
	"FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8",
	"FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0",
	"FP_METER_CONTROL",
	"FP_METER_SELECT",
	"FP_METER_TM_CONTROL",
	"FP_NON_ROTATED_CAM_CONTROL",
	"FP_POLICY_CONTROL",
	"FP_POLICY_PARITY_CONTROL",
	"FP_POLICY_PARITY_STATUS",
	"FP_POLICY_TABLE_TM_CONTROL",
	"FP_POLICY_TM_LOWER",
	"FP_POLICY_TM_UPPER",
	"FP_RAM_DBGCTRL",
	"FP_ROTATED_CAM_CONTROL",
	"FP_SLICE_CONFIG",
	"FP_SLICE_ENABLE",
	"FP_SLICE_INDEX_CONTROL",
	"FP_SLICE_METER_MAP_ENABLE",
	"FREE_CELLPTRS_CG0_CH0",
	"FREE_CELLPTRS_CG0_CH1",
	"FREE_CELLPTRS_CG1_CH0",
	"FREE_CELLPTRS_CG1_CH1",
	"FREE_CELLPTRS_CH0",
	"FREE_CELLPTRS_CH1",
	"FRM_LENGTH",
	"FUSE_REGS_FP_TCAM0",
	"FUSE_REGS_ING_L3_NEXT_HOP_0",
	"FUSE_REGS_L2_ENTRY_0",
	"FUSE_REGS_L2_ENTRY_1",
	"FUSE_REGS_VLAN_MAC_0",
	"GCAR1",
	"GCAR2",
	"GCCCOUNT",
	"GE0_GBODE_CELL_CNT",
	"GE0_GBODE_CELL_REQ_CNT",
	"GE0_GBOD_OVRFLW",
	"GE10_GBODE_CELL_CNT",
	"GE10_GBODE_CELL_REQ_CNT",
	"GE10_GBOD_OVRFLW",
	"GE11_GBODE_CELL_CNT",
	"GE11_GBODE_CELL_REQ_CNT",
	"GE11_GBOD_OVRFLW",
	"GE1_GBODE_CELL_CNT",
	"GE1_GBODE_CELL_REQ_CNT",
	"GE1_GBOD_OVRFLW",
	"GE2_GBODE_CELL_CNT",
	"GE2_GBODE_CELL_REQ_CNT",
	"GE2_GBOD_OVRFLW",
	"GE3_GBODE_CELL_CNT",
	"GE3_GBODE_CELL_REQ_CNT",
	"GE3_GBOD_OVRFLW",
	"GE4_GBODE_CELL_CNT",
	"GE4_GBODE_CELL_REQ_CNT",
	"GE4_GBOD_OVRFLW",
	"GE5_GBODE_CELL_CNT",
	"GE5_GBODE_CELL_REQ_CNT",
	"GE5_GBOD_OVRFLW",
	"GE6_GBODE_CELL_CNT",
	"GE6_GBODE_CELL_REQ_CNT",
	"GE6_GBOD_OVRFLW",
	"GE7_GBODE_CELL_CNT",
	"GE7_GBODE_CELL_REQ_CNT",
	"GE7_GBOD_OVRFLW",
	"GE8_GBODE_CELL_CNT",
	"GE8_GBODE_CELL_REQ_CNT",
	"GE8_GBOD_OVRFLW",
	"GE9_GBODE_CELL_CNT",
	"GE9_GBODE_CELL_REQ_CNT",
	"GE9_GBOD_OVRFLW",
	"GEGR_ENABLE",
	"GE_EGR_PKT_DROP_CTL",
	"GE_GBODE_CELL_CNT",
	"GE_GBODE_CELL_REQ_CNT",
	"GE_GBOD_OVRFLW",
	"GE_PORT_CONFIG",
	"GHOLD0",
	"GHOLD1",
	"GHOLD2",
	"GHOLD3",
	"GHOLD4",
	"GHOLD5",
	"GHOLD6",
	"GHOLD7",
	"GHOLD8",
	"GHOLD9",
	"GHOLD10",
	"GHOLD11",
	"GHOLD12",
	"GHOLD13",
	"GIMBP",
	"GIMRP",
	"GLOBAL_HDRM_COUNT",
	"GLOBAL_HDRM_LIMIT",
	"GLOBAL_MPLS_RANGE_1_LOWER",
	"GLOBAL_MPLS_RANGE_1_UPPER",
	"GLOBAL_MPLS_RANGE_2_LOWER",
	"GLOBAL_MPLS_RANGE_2_UPPER",
	"GLOBAL_SHARED_FILL_STATE_CONFIG",
	"GLOBAL_WREDAVGQSIZE_CELL",
	"GLOBAL_WREDAVGQSIZE_PACKET",
	"GLOBAL_WREDCONFIG_CELL",
	"GLOBAL_WREDCONFIG_PACKET",
	"GLOBAL_WREDPARAM_CELL",
	"GLOBAL_WREDPARAM_NONTCP_CELL",
	"GLOBAL_WREDPARAM_NONTCP_PACKET",
	"GLOBAL_WREDPARAM_PACKET",
	"GLOBAL_WREDPARAM_RED_CELL",
	"GLOBAL_WREDPARAM_RED_PACKET",
	"GLOBAL_WREDPARAM_YELLOW_CELL",
	"GLOBAL_WREDPARAM_YELLOW_PACKET",
	"GMACC0",
	"GMACC1",
	"GMACC2",
	"GPCSC",
	"GPC_BPDU0_HI",
	"GPC_BPDU0_LO",
	"GPC_BPDU1_HI",
	"GPC_BPDU1_LO",
	"GPC_BPDU2_HI",
	"GPC_BPDU2_LO",
	"GPC_BPDU3_HI",
	"GPC_BPDU3_LO",
	"GPC_BPDU4_HI",
	"GPC_BPDU4_LO",
	"GPC_BPDU5_HI",
	"GPC_BPDU5_LO",
	"GPC_EGR_DBG",
	"GPC_EGR_PKT_DROP_CTL",
	"GPC_EGR_SNGL_OUT",
	"GPC_EGR_SNGL_PKT",
	"GPC_FFP_CONFIG",
	"GPC_INGRESS_DEBUG",
	"GPC_IO_CONFIG",
	"GPC_VLAN_FWD_STATE",
	"GPDISC",
	"GPORT_CNTMAXSIZE",
	"GPORT_CONFIG",
	"GPORT_DROP_ON_WRONG_SOP_S0_CNT",
	"GPORT_DROP_ON_WRONG_SOP_S1_CNT",
	"GPORT_DROP_ON_WRONG_SOP_S3_CNT",
	"GPORT_DROP_ON_WRONG_SOP_S4_CNT",
	"GPORT_MAC_CRS_SEL",
	"GPORT_RSV_MASK",
	"GPORT_SGNDET_EARLYCRS",
	"GPORT_SGN_DET_SEL",
	"GPORT_SOP_S0",
	"GPORT_SOP_S1",
	"GPORT_SOP_S3",
	"GPORT_SOP_S4",
	"GPORT_STAT_UPDATE_MASK",
	"GPORT_TPID",
	"GR64",
	"GR127",
	"GR255",
	"GR511",
	"GR1023",
	"GR1518",
	"GR2047",
	"GR4095",
	"GR9216",
	"GRALN",
	"GRBCA",
	"GRBYT",
	"GRCDE",
	"GRDISC",
	"GRDROP",
	"GRFCR",
	"GRFCS",
	"GRFILDR",
	"GRFLR",
	"GRFRG",
	"GRIMDR",
	"GRIPC",
	"GRIPCHK",
	"GRIPD",
	"GRIPHE",
	"GRJBR",
	"GRMC",
	"GRMCA",
	"GRMGV",
	"GRMTUE",
	"GROVR",
	"GRPKT",
	"GRPOK",
	"GRPORTD",
	"GRUC",
	"GRUND",
	"GRXCF",
	"GRXPF",
	"GRXPP",
	"GRXUO",
	"GSA0",
	"GSA1",
	"GT64",
	"GT127",
	"GT255",
	"GT511",
	"GT1023",
	"GT1518",
	"GT2047",
	"GT4095",
	"GT9216",
	"GTABRT",
	"GTAGE",
	"GTBCA",
	"GTBYT",
	"GTCE",
	"GTCFIDR",
	"GTDFR",
	"GTEDF",
	"GTFCS",
	"GTFRG",
	"GTH_CAR1",
	"GTH_CAR2",
	"GTH_ESA0",
	"GTH_ESA1",
	"GTH_ESA2",
	"GTH_FE_CLRT",
	"GTH_FE_IPGR",
	"GTH_FE_IPGT",
	"GTH_FE_MAC1",
	"GTH_FE_MAC2",
	"GTH_FE_MAXF",
	"GTH_FE_SUPP",
	"GTH_FE_TEST",
	"GTH_IMBP",
	"GTH_IMRP",
	"GTH_RALN",
	"GTH_RBCA",
	"GTH_RBYT",
	"GTH_RCDE",
	"GTH_RDISC",
	"GTH_RFCR",
	"GTH_RFCS",
	"GTH_RFLR",
	"GTH_RFRG",
	"GTH_RIMDR",
	"GTH_RIPC",
	"GTH_RIPCHK",
	"GTH_RIPD",
	"GTH_RJBR",
	"GTH_RMC",
	"GTH_RMCA",
	"GTH_ROVR",
	"GTH_RPKT",
	"GTH_RUC",
	"GTH_RUND",
	"GTH_RXCF",
	"GTH_RXPF",
	"GTH_RXUO",
	"GTH_TABRT",
	"GTH_TAGE",
	"GTH_TBCA",
	"GTH_TBYT",
	"GTH_TCFIDR",
	"GTH_TDFR",
	"GTH_TEDF",
	"GTH_TFCS",
	"GTH_TFRG",
	"GTH_TIMDR",
	"GTH_TIMTLD",
	"GTH_TIP",
	"GTH_TIPD",
	"GTH_TIPX",
	"GTH_TJBR",
	"GTH_TLCL",
	"GTH_TMCA",
	"GTH_TMCL",
	"GTH_TNCL",
	"GTH_TOVR",
	"GTH_TPKT",
	"GTH_TR64",
	"GTH_TR127",
	"GTH_TR255",
	"GTH_TR511",
	"GTH_TR1023",
	"GTH_TRMAX",
	"GTH_TRMGV",
	"GTH_TSCL",
	"GTH_TVLAN",
	"GTH_TXCF",
	"GTH_TXCL",
	"GTH_TXPF",
	"GTIMDR",
	"GTIMTLD",
	"GTIP",
	"GTIPAGE",
	"GTIPD",
	"GTIPX",
	"GTJBR",
	"GTLCL",
	"GTMCA",
	"GTMCL",
	"GTMGV",
	"GTMRP",
	"GTNCL",
	"GTOVR",
	"GTPKT",
	"GTPOK",
	"GTPRG",
	"GTR64",
	"GTR127",
	"GTR255",
	"GTR511",
	"GTR1023",
	"GTR1518",
	"GTR2047",
	"GTR4095",
	"GTR9216",
	"GTRMAX",
	"GTRMGV",
	"GTSCL",
	"GTUC",
	"GTVLAN",
	"GTXCF",
	"GTXCL",
	"GTXPF",
	"GTXPP",
	"GXPORT_LAG_FAILOVER_CONFIG",
	"GXPORT_LAG_FAILOVER_STATUS",
	"HASH_CONTROL",
	"HASH_OUTPUT",
	"HG0_INGPKTCELLUSE",
	"HG12_INGPKTCELLUSE",
	"HGOPT0",
	"HGOPT1",
	"HG_BP_CFG",
	"HG_BP_STATUS",
	"HG_LOOKUP_DESTINATION",
	"HG_TRUNK_BITMAP",
	"HG_TRUNK_FAILOVER_ENABLE",
	"HG_TRUNK_GROUP",
	"HG_TRUNK_GROUP_HI",
	"HIGHWATERMARKER",
	"HIGIG_BITMAP",
	"HIGIG_SIMPLEX_CONFIG",
	"HIGIG_TRUNK_CONTROL",
	"HIGIG_TRUNK_GROUP",
	"HIG_MH_CHK",
	"HOLBLOCKINGMARKER",
	"HOLCELLRESETLIMIT",
	"HOLCOSCELLMAXLIMIT",
	"HOLCOSCELLSETLIMIT",
	"HOLCOSMINXQCNT",
	"HOLCOSPKTRESETLIMIT",
	"HOLCOSPKTSETLIMIT",
	"HOLCOSSTATUS",
	"HOLCOSSTATUS_HI",
	"HOLD",
	"HOLD12DROPCOUNT",
	"HOLDROP_PKT_CNT",
	"HOLD_COS0",
	"HOLD_COS1",
	"HOLD_COS2",
	"HOLD_COS3",
	"HOLD_COS4",
	"HOLD_COS5",
	"HOLD_COS6",
	"HOLD_COS7",
	"HOLD_COS0_X",
	"HOLD_COS0_Y",
	"HOLD_COS1_X",
	"HOLD_COS1_Y",
	"HOLD_COS2_X",
	"HOLD_COS2_Y",
	"HOLD_COS3_X",
	"HOLD_COS3_Y",
	"HOLD_COS4_X",
	"HOLD_COS4_Y",
	"HOLD_COS5_X",
	"HOLD_COS5_Y",
	"HOLD_COS6_X",
	"HOLD_COS6_Y",
	"HOLD_COS7_X",
	"HOLD_COS7_Y",
	"HOLD_COS_PORT_SELECT",
	"HOLD_COS_QM",
	"HOLD_COS_QM_X",
	"HOLD_COS_QM_Y",
	"HOLD_COS_SC",
	"HOLD_COS_SC_X",
	"HOLD_COS_SC_Y",
	"HOLD_X",
	"HOLD_Y",
	"HOLPKTRESETLIMIT",
	"HOLSTATUS",
	"HOLSTATUS_E2E",
	"HOL_MIN_TIME",
	"HOL_STATUS_UPDATE_TIME",
	"HOL_STAT_BMAP",
	"HOL_STAT_BMAP_HI",
	"HOL_STAT_CPU",
	"HOL_STAT_PORT",
	"HSE_DTU_ATE_STS0",
	"HSE_DTU_ATE_STS1",
	"HSE_DTU_ATE_STS2",
	"HSE_DTU_ATE_TMODE",
	"HSE_DTU_LTE_ADR0",
	"HSE_DTU_LTE_ADR1",
	"HSE_DTU_LTE_D0F_0",
	"HSE_DTU_LTE_D0F_1",
	"HSE_DTU_LTE_D0F_2",
	"HSE_DTU_LTE_D0F_3",
	"HSE_DTU_LTE_D0R_0",
	"HSE_DTU_LTE_D0R_1",
	"HSE_DTU_LTE_D0R_2",
	"HSE_DTU_LTE_D0R_3",
	"HSE_DTU_LTE_D1F_0",
	"HSE_DTU_LTE_D1F_1",
	"HSE_DTU_LTE_D1F_2",
	"HSE_DTU_LTE_D1F_3",
	"HSE_DTU_LTE_D1R_0",
	"HSE_DTU_LTE_D1R_1",
	"HSE_DTU_LTE_D1R_2",
	"HSE_DTU_LTE_D1R_3",
	"HSE_DTU_LTE_STS_DONE",
	"HSE_DTU_LTE_STS_ERR_ADR",
	"HSE_DTU_LTE_STS_ERR_DF_0",
	"HSE_DTU_LTE_STS_ERR_DF_1",
	"HSE_DTU_LTE_STS_ERR_DF_2",
	"HSE_DTU_LTE_STS_ERR_DF_3",
	"HSE_DTU_LTE_STS_ERR_DR_0",
	"HSE_DTU_LTE_STS_ERR_DR_1",
	"HSE_DTU_LTE_STS_ERR_DR_2",
	"HSE_DTU_LTE_STS_ERR_DR_3",
	"HSE_DTU_LTE_TMODE0",
	"HSE_DTU_LTE_TMODE1",
	"HSE_DTU_MODE",
	"HTLS_UPLINK_CONTROL",
	"HTLS_UPLINK_DA",
	"HTLS_UPLINK_SA",
	"HTLS_UPLINK_TUNNEL",
	"HTLS_VC_LABEL",
	"IARB_LEARN_CONTROL",
	"IARB_TDM_CONTROL",
	"IARB_TDM_MAP",
	"IBCAST",
	"IBCAST_BLOCK_MASK",
	"IBCAST_BLOCK_MASK_64",
	"IBCAST_BLOCK_MASK_HI",
	"IBKP_DISC",
	"IBKP_WARN",
	"IBPBKPSTATUS",
	"IBPBKPSTATUS_HI",
	"IBPCELLCOUNT",
	"IBPCELLRESETLIMIT",
	"IBPCELLSETLIMIT",
	"IBPCOSPKTCOUNT",
	"IBPCOSPKTSETLIMIT",
	"IBPCOUNT",
	"IBPDISCARDSETLIMIT",
	"IBPDISCSTATUS",
	"IBPDISCSTATUS_HI",
	"IBPPKTCOUNT",
	"IBPPKTRESETLIMIT",
	"IBPPKTSETLIMIT",
	"IBP_DROP_PKT_CNT",
	"IBP_MIN_TIME",
	"IBP_STATUS_UPDATE_TIME",
	"ICBP_FULL",
	"ICONFIG",
	"ICONTROL_OPCODE_BITMAP",
	"ICOS_MAP_SEL",
	"ICOS_SEL",
	"ICOS_SEL_2",
	"ICPU_CONTROL",
	"ICTRL",
	"IDLF_TRUNK_BLOCK_MASK",
	"IE2E_CONTROL",
	"IE2E_MAX_RATE",
	"IEGRBLK",
	"IEGR_DBG",
	"IEGR_ENABLE",
	"IEGR_PORT",
	"IEGR_PORT_L3UC_MODS",
	"IEGR_SNGL_OUT",
	"IEGR_SNGL_PKT",
	"IEMIRROR_CONTROL",
	"IEMIRROR_CONTROL1",
	"IEMIRROR_CONTROL1_64",
	"IEMIRROR_CONTROL_64",
	"IEMIRROR_CONTROL_HI",
	"IESMIF_CONTROL",
	"IESMIF_CONTROL2",
	"IESMIF_ECB_ECC_STATUS_DBE",
	"IESMIF_ECB_ECC_STATUS_SBE",
	"IESMIF_ECB_SBE_SYNDROME12",
	"IESMIF_INTR_CLEAR",
	"IESMIF_INTR_ENABLE",
	"IESMIF_INTR_STATUS",
	"IESMIF_STATUS2",
	"IESMIF_STATUS3",
	"IESMIF_STATUS4",
	"IESMIF_STATUS5",
	"IESMIF_STATUS6",
	"IESMIF_STATUS7",
	"IFP_POLICY_TABLE_PARITY_CONTROL",
	"IFP_POLICY_TABLE_PARITY_STATUS",
	"IGMP_MLD_PKT_CONTROL",
	"IGR_CONFIG",
	"IGR_DEBUG",
	"IGR_IPORT",
	"IGR_PORT",
	"IGR_VLAN_CONTROL",
	"IHG_LOOKUP",
	"IHIGIG_CONTROL",
	"IHOLD",
	"IHOLD0",
	"IHOLD1",
	"IHOLD2",
	"IHOLD3",
	"IHOLD4",
	"IHOLD5",
	"IHOLD6",
	"IHOLD7",
	"IHOLD8",
	"IHOLD9",
	"IHOLD10",
	"IHOLD11",
	"IHOLD12",
	"IHOLD13",
	"IHOLSTATUS",
	"IHOL_D0",
	"IHOL_D1",
	"IHOL_D2",
	"IHOL_D3",
	"IHOL_MH0",
	"IHOL_MH1",
	"IHOL_MH2",
	"IHOL_RX_DA_LS",
	"IHOL_RX_DA_MS",
	"IHOL_RX_LENGTH_TYPE",
	"IHOL_RX_OPCODE",
	"IIBP_D0",
	"IIBP_D1",
	"IIBP_D2",
	"IIBP_D3",
	"IIBP_MH0",
	"IIBP_MH1",
	"IIBP_MH2",
	"IIBP_RX_DA_LS",
	"IIBP_RX_DA_MS",
	"IIBP_RX_LENGTH_TYPE",
	"IIBP_RX_OPCODE",
	"IIF_ENTRY_SRCH_AVAIL",
	"IIMBP",
	"IIMRP",
	"IING_DBG",
	"IING_EGRMSKBMAP",
	"IING_EGRMSKBMAP_64",
	"IIPMC",
	"IIPMC_TRUNK_BLOCK_MASK",
	"IIPPKTS",
	"IIRSEL_TM_REG_1",
	"IKNOWN_MCAST_BLOCK_MASK",
	"IKNOWN_MCAST_BLOCK_MASK_64",
	"IL2LU_TM_REG_1",
	"IL2MC_TM_REG_1",
	"IL3LU_TM_REG_1",
	"IL3MC_ERBFIFO_STATUS",
	"IL3MC_ERB_CTL",
	"IL3MC_ERB_INTR_CLEAR",
	"IL3MC_ERB_INTR_ENABLE",
	"IL3MC_ERB_INTR_STATUS",
	"IL3MC_EXTFP_POLICY_DED_INFO",
	"IL3MC_EXTFP_POLICY_SEC_INFO",
	"IL3MC_FP0RSPFIFO_RS_CTL",
	"IL3MC_FP0RSPFIFO_RS_STATUS",
	"IL3MC_FP1RSPFIFO_RS_CTL",
	"IL3MC_FP1RSPFIFO_RS_STATUS",
	"IL3MC_FPCREQFIFO_WS_STATUS",
	"IL3MC_IPCF_PTR_MISMATCH_INFO",
	"IL3MC_L2L3RSPFIFO_RS_CTL",
	"IL3MC_L2L3RSPFIFO_RS_STATUS",
	"IL3MC_TM_REG_1",
	"ILINK",
	"ILLEGAL_TYPE_CNT",
	"ILLEGAL_TYPE_CNT_CG0",
	"ILLEGAL_TYPE_CNT_CG1",
	"ILNKBLK",
	"ILOCAL_SW_DISABLE_DEFAULT_PBM",
	"ILOCAL_SW_DISABLE_DEFAULT_PBM_64",
	"ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR",
	"ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64",
	"ILPM_TM_REG_1",
	"ILPM_TM_REG_2",
	"ILTOMC",
	"IMBP",
	"IMC_TRUNK_BLOCK_MASK",
	"IMIRROR",
	"IMIRROR_BITMAP",
	"IMIRROR_CONTROL",
	"IMIRROR_DEST_BITMAP",
	"IMMU_FUSE_DEBUG0",
	"IMMU_FUSE_DEBUG1",
	"IMMU_FUSE_DEBUG2",
	"IMODPORT_15_8",
	"IMODPORT_23_16",
	"IMODPORT_31_24",
	"IMODPORT_39_32",
	"IMODPORT_47_40",
	"IMODPORT_55_48",
	"IMODPORT_63_56",
	"IMODPORT_7_0",
	"IMRP",
	"IMRP4",
	"IMRP6",
	"IM_MTP_INDEX",
	"INGBUFFERTHRES",
	"INGCELLLIMITDISCARDCG0",
	"INGCELLLIMITDISCARDCG1",
	"INGCELLLIMITIBPCG0",
	"INGCELLLIMITIBPCG1",
	"INGLIMIT",
	"INGLIMITDISCARD",
	"INGLIMITRESET",
	"INGPKTLIMITSCOS",
	"INGRESSBACKPRESSURE",
	"INGRESS_DEBUG",
	"INGR_METER_CTRL",
	"INGR_METER_STATUS",
	"ING_BYPASS_CTRL",
	"ING_CNTL",
	"ING_CONFIG",
	"ING_CONFIG_64",
	"ING_COS_MAP",
	"ING_COS_MODE",
	"ING_CPUTOBMAP",
	"ING_CTRL",
	"ING_CTRL2",
	"ING_EGRMSKBMAP",
	"ING_EGRMSKBMAP_64",
	"ING_EN_EFILTER_BITMAP",
	"ING_EN_EFILTER_BITMAP_64",
	"ING_EPC_LNKBMAP",
	"ING_EVENT_DEBUG",
	"ING_EVENT_DEBUG_2",
	"ING_EVENT_DEBUG_2_X",
	"ING_EVENT_DEBUG_2_Y",
	"ING_EVENT_DEBUG_X",
	"ING_EVENT_DEBUG_Y",
	"ING_HGTRUNK",
	"ING_HW_RESET_CONTROL_1",
	"ING_HW_RESET_CONTROL_2",
	"ING_HW_RESET_CONTROL_2_X",
	"ING_HW_RESET_CONTROL_2_Y",
	"ING_IPFIX_CONFIG",
	"ING_IPFIX_CURRENT_TIME",
	"ING_IPFIX_EXPORT_FIFO_COUNTER",
	"ING_IPFIX_EXPORT_FIFO_PARITY_CONTROL",
	"ING_IPFIX_EXPORT_FIFO_PARITY_STATUS",
	"ING_IPFIX_EXPORT_FIFO_READ_PTR",
	"ING_IPFIX_EXPORT_FIFO_WRITE_PTR",
	"ING_IPFIX_HASH_CONTROL",
	"ING_IPFIX_MAXIMUM_IDLE_AGE_SET",
	"ING_IPFIX_MINIMUM_LIVE_TIME_SET",
	"ING_IPFIX_MISSED_BUCKET_FULL_COUNT",
	"ING_IPFIX_MISSED_EXPORT_FULL_COUNT",
	"ING_IPFIX_MISSED_PORT_LIMIT_COUNT",
	"ING_IPFIX_PORT_CONFIG",
	"ING_IPFIX_PORT_LIMIT_STATUS",
	"ING_IPFIX_PORT_RECORD_COUNT",
	"ING_IPFIX_PORT_RECORD_LIMIT_SET",
	"ING_IPFIX_PORT_SAMPLING_COUNTER",
	"ING_IPFIX_SAMPLING_LIMIT_SET",
	"ING_IPFIX_SESSION_PARITY_CONTROL",
	"ING_IPFIX_SESSION_PARITY_STATUS",
	"ING_IPMC_PTR_CTRL",
	"ING_L3_NEXT_HOP_DBGCTRL",
	"ING_L3_NEXT_HOP_DEBUG",
	"ING_L3_NEXT_HOP_PARITY_CONTROL",
	"ING_L3_NEXT_HOP_PARITY_STATUS",
	"ING_MIRTOBMAP",
	"ING_MISC_CONFIG",
	"ING_MISC_CONFIG2",
	"ING_MISC_PORT_CONFIG",
	"ING_MODMAP_CTRL",
	"ING_MPLS_INNER_TPID",
	"ING_MPLS_TPID",
	"ING_MPLS_TPID_0",
	"ING_MPLS_TPID_1",
	"ING_MPLS_TPID_2",
	"ING_MPLS_TPID_3",
	"ING_OUTER_TPID",
	"ING_OUTER_TPID_0",
	"ING_OUTER_TPID_1",
	"ING_OUTER_TPID_2",
	"ING_OUTER_TPID_3",
	"ING_PRTTODEVID",
	"ING_Q_BEGIN",
	"ING_SRCMODFILTER",
	"ING_SYS_RSVD_VID",
	"INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL",
	"INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS",
	"INITIAL_NHOP_PARITY_CONTROL",
	"INITIAL_NHOP_PARITY_STATUS",
	"INITIATEBIST1",
	"INITIATEBIST2",
	"INIT_DONE_STATUS",
	"INONIP",
	"INPUT_PORT_RX_ENABLE",
	"INPUT_PORT_RX_ENABLE_64",
	"IP0_BISR",
	"IP0_BISR_REG",
	"IP0_EP_BISR_RD_DATA",
	"IP0_INTR_ENABLE",
	"IP0_INTR_STATUS",
	"IP1_BISR",
	"IP1_BISR_RD_DATA",
	"IP1_BISR_REG",
	"IP1_INTR_ENABLE",
	"IP1_INTR_STATUS",
	"IP1_PARITY_INTR_STATUS",
	"IP2_BISR",
	"IP2_BISR_RD_DATA",
	"IP2_BISR_REG",
	"IP2_INTR_ENABLE",
	"IP2_INTR_STATUS",
	"IP2_PARITY_INTR_STATUS",
	"IP3_BISR",
	"IP3_BISR_REG",
	"IP3_INTR_ENABLE",
	"IP3_INTR_STATUS",
	"IP3_PARITY_INTR_STATUS",
	"IP4_BISR_REG",
	"IP4_PARITY_STATUS",
	"IPARS_TM_REG_1",
	"IPAUSE_D0",
	"IPAUSE_D1",
	"IPAUSE_D2",
	"IPAUSE_D3",
	"IPAUSE_MH0",
	"IPAUSE_MH1",
	"IPAUSE_MH2",
	"IPAUSE_RX_DA_LS",
	"IPAUSE_RX_DA_MS",
	"IPAUSE_RX_LENGTH_TYPE",
	"IPAUSE_RX_OPCODE",
	"IPAUSE_TX_PKT_XOFF_VAL",
	"IPAUSE_WATCHDOG_INIT_VAL",
	"IPAUSE_WATCHDOG_THRESH",
	"IPDISC",
	"IPFIX_AGE_CONTROL",
	"IPFIX_RAM_CONTROL",
	"IPG_HD_BKP_CNTL",
	"IPIC_SPARE_REG0",
	"IPIC_SPARE_REG1",
	"IPIC_SPARE_REG2",
	"IPIC_SPARE_REG3",
	"IPMCGROUPMEMDEBUG",
	"IPMCGROUPTBLMEMDEBUG",
	"IPMCIDXINCACONFIG",
	"IPMCIDXINCAEN",
	"IPMCIDXINCBCONFIG",
	"IPMCIDXINCBEN",
	"IPMCIDXINCCCONFIG",
	"IPMCIDXINCCEN",
	"IPMCIDXINCCONFIG",
	"IPMCINTFTBLMEMDEBUG",
	"IPMCREPLICATIONCFG",
	"IPMCREPLICATIONCFG0",
	"IPMCREPLICATIONCFG1",
	"IPMCREPLICATIONCOUNT",
	"IPMCREPLICATIONCOUNT0",
	"IPMCREPLICATIONCOUNT1",
	"IPMCREPOVERLMTPBM",
	"IPMCREP_SRCHFAIL_64",
	"IPMCVLANMEMDEBUG",
	"IPMC_ENTRY_V6",
	"IPMC_ENTRY_V4_AVAIL",
	"IPMC_ENTRY_V4_BLKCNT",
	"IPMC_ENTRY_V6_AVAIL",
	"IPMC_ENTRY_V6_BLKCNT",
	"IPMC_ENTRY_VLD",
	"IPMC_L2_MTU",
	"IPMC_L2_MTU_0",
	"IPMC_L2_MTU_1",
	"IPMC_L2_MTU_2",
	"IPMC_L2_MTU_3",
	"IPMC_L2_MTU_4",
	"IPMC_L2_MTU_5",
	"IPMC_L2_MTU_6",
	"IPMC_L2_MTU_7",
	"IPMC_L3_MTU",
	"IPMC_L3_MTU_0",
	"IPMC_L3_MTU_1",
	"IPMC_L3_MTU_2",
	"IPMC_L3_MTU_3",
	"IPMC_L3_MTU_4",
	"IPMC_L3_MTU_5",
	"IPMC_L3_MTU_6",
	"IPMC_L3_MTU_7",
	"IPMC_MTU_CONFIG",
	"IPMC_TRUNK_BLOCK_MASK",
	"IPMC_V4_MAPPING_0",
	"IPMC_V6_MAPPING_0",
	"IPV4IPMCIDXINCCONFIG",
	"IPV6IPMCIDXINCCONFIG",
	"IPV6_MIN_FRAG_SIZE",
	"IR64",
	"IR127",
	"IR255",
	"IR511",
	"IR1023",
	"IR1518",
	"IR2047",
	"IR4095",
	"IR8191",
	"IR9216",
	"IR16383",
	"IRAGE",
	"IRBCA",
	"IRBYT",
	"IRDISC",
	"IRDROP",
	"IRERBYT",
	"IRERPKT",
	"IRFCS",
	"IRFLR",
	"IRFRG",
	"IRHOL",
	"IRIBP",
	"IRJBR",
	"IRJUNK",
	"IRMAX",
	"IRMCA",
	"IRMEB",
	"IRMEG",
	"IROVR",
	"IRPKT",
	"IRPOK",
	"IRPSE",
	"IRSEL_TM_REG_1",
	"IRUC",
	"IRUND",
	"IRXCF",
	"IRXPF",
	"IRXPP",
	"IRXUO",
	"ISDISC",
	"ISMODBLK",
	"ISTAT_CAUSE",
	"ISW1_TM_REG_1",
	"ISW2_TM_REG_1",
	"IT64",
	"IT127",
	"IT255",
	"IT511",
	"IT1023",
	"IT1518",
	"IT2047",
	"IT4095",
	"IT8191",
	"IT9216",
	"IT16383",
	"ITABRT",
	"ITAGE",
	"ITBCA",
	"ITBYT",
	"ITERR",
	"ITFCS",
	"ITFRG",
	"ITHOL",
	"ITIBP",
	"ITIP",
	"ITIPD",
	"ITMAX",
	"ITMCA",
	"ITOVR",
	"ITPKT",
	"ITPOK",
	"ITPRG",
	"ITPSE",
	"ITR64",
	"ITR127",
	"ITR255",
	"ITR511",
	"ITR1023",
	"ITR1522",
	"ITRMAX",
	"ITUC",
	"ITUFL",
	"ITXPF",
	"ITXPP",
	"IUCAST",
	"IUMC_TRUNK_BLOCK_MASK",
	"IUNHGI",
	"IUNKHDR",
	"IUNKNOWN_MCAST_BLOCK_MASK",
	"IUNKNOWN_MCAST_BLOCK_MASK_64",
	"IUNKNOWN_MCAST_BLOCK_MASK_HI",
	"IUNKNOWN_OPCODE",
	"IUNKNOWN_OPCODE_HI",
	"IUNKNOWN_UCAST_BLOCK_MASK",
	"IUNKNOWN_UCAST_BLOCK_MASK_64",
	"IUNKNOWN_UCAST_BLOCK_MASK_HI",
	"IUNKOPC",
	"IUSER_TRUNK_HASH_SELECT",
	"IVLAN_CONTROL",
	"IVLAN_TM_REG_1",
	"IVTX_ENTRY_SRCH_AVAIL",
	"IVXLT_TM_REG_1",
	"IVXLT_TM_REG_2",
	"KNOWN_MCAST_BLOCK_MASK",
	"KNOWN_MCAST_BLOCK_MASK_64",
	"L2MC_DBGCTRL",
	"L2MC_PARITY_CONTROL",
	"L2MC_PARITY_STATUS",
	"L2_AGE_DEBUG",
	"L2_AGE_DEBUG_2",
	"L2_AGE_TIMER",
	"L2_AUX_HASH_CONTROL",
	"L2_ENTRY_ADDR_MASK",
	"L2_ENTRY_CONTROL",
	"L2_ENTRY_DBGCTRL0",
	"L2_ENTRY_DBGCTRL1",
	"L2_ENTRY_DBGCTRL_0",
	"L2_ENTRY_DBGCTRL_1",
	"L2_ENTRY_PARITY_CONTROL",
	"L2_ENTRY_PARITY_STATUS",
	"L2_ENTRY_PARITY_STATUS_0",
	"L2_ENTRY_PARITY_STATUS_1",
	"L2_HITDA_DBGCTRL",
	"L2_HITSA_DBGCTRL",
	"L2_HIT_CONTROL",
	"L2_HIT_DBGCTRL",
	"L2_IS",
	"L2_LEARN_CONTROL",
	"L2_MOD_FIFO_CNT",
	"L2_MOD_FIFO_DBGCTRL",
	"L2_MOD_FIFO_RD_PTR",
	"L2_MOD_FIFO_STATUS",
	"L2_MOD_FIFO_WR_PTR",
	"L2_PP_CT",
	"L2_PP_SAM",
	"L2_USER_ENTRY_CAM_BIST_CONFIG",
	"L2_USER_ENTRY_CAM_BIST_CONTROL",
	"L2_USER_ENTRY_CAM_BIST_DBGCTRL",
	"L2_USER_ENTRY_CAM_BIST_DBG_DATA",
	"L2_USER_ENTRY_CAM_BIST_ENABLE",
	"L2_USER_ENTRY_CAM_BIST_S10_STATUS",
	"L2_USER_ENTRY_CAM_BIST_S2_STATUS",
	"L2_USER_ENTRY_CAM_BIST_S3_STATUS",
	"L2_USER_ENTRY_CAM_BIST_S5_STATUS",
	"L2_USER_ENTRY_CAM_BIST_S6_STATUS",
	"L2_USER_ENTRY_CAM_BIST_S8_STATUS",
	"L2_USER_ENTRY_CAM_BIST_STATUS",
	"L2_USER_ENTRY_CAM_CONTROL",
	"L2_USER_ENTRY_CAM_DBGCTRL",
	"L2_USER_ENTRY_DATA_DBGCTRL",
	"L2_USER_ENTRY_DBGCTRL",
	"L2_USER_SAM",
	"L3MC_DBGCTRL",
	"L3MC_PARITY_CONTROL",
	"L3MC_PARITY_STATUS",
	"L3_AUX_HASH_CONTROL",
	"L3_DEFIP_128_CAM_BIST_CONFIG",
	"L3_DEFIP_128_CAM_BIST_CONTROL",
	"L3_DEFIP_128_CAM_BIST_DBG_DATA",
	"L3_DEFIP_128_CAM_BIST_STATUS",
	"L3_DEFIP_128_CAM_DBGCTRL",
	"L3_DEFIP_128_CAM_DBGCTRL0",
	"L3_DEFIP_128_CAM_ENABLE",
	"L3_DEFIP_128_DATA_DBGCTRL",
	"L3_DEFIP_CAM_BIST_CONFIG",
	"L3_DEFIP_CAM_BIST_CONTROL",
	"L3_DEFIP_CAM_BIST_DBGCTRL",
	"L3_DEFIP_CAM_BIST_DBG_DATA",
	"L3_DEFIP_CAM_BIST_S10_STATUS",
	"L3_DEFIP_CAM_BIST_S12_STATUS",
	"L3_DEFIP_CAM_BIST_S2_STATUS",
	"L3_DEFIP_CAM_BIST_S3_STATUS",
	"L3_DEFIP_CAM_BIST_S5_STATUS",
	"L3_DEFIP_CAM_BIST_S6_STATUS",
	"L3_DEFIP_CAM_BIST_S8_STATUS",
	"L3_DEFIP_CAM_BIST_STATUS",
	"L3_DEFIP_CAM_CONTROL0",
	"L3_DEFIP_CAM_CONTROL1",
	"L3_DEFIP_CAM_DBGCTRL0",
	"L3_DEFIP_CAM_DBGCTRL1",
	"L3_DEFIP_CAM_DBGCTRL2",
	"L3_DEFIP_CAM_DBGCTRL3",
	"L3_DEFIP_CAM_DEBUG_DATA_0",
	"L3_DEFIP_CAM_DEBUG_DATA_1",
	"L3_DEFIP_CAM_DEBUG_DATA_2",
	"L3_DEFIP_CAM_DEBUG_SEND",
	"L3_DEFIP_CAM_ENABLE",
	"L3_DEFIP_DATA_DBGCTRL",
	"L3_DEFIP_PARITY_CONTROL",
	"L3_DEFIP_PARITY_STATUS",
	"L3_DEFIP_RPF_CONTROL",
	"L3_ECMP_DBGCTRL",
	"L3_ENTRY_ADDR_MASK",
	"L3_ENTRY_CONTROL",
	"L3_ENTRY_DBGCTRL0",
	"L3_ENTRY_DBGCTRL1",
	"L3_ENTRY_PARITY_CONTROL",
	"L3_ENTRY_PARITY_STATUS",
	"L3_ENTRY_PARITY_STATUS_0",
	"L3_ENTRY_PARITY_STATUS_1",
	"L3_HIT_DEBUG",
	"L3_IIF_PARITY_CONTROL",
	"L3_IIF_PARITY_STATUS",
	"L3_IPMC_PARITY_CONTROL",
	"L3_IPMC_PARITY_STATUS",
	"L3_MTU_VALUES_PARITY_CONTROL",
	"L3_MTU_VALUES_PARITY_STATUS",
	"L3_TUNNEL_CAM_BIST_CONFIG",
	"L3_TUNNEL_CAM_BIST_DBG_DATA",
	"L3_TUNNEL_CAM_BIST_S10_STATUS",
	"L3_TUNNEL_CAM_BIST_S2_STATUS",
	"L3_TUNNEL_CAM_BIST_S3_STATUS",
	"L3_TUNNEL_CAM_BIST_S5_STATUS",
	"L3_TUNNEL_CAM_BIST_S6_STATUS",
	"L3_TUNNEL_CAM_BIST_S8_STATUS",
	"L3_TUNNEL_CAM_BIST_STATUS",
	"L3_TUNNEL_CAM_CONTROL",
	"L3_TUNNEL_CAM_DBGCTRL",
	"LCCCOUNT",
	"LINK_STATUS",
	"LINK_STATUS_64",
	"LLC_MATCH",
	"LOCAL_SW_DISABLE_CTRL",
	"LOCAL_SW_DISABLE_DEFAULT_PBM",
	"LOCAL_SW_DISABLE_DEFAULT_PBM_64",
	"LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR",
	"LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64",
	"LOWWATERMARKER",
	"LPM_DUP_MAPPING_0",
	"LPM_DUP_MAPPING_1",
	"LPM_END_OVRD",
	"LPM_ENTRY_DUP",
	"LPM_ENTRY_DUP_AVAIL",
	"LPM_ENTRY_DUP_BLKCNT",
	"LPM_ENTRY_SRCH_AVAIL",
	"LPM_ENTRY_SRCH_BLKCNT",
	"LPM_ENTRY_VLD",
	"LPM_SRCH_MAPPING_0",
	"LPM_SRCH_MAPPING_1",
	"LPM_START_OVRD",
	"LPM_TOTAL_OVRD",
	"LWMCOSCELLSETLIMIT",
	"MAC_0",
	"MAC_1",
	"MAC_BLOCK_TABLE",
	"MAC_CNTMAXSZ",
	"MAC_CORESPARE0",
	"MAC_CTRL",
	"MAC_LIMIT_CONFIG",
	"MAC_LIMIT_ENABLE",
	"MAC_LIMIT_RAM_DBGCTRL",
	"MAC_MODE",
	"MAC_RXCTRL",
	"MAC_RXLLFCMSGCNT",
	"MAC_RXLLFCMSGFLDS",
	"MAC_RXLSSCTRL",
	"MAC_RXLSSSTAT",
	"MAC_RXMACSA",
	"MAC_RXMAXSZ",
	"MAC_RXMUXCTRL",
	"MAC_RXSPARE0",
	"MAC_TXCTRL",
	"MAC_TXLLFCCTRL",
	"MAC_TXLLFCMSGFLDS",
	"MAC_TXMACSA",
	"MAC_TXMAXSZ",
	"MAC_TXMUXCTRL",
	"MAC_TXPPPCTRL",
	"MAC_TXPSETHR",
	"MAC_TXSPARE0",
	"MAC_TX_STATUS",
	"MAC_XGXS_CTRL",
	"MAC_XGXS_STAT",
	"MAXBUCKET",
	"MAXBUCKETCONFIG",
	"MAXBUCKETCONFIG1",
	"MAXBUCKETCONFIG_64",
	"MAXBUCKETMEMDEBUG",
	"MAXBWCOMMITMENT",
	"MAXFR",
	"MCAST_RATE_CONTROL",
	"MCAST_RATE_CONTROL_M0",
	"MCAST_RATE_CONTROL_M1",
	"MCAST_STORM_CONTROL",
	"MCU_CHN0_ARB_STATE_1",
	"MCU_CHN0_ARB_STATE_2",
	"MCU_CHN0_AREF",
	"MCU_CHN0_AREF_STATE",
	"MCU_CHN0_ATE_CTRL",
	"MCU_CHN0_ATE_STS1",
	"MCU_CHN0_ATE_STS2",
	"MCU_CHN0_BIST_CTRL",
	"MCU_CHN0_CMDQ_STATE",
	"MCU_CHN0_CONFIG",
	"MCU_CHN0_CONFIG_32",
	"MCU_CHN0_CPUREQ_STATE",
	"MCU_CHN0_CTL",
	"MCU_CHN0_CTL_STATE",
	"MCU_CHN0_CTS_STATE",
	"MCU_CHN0_DDR_REG1",
	"MCU_CHN0_DDR_REG2",
	"MCU_CHN0_DDR_REG3",
	"MCU_CHN0_DDR_STS1",
	"MCU_CHN0_DDR_STS2",
	"MCU_CHN0_DEBUG_CMDQ",
	"MCU_CHN0_DEBUG_CTRL",
	"MCU_CHN0_DEBUG_RTQ",
	"MCU_CHN0_DEBUG_WDQ",
	"MCU_CHN0_DELAY_CTL",
	"MCU_CHN0_EXT_MODEREG_FC",
	"MCU_CHN0_INIT_STATE",
	"MCU_CHN0_MEM_CMD",
	"MCU_CHN0_MODE",
	"MCU_CHN0_MODEREG_FC",
	"MCU_CHN0_MODEREG_RL",
	"MCU_CHN0_MRS_CTRL",
	"MCU_CHN0_PAD_CTL",
	"MCU_CHN0_RDRTNQ_STATE_1",
	"MCU_CHN0_RDRTNQ_STATE_2",
	"MCU_CHN0_RDRTNQ_STATE_3",
	"MCU_CHN0_RDRTNQ_STATE_4",
	"MCU_CHN0_REQ_CMD",
	"MCU_CHN0_REQ_DESCP",
	"MCU_CHN0_TIMING",
	"MCU_CHN0_TIMING_32",
	"MCU_CHN0_WRDATAQ_STATE_1",
	"MCU_CHN0_WRDATAQ_STATE_2",
	"MCU_CHN1_ARB_STATE_1",
	"MCU_CHN1_ARB_STATE_2",
	"MCU_CHN1_AREF",
	"MCU_CHN1_AREF_STATE",
	"MCU_CHN1_ATE_CTRL",
	"MCU_CHN1_ATE_STS1",
	"MCU_CHN1_ATE_STS2",
	"MCU_CHN1_BIST_CTRL",
	"MCU_CHN1_CMDQ_STATE",
	"MCU_CHN1_CONFIG",
	"MCU_CHN1_CONFIG_32",
	"MCU_CHN1_CPUREQ_STATE",
	"MCU_CHN1_CTL",
	"MCU_CHN1_CTL_STATE",
	"MCU_CHN1_CTS_STATE",
	"MCU_CHN1_DDR_REG1",
	"MCU_CHN1_DDR_REG2",
	"MCU_CHN1_DDR_REG3",
	"MCU_CHN1_DDR_STS1",
	"MCU_CHN1_DDR_STS2",
	"MCU_CHN1_DEBUG_CMDQ",
	"MCU_CHN1_DEBUG_CTRL",
	"MCU_CHN1_DEBUG_RTQ",
	"MCU_CHN1_DEBUG_WDQ",
	"MCU_CHN1_DELAY_CTL",
	"MCU_CHN1_EXT_MODEREG_FC",
	"MCU_CHN1_INIT_STATE",
	"MCU_CHN1_MEM_CMD",
	"MCU_CHN1_MODE",
	"MCU_CHN1_MODEREG_FC",
	"MCU_CHN1_MODEREG_RL",
	"MCU_CHN1_MRS_CTRL",
	"MCU_CHN1_PAD_CTL",
	"MCU_CHN1_RDRTNQ_STATE_1",
	"MCU_CHN1_RDRTNQ_STATE_2",
	"MCU_CHN1_RDRTNQ_STATE_3",
	"MCU_CHN1_RDRTNQ_STATE_4",
	"MCU_CHN1_REQ_CMD",
	"MCU_CHN1_REQ_DESCP",
	"MCU_CHN1_TIMING",
	"MCU_CHN1_TIMING_32",
	"MCU_CHN1_WRDATAQ_STATE_1",
	"MCU_CHN1_WRDATAQ_STATE_2",
	"MCU_CHN2_ARB_STATE_1",
	"MCU_CHN2_ARB_STATE_2",
	"MCU_CHN2_AREF_STATE",
	"MCU_CHN2_CMDQ_STATE",
	"MCU_CHN2_CONFIG",
	"MCU_CHN2_CPUREQ_STATE",
	"MCU_CHN2_CTL",
	"MCU_CHN2_CTL_STATE",
	"MCU_CHN2_CTS_STATE",
	"MCU_CHN2_DELAY_CTL",
	"MCU_CHN2_INIT_STATE",
	"MCU_CHN2_MEM_CMD",
	"MCU_CHN2_MODE",
	"MCU_CHN2_PAD_CTL",
	"MCU_CHN2_RDRTNQ_STATE_1",
	"MCU_CHN2_RDRTNQ_STATE_2",
	"MCU_CHN2_RDRTNQ_STATE_3",
	"MCU_CHN2_RDRTNQ_STATE_4",
	"MCU_CHN2_TIMING",
	"MCU_CHN2_WRDATAQ_STATE_1",
	"MCU_CHN2_WRDATAQ_STATE_2",
	"MCU_CHN3_ARB_STATE_1",
	"MCU_CHN3_ARB_STATE_2",
	"MCU_CHN3_AREF_STATE",
	"MCU_CHN3_CMDQ_STATE",
	"MCU_CHN3_CONFIG",
	"MCU_CHN3_CPUREQ_STATE",
	"MCU_CHN3_CTL",
	"MCU_CHN3_CTL_STATE",
	"MCU_CHN3_CTS_STATE",
	"MCU_CHN3_DELAY_CTL",
	"MCU_CHN3_INIT_STATE",
	"MCU_CHN3_MEM_CMD",
	"MCU_CHN3_MODE",
	"MCU_CHN3_PAD_CTL",
	"MCU_CHN3_RDRTNQ_STATE_1",
	"MCU_CHN3_RDRTNQ_STATE_2",
	"MCU_CHN3_RDRTNQ_STATE_3",
	"MCU_CHN3_RDRTNQ_STATE_4",
	"MCU_CHN3_TIMING",
	"MCU_CHN3_WRDATAQ_STATE_1",
	"MCU_CHN3_WRDATAQ_STATE_2",
	"MCU_DLL_CONTROL",
	"MCU_DLL_STATUS",
	"MCU_IS",
	"MCU_MAIN_CONFIG",
	"MCU_MAIN_CONTROL",
	"MCU_MAIN_STATUS",
	"MCU_PLL_CONTROL",
	"MCU_PLL_STATUS",
	"MC_CONTROL_1",
	"MC_CONTROL_2",
	"MC_CONTROL_3",
	"MC_CONTROL_4",
	"MC_CONTROL_5",
	"MC_TRUNK_BLOCK_MASK",
	"MEM0DLY",
	"MEM1DLY",
	"MEM1_IPMCGRP_TBL_PARITYERRORPTR",
	"MEM1_IPMCGRP_TBL_PARITYERROR_STATUS",
	"MEM1_IPMCVLAN_TBL_PARITYERRORPTR",
	"MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS",
	"MEMCONFIG",
	"MEMFAILINTMASK",
	"MEMFAILINTSTATUS",
	"MEMFAILMSGBITMAP",
	"MEMFAILMSGCOUNT",
	"MEMORYERRORCNT",
	"MEMORYERRORCNTCH",
	"MEMORYPTRERRORCNTCH",
	"MEM_FAIL_INT_CTR",
	"MEM_FAIL_INT_EN",
	"MEM_FAIL_INT_STAT",
	"METER_ATTRIBUTES",
	"METER_CTL",
	"METER_DEF0_0",
	"METER_DEF0_1",
	"METER_DEF1_0",
	"METER_DEF1_1",
	"METER_DEF2_0",
	"METER_DEF2_1",
	"METER_DEF3_0",
	"METER_DEF3_1",
	"METER_DEF4_0",
	"METER_DEF4_1",
	"METER_DEF5_0",
	"METER_DEF5_1",
	"METER_DEF6_0",
	"METER_DEF6_1",
	"METER_DEF7_0",
	"METER_DEF7_1",
	"MIBPSTAT",
	"MINBUCKET",
	"MINBUCKETCONFIG",
	"MINBUCKETCONFIG1",
	"MINBUCKETCONFIG_64",
	"MINBUCKETMEMDEBUG",
	"MINBWGUARANTEE",
	"MINSPCONFIG",
	"MIRROR",
	"MIRROR_CONTROL",
	"MIRROR_DEST_BITMAP",
	"MISCCONFIG",
	"MISCCONFIG2",
	"MISCCONFIG_2",
	"MMU0_FUSE_DEBUG",
	"MMU1_FUSE_DEBUG",
	"MMUECCOVERRIDE",
	"MMUFLUSHCONTROL",
	"MMUMBISTEN",
	"MMUMBISTSTATUS",
	"MMUPORTENABLE",
	"MMUPORTENABLEMOD0",
	"MMUPORTENABLEMOD1",
	"MMUPORTENABLE_HI",
	"MMUPORTSTOREENABLE",
	"MMUPORTSTOREENABLEMOD0",
	"MMUPORTSTOREENABLEMOD1",
	"MMUPORTTXENABLE",
	"MMUPORTTXENABLE_HI",
	"MMU_CELLCNTCOS",
	"MMU_CELLCNTING",
	"MMU_CELLCNTTOTAL",
	"MMU_CELLLMTCOS",
	"MMU_CELLLMTCOS_LOWER",
	"MMU_CELLLMTCOS_UPPER",
	"MMU_CELLLMTING",
	"MMU_CELLLMTTOTAL",
	"MMU_CELLLMTTOTAL_LOWER",
	"MMU_CELLLMTTOTAL_UPPER",
	"MMU_CFG",
	"MMU_EGR_CTRL",
	"MMU_EGR_PARAD",
	"MMU_EGS_PRIMOD",
	"MMU_EGS_WGTCOS",
	"MMU_ERRSTAT",
	"MMU_ERR_VECTOR",
	"MMU_ING_PARAD",
	"MMU_INTCLR",
	"MMU_INTCNTL",
	"MMU_INTCTRL",
	"MMU_INTSTAT",
	"MMU_LLA_PARAD",
	"MMU_LLFC_RX_CONFIG",
	"MMU_LLFC_TX_CONFIG_1",
	"MMU_LLFC_TX_CONFIG_2",
	"MMU_MEMFAILSTATUS",
	"MMU_PARITYERROR",
	"MMU_PARITYERROR_CCP",
	"MMU_PARITYERROR_CFAP",
	"MMU_PARITYERROR_XQ0",
	"MMU_PARITYERROR_XQ1",
	"MMU_PARITYERROR_XQ2",
	"MMU_PKTCNTCOS",
	"MMU_PKTCNTING",
	"MMU_PKTLMTCOS",
	"MMU_PKTLMTCOS_LOWER",
	"MMU_PKTLMTCOS_UPPER",
	"MMU_PKTLMTING",
	"MMU_PP_DBE_CNT",
	"MMU_PP_DBE_LOG",
	"MMU_PP_ECC_CNTL",
	"MMU_PP_ECC_CTRL",
	"MMU_PP_SBE_CNT",
	"MMU_PP_SBE_LOG",
	"MMU_SPARE_REG0",
	"MMU_SPARE_REG1",
	"MMU_SPARE_REG2",
	"MMU_SPARE_REG3",
	"MMU_SPARE_REG4",
	"MMU_STATUS",
	"MMU_TO_XPORT_BKP",
	"MMU_UPK_ERRLOG",
	"MMU_XQ_EGRMAXTIME",
	"MMU_XQ_PARAD",
	"MODMAP_CTRL",
	"MODPORT_15_8",
	"MODPORT_23_16",
	"MODPORT_31_24",
	"MODPORT_7_0",
	"MODPORT_MAP",
	"MODPORT_MAP_EM_PARITY_CONTROL",
	"MODPORT_MAP_EM_PARITY_STATUS",
	"MODPORT_MAP_IM_PARITY_CONTROL",
	"MODPORT_MAP_IM_PARITY_STATUS",
	"MODPORT_MAP_SEL",
	"MODPORT_MAP_SW_PARITY_CONTROL",
	"MODPORT_MAP_SW_PARITY_STATUS",
	"MOD_FIFO_CNT",
	"MOTP_CHECKSUM_STATUS",
	"MPLS_ENTRY_DBGCTRL",
	"MPLS_ENTRY_HASH_CONTROL",
	"MPLS_ENTRY_PARITY_CONTROL",
	"MPLS_ENTRY_PARITY_STATUS",
	"MPLS_MEMORY_DBGCTRL",
	"MPLS_STATION_CAM_BIST_CONFIG",
	"MPLS_STATION_CAM_BIST_CONTROL",
	"MPLS_STATION_CAM_BIST_DBG_DATA",
	"MPLS_STATION_CAM_BIST_STATUS",
	"MPLS_STATION_CAM_DBGCTRL",
	"MRCUSE0",
	"MRCUSE1",
	"MRPCOS",
	"MSYS_FUSE_BITS",
	"MTC0COS",
	"MTC1COS",
	"MTCCOS",
	"MTCREQ",
	"MTPCNGD",
	"MTPCNGDR",
	"MTPCNGDY",
	"MTPCOS",
	"MTPCOSD",
	"MTPHOLD",
	"MTRI_CONFIG",
	"MTRI_IFG",
	"MTRO_CONFIG",
	"MULTICAST_FREEPTR_STATUS",
	"MVL_IS",
	"MWRQSIZE",
	"NONUCAST_TRUNK_BLOCK_MASK",
	"OP_BUFFER_LIMIT_RED",
	"OP_BUFFER_LIMIT_RED_CELL",
	"OP_BUFFER_LIMIT_RED_PACKET",
	"OP_BUFFER_LIMIT_RESUME_RED",
	"OP_BUFFER_LIMIT_RESUME_RED_CELL",
	"OP_BUFFER_LIMIT_RESUME_RED_PACKET",
	"OP_BUFFER_LIMIT_RESUME_YELLOW",
	"OP_BUFFER_LIMIT_RESUME_YELLOW_CELL",
	"OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET",
	"OP_BUFFER_LIMIT_YELLOW",
	"OP_BUFFER_LIMIT_YELLOW_CELL",
	"OP_BUFFER_LIMIT_YELLOW_PACKET",
	"OP_BUFFER_SHARED_COUNT",
	"OP_BUFFER_SHARED_COUNT_CELL",
	"OP_BUFFER_SHARED_COUNT_PACKET",
	"OP_BUFFER_SHARED_LIMIT",
	"OP_BUFFER_SHARED_LIMIT_CELL",
	"OP_BUFFER_SHARED_LIMIT_PACKET",
	"OP_BUFFER_SHARED_LIMIT_RESUME",
	"OP_BUFFER_SHARED_LIMIT_RESUME_CELL",
	"OP_BUFFER_SHARED_LIMIT_RESUME_PACKET",
	"OP_BUFFER_TOTAL_COUNT",
	"OP_BUFFER_TOTAL_COUNT_CELL",
	"OP_BUFFER_TOTAL_COUNT_PACKET",
	"OP_PORT_CONFIG",
	"OP_PORT_CONFIG_CELL",
	"OP_PORT_CONFIG_PACKET",
	"OP_PORT_DROP_STATE_BMP",
	"OP_PORT_DROP_STATE_CELL_BMP0",
	"OP_PORT_DROP_STATE_CELL_BMP1",
	"OP_PORT_DROP_STATE_PACKET_BMP0",
	"OP_PORT_DROP_STATE_PACKET_BMP1",
	"OP_PORT_LIMIT_RED",
	"OP_PORT_LIMIT_RED_CELL",
	"OP_PORT_LIMIT_RED_PACKET",
	"OP_PORT_LIMIT_YELLOW",
	"OP_PORT_LIMIT_YELLOW_CELL",
	"OP_PORT_LIMIT_YELLOW_PACKET",
	"OP_PORT_SHARED_COUNT",
	"OP_PORT_SHARED_COUNT_CELL",
	"OP_PORT_SHARED_COUNT_PACKET",
	"OP_PORT_TOTAL_COUNT",
	"OP_PORT_TOTAL_COUNT_CELL",
	"OP_PORT_TOTAL_COUNT_PACKET",
	"OP_QUEUE_CONFIG",
	"OP_QUEUE_CONFIG1_CELL",
	"OP_QUEUE_CONFIG1_PACKET",
	"OP_QUEUE_CONFIG_CELL",
	"OP_QUEUE_CONFIG_PACKET",
	"OP_QUEUE_LIMIT_RED",
	"OP_QUEUE_LIMIT_RED_CELL",
	"OP_QUEUE_LIMIT_RED_PACKET",
	"OP_QUEUE_LIMIT_YELLOW",
	"OP_QUEUE_LIMIT_YELLOW_CELL",
	"OP_QUEUE_LIMIT_YELLOW_PACKET",
	"OP_QUEUE_MIN_COUNT",
	"OP_QUEUE_MIN_COUNT_CELL",
	"OP_QUEUE_MIN_COUNT_PACKET",
	"OP_QUEUE_RESET_OFFSET",
	"OP_QUEUE_RESET_OFFSET_CELL",
	"OP_QUEUE_RESET_OFFSET_PACKET",
	"OP_QUEUE_RESET_VALUE",
	"OP_QUEUE_RESET_VALUE_CELL",
	"OP_QUEUE_RESET_VALUE_PACKET",
	"OP_QUEUE_SHARED_COUNT",
	"OP_QUEUE_SHARED_COUNT_CELL",
	"OP_QUEUE_SHARED_COUNT_PACKET",
	"OP_QUEUE_TOTAL_COUNT",
	"OP_QUEUE_TOTAL_COUNT_CELL",
	"OP_QUEUE_TOTAL_COUNT_PACKET",
	"OP_THR_CONFIG",
	"OTPC_CNTRL",
	"OTPC_CPUADDR_REG",
	"OTPC_CPU_DATA",
	"OTPC_CPU_STATUS",
	"OTPC_CPU_WRITE_REG",
	"OTPC_MODE_REG",
	"OTPC_SOFT_RESET_CNTRL",
	"OUTPUT_PORT_RX_ENABLE",
	"OUTPUT_PORT_RX_ENABLE_64",
	"PARITY_ERR_ADDR",
	"PARS_RAM_DBGCTRL",
	"PAR_ADR_EGR_VLAN_XLATE",
	"PAR_ADR_IGR_VLAN_XLATE",
	"PAR_ADR_IPMC_GROUP_V4",
	"PAR_ADR_IPMC_GROUP_V6",
	"PAR_ADR_L2_ENTRY",
	"PAR_ADR_L2_ENTRY_EXT",
	"PAR_ADR_L3_DEFIP_ALG",
	"PAR_ADR_L3_DEFIP_ALG_EXT",
	"PAR_ADR_L3_ENTRY_V4",
	"PAR_ADR_L3_ENTRY_V6",
	"PAR_ADR_L3_INTF_TABLE",
	"PAR_ADR_L3_LPM_HITBIT",
	"PAR_ADR_NEXT_HOP_EXT",
	"PAR_ADR_NEXT_HOP_INT",
	"PAR_ADR_VRF_VFI_INTF",
	"PAR_ERR_MASK_BSE",
	"PAR_ERR_MASK_CSE",
	"PAR_ERR_MASK_HSE",
	"PAR_ERR_STATUS_BSE",
	"PAR_ERR_STATUS_CSE",
	"PAR_ERR_STATUS_HSE",
	"PAUSE_CONTROL",
	"PAUSE_QUANT",
	"PBM_ZERO",
	"PERR_PTR_CTR",
	"PERR_PTR_EXP",
	"PERR_STAT",
	"PER_PORT_AGE_CONTROL",
	"PER_PORT_REPL_CONTROL",
	"PFAPCONFIG",
	"PFAPDEBUGSCR0",
	"PFAPDEBUGSCR1",
	"PFAPDEBUGSCR2",
	"PFAPFULLTHRESHOLD",
	"PFAPMEMDEBUG",
	"PFAPPARITYERRORPTR",
	"PFAPREADPOINTER",
	"PG_COUNT",
	"PG_COUNT_CELL",
	"PG_COUNT_PACKET",
	"PG_GBL_HDRM_COUNT",
	"PG_HDRM_COUNT",
	"PG_HDRM_COUNT_CELL",
	"PG_HDRM_COUNT_PACKET",
	"PG_HDRM_LIMIT",
	"PG_HDRM_LIMIT_CELL",
	"PG_HDRM_LIMIT_PACKET",
	"PG_MIN",
	"PG_MIN_CELL",
	"PG_MIN_COUNT",
	"PG_MIN_COUNT_CELL",
	"PG_MIN_COUNT_PACKET",
	"PG_MIN_PACKET",
	"PG_PORT_MIN_COUNT",
	"PG_PORT_MIN_COUNT_CELL",
	"PG_PORT_MIN_COUNT_PACKET",
	"PG_RESET_FLOOR",
	"PG_RESET_FLOOR_CELL",
	"PG_RESET_OFFSET",
	"PG_RESET_OFFSET_CELL",
	"PG_RESET_OFFSET_PACKET",
	"PG_RESET_SEL",
	"PG_RESET_VALUE",
	"PG_RESET_VALUE_CELL",
	"PG_RESET_VALUE_PACKET",
	"PG_SHARED_COUNT",
	"PG_SHARED_COUNT_CELL",
	"PG_SHARED_COUNT_PACKET",
	"PG_THRESH_SEL",
	"PKTAGETIMER",
	"PKTAGINGLIMIT",
	"PKTAGINGLIMIT0",
	"PKTAGINGLIMIT1",
	"PKTAGINGTIMER",
	"PKTBUF_ESM_DROPCNT",
	"PKTBUF_ESM_OFFSET",
	"PKTLENGTHMEMDEBUG",
	"PKTLINKMEMDEBUG",
	"PKTMAXBUCKET",
	"PKTMAXBUCKETCONFIG",
	"PKTPORTMAXBUCKET",
	"PKTPORTMAXBUCKETCONFIG",
	"PKTSIZEADJUST",
	"PKTSIZECORRECTION",
	"PKTS_RECEIVED_LSB",
	"PKTS_RECEIVED_MSB",
	"PKTS_TRANSMITTED_LSB",
	"PKTS_TRANSMITTED_MSB",
	"PKT_DROP_ENABLE",
	"POL_START_OVRD",
	"PORTARBITER_THRESHOLD",
	"PORTCONFIG",
	"PORTSPEEDMOD0_P0_23",
	"PORTSPEEDMOD0_P24_28",
	"PORTSPEEDMOD1_P0_23",
	"PORT_BRIDGE_BMAP",
	"PORT_BRIDGE_BMAP_64",
	"PORT_BRIDGE_BMAP_HI",
	"PORT_BRIDGE_MIRROR_BMAP",
	"PORT_COUNT",
	"PORT_COUNT_CELL",
	"PORT_COUNT_PACKET",
	"PORT_FC_STATUS",
	"PORT_MAX_PKT_SIZE",
	"PORT_MIN",
	"PORT_MIN_CELL",
	"PORT_MIN_COUNT",
	"PORT_MIN_COUNT_CELL",
	"PORT_MIN_COUNT_PACKET",
	"PORT_MIN_PACKET",
	"PORT_PAUSE_ENABLE_64",
	"PORT_PRI_GRP",
	"PORT_PRI_GRP0",
	"PORT_PRI_GRP1",
	"PORT_PRI_XON_ENABLE",
	"PORT_QM_MIN",
	"PORT_QM_MIN_CELL",
	"PORT_QM_MIN_COUNT",
	"PORT_QM_MIN_COUNT_CELL",
	"PORT_QM_MIN_COUNT_PACKET",
	"PORT_QM_MIN_PACKET",
	"PORT_QM_SHARED_COUNT",
	"PORT_QM_SHARED_COUNT_CELL",
	"PORT_QM_SHARED_COUNT_PACKET",
	"PORT_SCHEDULING_SPEED",
	"PORT_SC_MIN",
	"PORT_SC_MIN_CELL",
	"PORT_SC_MIN_COUNT",
	"PORT_SC_MIN_COUNT_CELL",
	"PORT_SC_MIN_COUNT_PACKET",
	"PORT_SC_MIN_PACKET",
	"PORT_SC_SHARED_COUNT",
	"PORT_SC_SHARED_COUNT_CELL",
	"PORT_SC_SHARED_COUNT_PACKET",
	"PORT_SHARED_COUNT",
	"PORT_SHARED_COUNT_CELL",
	"PORT_SHARED_COUNT_PACKET",
	"PORT_SHARED_LIMIT",
	"PORT_SHARED_LIMIT_CELL",
	"PORT_SHARED_LIMIT_PACKET",
	"PORT_WREDAVGQSIZE_CELL",
	"PORT_WREDAVGQSIZE_PACKET",
	"PORT_WREDCONFIG_CELL",
	"PORT_WREDCONFIG_PACKET",
	"PORT_WREDPARAM_CELL",
	"PORT_WREDPARAM_NONTCP_CELL",
	"PORT_WREDPARAM_NONTCP_PACKET",
	"PORT_WREDPARAM_PACKET",
	"PORT_WREDPARAM_RED_CELL",
	"PORT_WREDPARAM_RED_PACKET",
	"PORT_WREDPARAM_YELLOW_CELL",
	"PORT_WREDPARAM_YELLOW_PACKET",
	"PPFC_EN",
	"PPFC_TX_PKT_XOFF_TIMER_0_1_VAL",
	"PPFC_TX_PKT_XOFF_TIMER_2_3_VAL",
	"PPFC_TX_PKT_XOFF_TIMER_4_5_VAL",
	"PPFC_TX_PKT_XOFF_TIMER_6_7_VAL",
	"PPPEMPTY",
	"PPPEMPTYSTATUS",
	"PPPEMPTYSTATUS_HI",
	"PPPFULL",
	"PPP_CTRL",
	"PPP_REFRESH_CTRL",
	"PRI2COS",
	"PRI2COS_2",
	"PRIO2COS",
	"PRIO2COS_CBFC",
	"PRIO2COS_LLFC",
	"PRIORITY_CONTROL",
	"PROTOCOLERRORS",
	"PROTOCOL_PKT_CONTROL",
	"PROT_DEBUG",
	"PRTABLE_DEFAULT",
	"PRTABLE_ENTRY",
	"PTRCTRLCONFIG",
	"PTR_FIFO_PARITY_CG0_CH0",
	"PTR_FIFO_PARITY_CG0_CH1",
	"PTR_FIFO_PARITY_CG1_CH0",
	"PTR_FIFO_PARITY_CG1_CH1",
	"PTR_FIFO_PARITY_CH0",
	"PTR_FIFO_PARITY_CH1",
	"PT_DEBUG",
	"PURGE_PKT_CNT",
	"QDR36_CONFIG_REG1_IS",
	"QDR36_CONFIG_REG2_IS",
	"QDR36_CONFIG_REG3_IS",
	"QDR36_STATUS_REG1_IS",
	"QDR36_STATUS_REG2_IS",
	"QE_INTEROP_CONFIG",
	"QGPORT_CONFIG",
	"QGPORT_MAC_XGXS_CTRL",
	"QGPORT_MAC_XGXS_STAT_GS0",
	"QGPORT_MAC_XGXS_STAT_GS1",
	"QGPORT_MAC_XGXS_STAT_GS2",
	"QGPORT_MAC_XGXS_STAT_GS3",
	"RALN",
	"RBCA",
	"RBYT",
	"RCDE",
	"RDBGC0",
	"RDBGC1",
	"RDBGC2",
	"RDBGC3",
	"RDBGC4",
	"RDBGC5",
	"RDBGC6",
	"RDBGC7",
	"RDBGC8",
	"RDBGC0_SELECT",
	"RDBGC1_SELECT",
	"RDBGC2_SELECT",
	"RDBGC3_SELECT",
	"RDBGC4_SELECT",
	"RDBGC5_SELECT",
	"RDBGC6_SELECT",
	"RDBGC7_SELECT",
	"RDBGC8_SELECT",
	"RDBGC_SELECT_2",
	"RDISC",
	"RDROP",
	"RED_CNG_DROP_CNT",
	"REMOTE_CPU_DA_LS",
	"REMOTE_CPU_DA_MS",
	"REMOTE_CPU_LENGTH_TYPE",
	"REROUTING",
	"RESETLIMITS",
	"RESURRECT",
	"RESURRECTMOD0",
	"RESURRECTMOD1",
	"REVCD",
	"RFCR",
	"RFCS",
	"RFILDR",
	"RFLR",
	"RFRG",
	"RHTLSD",
	"RILNR",
	"RILRT",
	"RIMDR",
	"RIPC",
	"RIPC4",
	"RIPC6",
	"RIPCHK",
	"RIPD",
	"RIPD4",
	"RIPD6",
	"RIPHE",
	"RIPHE4",
	"RIPHE6",
	"RJBR",
	"RMCA",
	"RMCAST",
	"RM_START_OVRD",
	"ROVR",
	"RPDISC",
	"RPKT",
	"RPORTD",
	"RRBYT",
	"RRPKT",
	"RSEL1_RAM_CONTROL",
	"RSEL1_RAM_DBGCTRL",
	"RSEL2_RAM_CONTROL",
	"RSEL2_RAM_DBGCTRL",
	"RSV_MASK",
	"RSV_READ",
	"RTAG7_HASH_CONTROL",
	"RTAG7_HASH_ECMP",
	"RTAG7_HASH_FIELD_BMAP_1",
	"RTAG7_HASH_FIELD_BMAP_2",
	"RTAG7_HASH_FIELD_BMAP_3",
	"RTAG7_HASH_FIELD_BMAP_4",
	"RTAG7_HASH_FIELD_BMAP_5",
	"RTAG7_HASH_HG_TRUNK",
	"RTAG7_HASH_HG_TRUNK_FAILOVER",
	"RTAG7_HASH_LBID",
	"RTAG7_HASH_PLFS",
	"RTAG7_HASH_SEED_A",
	"RTAG7_HASH_SEED_B",
	"RTAG7_HASH_TRUNK",
	"RUC",
	"RUCAST",
	"RUND",
	"RXCF",
	"RXE2EIBPBKPSTATUS",
	"RXFIFO_STAT",
	"RXPF",
	"RXUO",
	"S1V_CONFIG",
	"S1V_COSMASK",
	"S1V_COSWEIGHTS",
	"S1V_MINSPCONFIG",
	"S1V_WDRRCOUNT",
	"SAFC_PRI2COS_MAPPING_1",
	"SAFC_PRI2COS_MAPPING_2",
	"SAFC_RX_CONFIG_XPORT0",
	"SAFC_RX_CONFIG_XPORT1",
	"SAFC_RX_CONFIG_XPORT2",
	"SAFC_RX_CONFIG_XPORT3",
	"SBS_CONTROL",
	"SCHEDULERCONFIGMOD0_P24",
	"SCHEDULERCONFIGMOD0_P25",
	"SCHEDULERCONFIGMOD0_P26",
	"SCHEDULERCONFIGMOD0_P27",
	"SCHEDULERCONFIGMOD0_P28",
	"SCHEDULERCONFIGMOD0_P0_7",
	"SCHEDULERCONFIGMOD0_P16_23",
	"SCHEDULERCONFIGMOD0_P8_15",
	"SCHEDULERCONFIGMOD1_P24",
	"SCHEDULERCONFIGMOD1_P0_7",
	"SCHEDULERCONFIGMOD1_P16_23",
	"SCHEDULERCONFIGMOD1_P8_15",
	"SCHEDULERCONTROL",
	"SC_BYTE_METER_CONFIG",
	"SDRAMCONTROL",
	"SDRAMCONTROL2",
	"SEER_CONFIG",
	"SEER_HG_L2_LOOKUP_CONFIG",
	"SFAPPOOLSIZE",
	"SFAPREADPOINTER",
	"SFD_OFFSET",
	"SFLOW_EGR_RAND_SEED",
	"SFLOW_EGR_THRESHOLD",
	"SFLOW_ING_RAND_SEED",
	"SFLOW_ING_THRESHOLD",
	"SHAPERMAXBWCOS",
	"SHAPERMAXBWPORT",
	"SIMPLEREDCONFIG",
	"SMALLINGBUFFERTHRES",
	"SMII_DLL_CONTROL",
	"SOFTRESETPBM",
	"SOFTRESETPBM_HI",
	"SOURCE_VP_PARITY_CONTROL",
	"SOURCE_VP_PARITY_STATUS",
	"SPORT_CTL_REG",
	"SRCMOD2IBP",
	"SRC_MODID_BLOCK_PARITY_CONTROL",
	"SRC_MODID_BLOCK_PARITY_STATUS",
	"SRC_TRUNK_PARITY_CONTROL",
	"SRC_TRUNK_PARITY_STATUS",
	"START_BY_START_ERROR_64",
	"START_BY_START_ERR_STAT",
	"STATUS_BSE",
	"STATUS_CSE",
	"STATUS_HSE",
	"STAT_CAUSE",
	"STORM_CONTROL_METER_CONFIG",
	"STORM_CONTROL_METER_MAPPING",
	"SUBNET_VLAN_CAM_BIST_ENABLE",
	"SUBNET_VLAN_CAM_BIST_S10_STATUS",
	"SUBNET_VLAN_CAM_BIST_S2_STATUS",
	"SUBNET_VLAN_CAM_BIST_S3_STATUS",
	"SUBNET_VLAN_CAM_BIST_S5_STATUS",
	"SUBNET_VLAN_CAM_BIST_S6_STATUS",
	"SUBNET_VLAN_CAM_BIST_S8_STATUS",
	"SUBNET_VLAN_CAM_BIST_STATUS",
	"SUBNET_VLAN_SAM",
	"SUM_LWMS",
	"SW1_RAM_DBGCTRL",
	"SW2_FP_DST_ACTION_CONTROL",
	"SW2_HW_CONTROL",
	"SW2_RAM_CONTROL_1",
	"SW2_RAM_CONTROL_2",
	"SW2_RAM_CONTROL_3",
	"SW2_RAM_CONTROL_4",
	"SW_SRCH_ADDR",
	"SW_SRCH_DATA0",
	"SW_SRCH_DATA1",
	"SW_SRCH_DATA2",
	"SW_SRCH_DATA3",
	"SYS_CONTROL",
	"SYS_MAC_ACTION",
	"SYS_MAC_COUNT",
	"SYS_MAC_LIMIT",
	"SYS_MAC_LIMIT_CONTROL",
	"TABRT",
	"TAGE",
	"TAG_0",
	"TAG_1",
	"TBCA",
	"TBYT",
	"TCAM_TYPE1_IP_0",
	"TCAM_TYPE1_IP_1",
	"TCAM_TYPE1_IP_2",
	"TCAM_TYPE2_T144_CONFIG",
	"TCAM_TYPE2_T72_CONFIG",
	"TCAM_TYPE2_UD_CONFIG",
	"TCE",
	"TCFIDR",
	"TDBGC0",
	"TDBGC1",
	"TDBGC2",
	"TDBGC3",
	"TDBGC4",
	"TDBGC5",
	"TDBGC6",
	"TDBGC7",
	"TDBGC8",
	"TDBGC9",
	"TDBGC10",
	"TDBGC11",
	"TDBGC12",
	"TDBGC13",
	"TDBGC14",
	"TDBGC0_SELECT",
	"TDBGC10_SELECT",
	"TDBGC11_SELECT",
	"TDBGC1_SELECT",
	"TDBGC2_SELECT",
	"TDBGC3_SELECT",
	"TDBGC4_SELECT",
	"TDBGC5_SELECT",
	"TDBGC6_SELECT",
	"TDBGC7_SELECT",
	"TDBGC8_SELECT",
	"TDBGC9_SELECT",
	"TDBGC_SELECT",
	"TDFR",
	"TDM_EN",
	"TEDF",
	"TEST2",
	"TFCS",
	"TFRG",
	"THDI_BYPASS",
	"THDO_BYPASS",
	"THRESHOLD_CONTROL",
	"TIMDR",
	"TIMTLD",
	"TIP",
	"TIPAGE",
	"TIPD",
	"TIPX",
	"TJBR",
	"TLCL",
	"TMCA",
	"TMCL",
	"TNCL",
	"TNL_PROT_CHK",
	"TNL_PROT_VAL",
	"TOQEMPTY",
	"TOQEMPTY_64",
	"TOQEMPTY_CPU_PORT_0",
	"TOQEMPTY_CPU_PORT_1",
	"TOQ_ACTIVATEQ",
	"TOQ_ACTIVATEQ_64",
	"TOQ_ACTIVATEQ_CPU_PORT_0",
	"TOQ_ACTIVATEQ_CPU_PORT_1",
	"TOQ_CELLHDRERRPTR",
	"TOQ_CELLLINKERRPTR",
	"TOQ_CONFIG",
	"TOQ_DIS_IPMC_REPLICATION",
	"TOQ_DIS_IPMC_REPLICATION_64",
	"TOQ_ENQIPMCGRPERRPTR0",
	"TOQ_ENQIPMCGRPERRPTR1",
	"TOQ_ERRINTR",
	"TOQ_ERRINTR1",
	"TOQ_ERRINTR0_64",
	"TOQ_FAST_FLUSH",
	"TOQ_IPMCERRINTR",
	"TOQ_IPMCGRPERRPTR0",
	"TOQ_IPMCGRPERRPTR1",
	"TOQ_IPMCVLANERRPTR",
	"TOQ_IPMC_FAST_FLUSH_64",
	"TOQ_IPMC_REPLICATION_STAT",
	"TOQ_IPMC_REPLICATION_STAT_64",
	"TOQ_PKTHDR1ERRPTR",
	"TOQ_PKTLINKERRINTR",
	"TOQ_PKTLINKERRPTR",
	"TOQ_QUEUESTAT",
	"TOQ_QUEUESTAT_64",
	"TOQ_QUEUESTAT_CPU_PORT_0",
	"TOQ_QUEUESTAT_CPU_PORT_1",
	"TOQ_SPARE",
	"TOTALDYNCELLLIMIT",
	"TOTALDYNCELLRESETLIMIT",
	"TOTALDYNCELLSETLIMIT",
	"TOTALDYNCELLUSED",
	"TOTAL_BUFFER_COUNT",
	"TOTAL_BUFFER_COUNT_CELL",
	"TOTAL_BUFFER_COUNT_PACKET",
	"TOTAL_SHARED_COUNT",
	"TOTAL_SHARED_COUNT_CELL",
	"TOTAL_SHARED_COUNT_PACKET",
	"TOTAL_SHARED_LIMIT",
	"TOTAL_SHARED_LIMIT_CELL",
	"TOTAL_SHARED_LIMIT_PACKET",
	"TOVR",
	"TPCE",
	"TPKT",
	"TR64",
	"TR127",
	"TR255",
	"TR511",
	"TR1023",
	"TR1518",
	"TR2047",
	"TR4095",
	"TR9216",
	"TRMAX",
	"TRMGV",
	"TSCL",
	"TSPDR",
	"TUNNEL_CAM_BIST_ENABLE",
	"TUNNEL_CAM_BIST_S2_STATUS",
	"TUNNEL_CAM_BIST_S3_STATUS",
	"TUNNEL_CAM_BIST_S5_STATUS",
	"TUNNEL_CAM_BIST_S6_STATUS",
	"TUNNEL_CAM_BIST_S8_STATUS",
	"TUNNEL_CAM_BIST_STATUS",
	"TUNNEL_SAM",
	"TVLAN",
	"TXCF",
	"TXCL",
	"TXFIFO_STAT",
	"TXLLFCMSGCNT",
	"TXPF",
	"TX_CNT_CONFIG",
	"TX_IPG_LENGTH",
	"TX_PKT_CNT",
	"UDF_CONFIG",
	"UDF_ETHERTYPE_MATCH",
	"UDF_IPPROTO_MATCH",
	"UL_BIST_REG0",
	"UL_BIST_REG1",
	"UL_BIST_REG2",
	"UL_BIST_REG3",
	"UNKNOWN_HGI_BITMAP",
	"UNKNOWN_MCAST_BLOCK_MASK",
	"UNKNOWN_MCAST_BLOCK_MASK_64",
	"UNKNOWN_MCAST_BLOCK_MASK_HI",
	"UNKNOWN_UCAST_BLOCK_MASK",
	"UNKNOWN_UCAST_BLOCK_MASK_64",
	"UNKNOWN_UCAST_BLOCK_MASK_HI",
	"USER_TRUNK_HASH_SELECT",
	"USE_EGRESS_PKT_SIZE",
	"VFP_CAM_BIST_CONFIG",
	"VFP_CAM_BIST_CONTROL",
	"VFP_CAM_BIST_DBG_DATA",
	"VFP_CAM_BIST_S10_STATUS",
	"VFP_CAM_BIST_S12_STATUS",
	"VFP_CAM_BIST_S14_STATUS",
	"VFP_CAM_BIST_S15_STATUS",
	"VFP_CAM_BIST_S2_STATUS",
	"VFP_CAM_BIST_S3_STATUS",
	"VFP_CAM_BIST_S5_STATUS",
	"VFP_CAM_BIST_S6_STATUS",
	"VFP_CAM_BIST_S8_STATUS",
	"VFP_CAM_BIST_STATUS",
	"VFP_CAM_CONTROL_3_THRU_0",
	"VFP_CAM_CONTROL_SLICE_3_0",
	"VFP_CAM_CONTROL_TM_7_THRU_0",
	"VFP_CAM_DEBUG_DATA_0",
	"VFP_CAM_DEBUG_DATA_1",
	"VFP_CAM_DEBUG_DATA_2",
	"VFP_CAM_DEBUG_DATA_3",
	"VFP_CAM_DEBUG_DATA_4",
	"VFP_CAM_DEBUG_DATA_5",
	"VFP_CAM_DEBUG_GLOBAL_MASK",
	"VFP_CAM_DEBUG_SEND",
	"VFP_KEY_CONTROL",
	"VFP_KEY_CONTROL_2",
	"VFP_POLICY_TABLE_PARITY_CONTROL",
	"VFP_POLICY_TABLE_PARITY_STATUS",
	"VFP_POLICY_TABLE_RAM_CONTROL",
	"VFP_SLICE_CONTROL",
	"VFP_SLICE_MAP",
	"VIRT_PORT_EGRPKTUSECOS",
	"VIRT_XQ_PARITY",
	"VLAN_CONTROL",
	"VLAN_CTRL",
	"VLAN_DBGCTRL",
	"VLAN_DEFAULT",
	"VLAN_ING_PRI_CNG_MAP_DBGCTRL",
	"VLAN_MAC_AUX_HASH_CONTROL",
	"VLAN_MAC_DBGCTRL",
	"VLAN_MAC_OR_XLATE_PARITY_CONTROL",
	"VLAN_MAC_OR_XLATE_PARITY_STATUS",
	"VLAN_PARITY_CONTROL",
	"VLAN_PARITY_STATUS",
	"VLAN_PROTOCOL",
	"VLAN_PROTOCOL_DATA",
	"VLAN_PROTOCOL_DATA_DBGCTRL",
	"VLAN_STG_ADDR_MASK",
	"VLAN_STG_DBGCTRL",
	"VLAN_SUBNET_CAM_BIST_CONFIG",
	"VLAN_SUBNET_CAM_BIST_CONTROL",
	"VLAN_SUBNET_CAM_BIST_DBG_DATA",
	"VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALID",
	"VLAN_SUBNET_CAM_BIST_DEBUG_SEND",
	"VLAN_SUBNET_CAM_BIST_S10_STATUS",
	"VLAN_SUBNET_CAM_BIST_S2_STATUS",
	"VLAN_SUBNET_CAM_BIST_S3_STATUS",
	"VLAN_SUBNET_CAM_BIST_S5_STATUS",
	"VLAN_SUBNET_CAM_BIST_S6_STATUS",
	"VLAN_SUBNET_CAM_BIST_S8_STATUS",
	"VLAN_SUBNET_CAM_BIST_STATUS",
	"VLAN_SUBNET_CAM_CONTROL",
	"VLAN_SUBNET_CAM_DBGCTRL",
	"VLAN_SUBNET_DATA_DBGCTRL",
	"VLAN_XLATE_CAM_BIST_CONFIG",
	"VLAN_XLATE_CAM_BIST_CONTROL",
	"VLAN_XLATE_CAM_BIST_DBG_DATA",
	"VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALID",
	"VLAN_XLATE_CAM_BIST_DEBUG_SEND",
	"VLAN_XLATE_CAM_BIST_S10_STATUS",
	"VLAN_XLATE_CAM_BIST_S2_STATUS",
	"VLAN_XLATE_CAM_BIST_S3_STATUS",
	"VLAN_XLATE_CAM_BIST_S5_STATUS",
	"VLAN_XLATE_CAM_BIST_S6_STATUS",
	"VLAN_XLATE_CAM_BIST_S8_STATUS",
	"VLAN_XLATE_CAM_BIST_STATUS",
	"VLAN_XLATE_CAM_CONTROL",
	"VLAN_XLATE_CAM_DBGCTRL",
	"VLAN_XLATE_DATA_DBGCTRL",
	"VLAN_XLATE_DATA_DBGCTRL_0",
	"VLAN_XLATE_DATA_DBGCTRL_1",
	"VLAN_XLATE_DBGCTRL",
	"VLAN_XLATE_HASH_CONTROL",
	"VLAN_XLATE_PARITY_CONTROL",
	"VLAN_XLATE_PARITY_STATUS",
	"VRF_MASK",
	"WDRRCOUNT",
	"WFQCONFIGMOD0_P24",
	"WFQCONFIGMOD0_P25",
	"WFQCONFIGMOD0_P26",
	"WFQCONFIGMOD0_P27",
	"WFQCONFIGMOD0_P28",
	"WFQCONFIGMOD0_P0_7",
	"WFQCONFIGMOD0_P16_23",
	"WFQCONFIGMOD0_P8_15",
	"WFQCONFIGMOD1_P24",
	"WFQCONFIGMOD1_P0_7",
	"WFQCONFIGMOD1_P16_23",
	"WFQCONFIGMOD1_P8_15",
	"WFQCONFIG_GENERAL",
	"WFQCONFIG_MASKS",
	"WFQMINBWCOS",
	"WFQWEIGHTS",
	"WREDAVERAGINGTIME",
	"WREDAVGQSIZE_CELL",
	"WREDAVGQSIZE_PACKET",
	"WREDCNGPARAMETERCOS",
	"WREDCONFIG_CELL",
	"WREDCONFIG_PACKET",
	"WREDFUNCTION",
	"WREDMEMDEBUG_CFG_CELL",
	"WREDMEMDEBUG_CFG_PACKET",
	"WREDMEMDEBUG_THD_0_CELL",
	"WREDMEMDEBUG_THD_0_PACKET",
	"WREDMEMDEBUG_THD_1_CELL",
	"WREDMEMDEBUG_THD_1_PACKET",
	"WREDPARAMCOS",
	"WREDPARAMETERCOS",
	"WREDPARAMREDCOS",
	"WREDPARAMYELCOS",
	"WREDPARAM_CELL",
	"WREDPARAM_NONTCP_CELL",
	"WREDPARAM_NONTCP_PACKET",
	"WREDPARAM_PACKET",
	"WREDPARAM_RED_CELL",
	"WREDPARAM_RED_PACKET",
	"WREDPARAM_YELLOW_CELL",
	"WREDPARAM_YELLOW_PACKET",
	"WRED_PARITY_ERROR_BITMAP",
	"WRED_PARITY_ERROR_INFO",
	"WRRWEIGHTS",
	"WRRWEIGHT_COS",
	"XBOD_OVRFLW",
	"XEGR_ENABLE",
	"XGPORT_EXTRA_XGXS_NEWCTL_REG",
	"XGPORT_EXTRA_XGXS_NEWSTATUS0_REG",
	"XGPORT_EXTRA_XGXS_NEWSTATUS1_REG",
	"XGPORT_EXTRA_XGXS_NEWSTATUS2_REG",
	"XGPORT_EXTRA_XGXS_NEWSTATUS3_REG",
	"XGPORT_MODE_REG",
	"XGPORT_SERDES_CTL",
	"XGPORT_XGXS_CTRL",
	"XGPORT_XGXS_NEWCTL_REG",
	"XGPORT_XGXS_NEWSTATUS0_REG",
	"XGPORT_XGXS_NEWSTATUS1_REG",
	"XGPORT_XGXS_NEWSTATUS2_REG",
	"XGPORT_XGXS_NEWSTATUS3_REG",
	"XGPORT_XGXS_STAT",
	"XHBADE2E",
	"XHOLD0",
	"XHOLD1",
	"XHOLD2",
	"XHOL_D0",
	"XHOL_D1",
	"XHOL_D2",
	"XHOL_D3",
	"XHOL_MH0",
	"XHOL_MH1",
	"XHOL_MH2",
	"XHOL_MH3",
	"XH_E2E_CONTROL",
	"XIBP_D0",
	"XIBP_D1",
	"XIBP_D2",
	"XIBP_D3",
	"XIBP_MH0",
	"XIBP_MH1",
	"XIBP_MH2",
	"XIBP_MH3",
	"XIMBP",
	"XIMRP",
	"XLBADE2E",
	"XL_E2E_CONTROL",
	"XMODID",
	"XMODID_EN",
	"XPAUSE_CTRL_RX_DA_LS",
	"XPAUSE_CTRL_RX_DA_MS",
	"XPAUSE_CTRL_RX_LENGTH_TYPE",
	"XPAUSE_CTRL_RX_OPCODE",
	"XPAUSE_D0",
	"XPAUSE_D1",
	"XPAUSE_D2",
	"XPAUSE_D3",
	"XPAUSE_MH0",
	"XPAUSE_MH1",
	"XPAUSE_MH2",
	"XPAUSE_MH3",
	"XPAUSE_RX_DA_LS",
	"XPAUSE_RX_DA_MS",
	"XPAUSE_RX_LENGTH_TYPE",
	"XPAUSE_RX_OPCODE",
	"XPAUSE_TX_PKT_XOFF_VAL",
	"XPAUSE_WATCHDOG_INIT_VAL",
	"XPAUSE_WATCHDOG_THRESH",
	"XPC_PARERR",
	"XPC_PARERR_ADDR0",
	"XPC_PARERR_ADDR1",
	"XPC_PARERR_ADDR2",
	"XPC_PARERR_ADDR3",
	"XPC_PARERR_ADDR4",
	"XPC_PARERR_ADDR5",
	"XPC_PARERR_ADDR6",
	"XPC_PARERR_ADDR7",
	"XPC_PARERR_ADDR8",
	"XPC_PARERR_ADDR9",
	"XPC_PARERR_ADDR10",
	"XPC_PARITY_DIAG",
	"XPC_SPARE_REG0",
	"XPC_SPARE_REG1",
	"XPC_SPARE_REG2",
	"XPC_SPARE_REG3",
	"XPDISC",
	"XPORT_CONFIG",
	"XPORT_MODE_REG",
	"XPORT_TO_MMU_BKP",
	"XPORT_TO_MMU_BKP_HG",
	"XPORT_XGXS_NEWCTL_REG",
	"XPORT_XGXS_NEWSTATUS0_REG",
	"XPORT_XGXS_NEWSTATUS1_REG",
	"XPORT_XGXS_NEWSTATUS2_REG",
	"XPORT_XGXS_NEWSTATUS3_REG",
	"XP_EGR_PKT_DROP_CTL",
	"XP_XBODE_CELL_CNT",
	"XP_XBODE_CELL_REQ_CNT",
	"XQCOSARBSEL",
	"XQCOSENTRIES0_3",
	"XQCOSENTRIES4_7",
	"XQCOSPTR",
	"XQCOSRANGE1_0",
	"XQCOSRANGE3_0",
	"XQCOSRANGE3_2",
	"XQCOSRANGE5_4",
	"XQCOSRANGE7_4",
	"XQCOSRANGE7_6",
	"XQEMPTY",
	"XQMEMDEBUG",
	"XQPARITY",
	"XQPARITYERRORPBM",
	"XQPARITYERRORPBM_HI",
	"XQPARITYERRORPTR",
	"XQREADPOINTER",
	"XQ_CTRL",
	"XQ_MEM_FUSE",
	"XQ_MISC",
	"XQ_PARITY",
	"XRDISC",
	"XRDROP",
	"XRFILDR",
	"XRIMDR",
	"XRIPC",
	"XRIPD",
	"XRIPHE",
	"XRITPID",
	"XRPORTD",
	"XRSTPID",
	"XRTPID",
	"XRUC",
	"XRV0",
	"XRV1",
	"XTABRT",
	"XTAGE",
	"XTCE",
	"XTCFIDR",
	"XTHOL",
	"XTIBP",
	"XTIMDR",
	"XTIMTLD",
	"XTIP",
	"XTIPAGE",
	"XTIPD",
	"XTIPREP",
	"XTMSTDR",
	"XTPSE",
	"XTSTPID",
	"XTV0",
	"XTV1",
	"XTVLAN",
	"X_CPU_SLOT_COUNT",
	"X_TDM_EN",
	"YELLOW_CNG_DROP_CNT",
	"Y_CPU_SLOT_COUNT",
	"Y_TDM_EN",
	"NUM_SOC_REG"
};

#define DCLI_SYSTEM_CPU_ALL_QUEUE		8

#define DCLI_MAC_REGTYPE_NUM		25
#define DCLI_REGTYPE_NUM		3518
#define DCLI_TABTYPE_NUM		750

#define	DCLI_DEBUG_STR "debug\n"
#define DIAGNOSIS_STR "diagnosis hardware information\n"

/*#define DEBUG_STR "Config system debugging\n"*/
#define NODEBUG_STR	"Cancel system debugging\n"
#define MODULE_DEBUG_STR(module)	"Config "#module" debugging\n"
#define MODULE_DEBUG_LEVEL_STR(module,level) 	"Open "#module" debug level "#level"\n"

#endif
