// Seed: 2768301027
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    input wire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply0 id_9
    , id_11
);
  wand id_12 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input tri1 id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7
);
  always @(posedge 1 & id_6) id_0 = id_6;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_5,
      id_1,
      id_4,
      id_5,
      id_6,
      id_7,
      id_1
  );
endmodule
