//===----------------------------------------------------------------------===//
//
// Part of the Utopia EDA Project, under the Apache License v2.0
// SPDX-License-Identifier: Apache-2.0
// Copyright 2021 ISP RAS (http://www.ispras.ru)
//
//===----------------------------------------------------------------------===//

#pragma once

#include "base/model/link.h"
#include "base/model/node.h"
#include "base/model/signal.h"
#include "gate/model/gsymbol.h"

#include <algorithm>
#include <iostream>
#include <vector>

namespace eda::rtl::compiler {
  class Compiler;
} // namespace eda::rtl::compiler

namespace eda::gate::model {

class GNet;

using GateBase = eda::base::model::Node<GateSymbol>;

/**
 * \brief Represents a logic gate or a flip-flop/latch.
 * \author <a href="mailto:kamkin@ispras.ru">Alexander Kamkin</a>
 */
class Gate final : public GateBase {
  // To create gates when synthesizing netlists.
  friend class GNet;
  friend class eda::rtl::compiler::Compiler;

public:
  using List = std::vector<Gate*>;
 
  /// Returns the gate w/ the given id from the storage.
  static Gate *get(Id id) { return static_cast<Gate*>(GateBase::get(id)); }

  bool isSource() const {
    return _func == GateSymbol::NOP && _inputs.empty();
  }

  bool isValue() const {
    return _func == GateSymbol::ONE || _func == GateSymbol::ZERO;
  }

  bool isTrigger() const {
    for (const auto &input: _inputs) {
      if (!input.isAlways())
        return true;
    }
    return false;
  }

  bool isComb() const {
    return !isSource() && !isTrigger();
  }

private:
  /// Creates a gate w/ the given operation and the inputs.
  Gate(GateSymbol func, const SignalList &inputs): GateBase(func, inputs) {}

  /// Creates a source gate.
  Gate(): Gate(GateSymbol::NOP, {}) {}
};

//===----------------------------------------------------------------------===//
// Output
//===----------------------------------------------------------------------===//

std::ostream &operator <<(std::ostream &out, const Gate &gate);

} // namespace eda::gate::model
