vendor_name = ModelSim
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/tx_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/top_spw_ultra_light.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/rx_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/fsm_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/write_axi.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/detector_tokens.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/debounce.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/clock_reduce.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/sdc_spw/spw_ulight_nofifo.out.sdc
source_file = 1, ../rtl/RTL_VB/top_spw_ultra_light.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/spw_ulight_nofifo.qip
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/spw_ulight_nofifo.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_router_002.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_router.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_timec_tx_to_w.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_timec_rx_r.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_pll_tx.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_pll_tx.qip
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_led_fpga.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_hps_io.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_hps_io_border.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_fpga_interfaces.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_fsm_info.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_tx_to_w.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_rx_ready_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_rx_r.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_clock_sel.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_auto_start.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_MONITOR_A.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/rtl_top/spw_ulight_con.v
source_file = 1, ../rtl/fpga_debug/detector_tokens.v
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/db/ddio_out_uqe.tdf
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, /home/felipe/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v
design_name = spw_ulight_con
instance = comp, \LED[5]~output , LED[5]~output, spw_ulight_con, 1
instance = comp, \LED[6]~output , LED[6]~output, spw_ulight_con, 1
instance = comp, \LED[7]~output , LED[7]~output, spw_ulight_con, 1
instance = comp, \LED[0]~output , LED[0]~output, spw_ulight_con, 1
instance = comp, \LED[1]~output , LED[1]~output, spw_ulight_con, 1
instance = comp, \LED[2]~output , LED[2]~output, spw_ulight_con, 1
instance = comp, \LED[3]~output , LED[3]~output, spw_ulight_con, 1
instance = comp, \LED[4]~output , LED[4]~output, spw_ulight_con, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, spw_ulight_con, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~61 , db_system_spwulight_b|Add0~61, spw_ulight_con, 1
instance = comp, \KEY[1]~input , KEY[1]~input, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|LessThan0~0 , db_system_spwulight_b|LessThan0~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~37 , db_system_spwulight_b|Add0~37, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~33 , db_system_spwulight_b|Add0~33, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[12] , db_system_spwulight_b|counter[12], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~29 , db_system_spwulight_b|Add0~29, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[13] , db_system_spwulight_b|counter[13], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~1 , db_system_spwulight_b|Add0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[14] , db_system_spwulight_b|counter[14], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~5 , db_system_spwulight_b|Add0~5, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[15] , db_system_spwulight_b|counter[15], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[15]~0 , db_system_spwulight_b|counter[15]~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[0] , db_system_spwulight_b|counter[0], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~57 , db_system_spwulight_b|Add0~57, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[1] , db_system_spwulight_b|counter[1], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~53 , db_system_spwulight_b|Add0~53, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[2] , db_system_spwulight_b|counter[2], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~49 , db_system_spwulight_b|Add0~49, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[3] , db_system_spwulight_b|counter[3], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~21 , db_system_spwulight_b|Add0~21, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[4] , db_system_spwulight_b|counter[4], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~25 , db_system_spwulight_b|Add0~25, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[5] , db_system_spwulight_b|counter[5], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~17 , db_system_spwulight_b|Add0~17, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[6] , db_system_spwulight_b|counter[6], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~13 , db_system_spwulight_b|Add0~13, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[7] , db_system_spwulight_b|counter[7], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~9 , db_system_spwulight_b|Add0~9, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[8] , db_system_spwulight_b|counter[8], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~45 , db_system_spwulight_b|Add0~45, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[9] , db_system_spwulight_b|counter[9], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~41 , db_system_spwulight_b|Add0~41, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[10] , db_system_spwulight_b|counter[10], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[11] , db_system_spwulight_b|counter[11], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|LessThan0~1 , db_system_spwulight_b|LessThan0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_down~0 , db_system_spwulight_b|PB_down~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_down , db_system_spwulight_b|PB_down, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~61 , db_system_spwulight_a|Add0~61, spw_ulight_con, 1
instance = comp, \KEY[0]~input , KEY[0]~input, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~9 , db_system_spwulight_a|Add0~9, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~45 , db_system_spwulight_a|Add0~45, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[9] , db_system_spwulight_a|counter[9], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~41 , db_system_spwulight_a|Add0~41, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[10] , db_system_spwulight_a|counter[10], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~37 , db_system_spwulight_a|Add0~37, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[11] , db_system_spwulight_a|counter[11], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~33 , db_system_spwulight_a|Add0~33, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[12] , db_system_spwulight_a|counter[12], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~29 , db_system_spwulight_a|Add0~29, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[13] , db_system_spwulight_a|counter[13], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~1 , db_system_spwulight_a|Add0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[14] , db_system_spwulight_a|counter[14], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~5 , db_system_spwulight_a|Add0~5, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[15] , db_system_spwulight_a|counter[15], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|LessThan0~1 , db_system_spwulight_a|LessThan0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[15]~0 , db_system_spwulight_a|counter[15]~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[0] , db_system_spwulight_a|counter[0], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~57 , db_system_spwulight_a|Add0~57, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[1] , db_system_spwulight_a|counter[1], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~53 , db_system_spwulight_a|Add0~53, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[2] , db_system_spwulight_a|counter[2], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~49 , db_system_spwulight_a|Add0~49, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[3] , db_system_spwulight_a|counter[3], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~21 , db_system_spwulight_a|Add0~21, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[4] , db_system_spwulight_a|counter[4], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~25 , db_system_spwulight_a|Add0~25, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[5] , db_system_spwulight_a|counter[5], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~17 , db_system_spwulight_a|Add0~17, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[6] , db_system_spwulight_a|counter[6], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~13 , db_system_spwulight_a|Add0~13, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[7] , db_system_spwulight_a|counter[7], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[8] , db_system_spwulight_a|counter[8], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|LessThan0~0 , db_system_spwulight_a|LessThan0~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_down~0 , db_system_spwulight_a|PB_down~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_down , db_system_spwulight_a|PB_down, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_state~0 , db_system_spwulight_a|PB_state~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_state , db_system_spwulight_a|PB_state, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|clocks_resets , AXI_INTERFACE|hps_0|fpga_interfaces|clocks_resets, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , AXI_INTERFACE|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_state~0 , db_system_spwulight_b|PB_state~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_state~feeder , db_system_spwulight_b|PB_state~feeder, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_state , db_system_spwulight_b|PB_state, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal30~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal30~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal29~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal29~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[29] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[29], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][66]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal14~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[14] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[14], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal26~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[26] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[26], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src26_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src26_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal7~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[7]~9 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[7]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal33~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal33~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[33] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|hps2fpga , AXI_INTERFACE|hps_0|fpga_interfaces|hps2fpga, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~14 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~15 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[32] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~16 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~17 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~14 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[2]~12 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[2]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[3]~11 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[3]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[4]~7 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[4]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan14~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[5]~10 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[5]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[6]~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[6]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector23~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[7]~8 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[7]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector22~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal4~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector20~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal23~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[10]~6 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[10]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector19~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector19~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector18~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector18~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~3 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal6~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~4 , AXI_INTERFACE|mm_interconnect_0|router|src_data~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~3 , AXI_INTERFACE|mm_interconnect_0|router|src_data~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector17~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector16~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector15~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector15~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector14~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector13~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector11~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal34~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal34~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal34~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal34~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~2 , AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[8]~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[8]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~0 , AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~1 , AXI_INTERFACE|mm_interconnect_0|router|src_data~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~5 , AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~6 , AXI_INTERFACE|mm_interconnect_0|router|src_data~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~7 , AXI_INTERFACE|mm_interconnect_0|router|src_data~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~14 , AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~9 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~8 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~15 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~12 , AXI_INTERFACE|mm_interconnect_0|router|src_data~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~13 , AXI_INTERFACE|mm_interconnect_0|router|src_data~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~17 , AXI_INTERFACE|mm_interconnect_0|router|src_data~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~11 , AXI_INTERFACE|mm_interconnect_0|router|src_data~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~10 , AXI_INTERFACE|mm_interconnect_0|router|src_data~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~16 , AXI_INTERFACE|mm_interconnect_0|router|src_data~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|internal_valid~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|internal_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[6]~11 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[6]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][69]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][69]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31]~feeder , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][131]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][131]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~358 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~358, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~359 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~359, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~361 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~361, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[8]~12 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[8]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src8_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src8_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~360 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~360, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~107 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~107, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~4 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~5 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src3_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src3_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal3~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[3]~6 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src3_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src3_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal13~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[13] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~109 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~109, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[11] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~36 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~363 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~363, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal5~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal5~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal5~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal5~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~4 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[4]~5 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[4]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src4_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src4_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal18~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal18~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[18] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[18], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~111 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~111, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[19] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[19], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~112 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~112, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[15] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[15], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~24 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~25 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~110 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~110, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~364 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~364, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal10~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[10] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~3 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~1 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~20 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~3 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[0]~4 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[1]~8 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[1]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~108 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~108, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~362 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~362, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~365 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~365, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal4~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[28] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[28], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~22 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~23 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~356 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~356, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~357 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~357, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal21~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[21] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[21], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal21~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[21] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[21], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src21_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src21_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][69]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][69]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~368 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~368, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal25~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[25] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[25], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal24~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[24] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[24], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src24_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src24_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal24~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal24~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~370 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~370, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[27] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[27], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal27~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~371 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~371, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal23~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal23~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[23] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[23], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal22~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal22~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal22~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[22] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[22], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal22~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[22] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[22], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src22_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src22_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~369 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~369, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal9~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal9~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal9~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal9~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src9_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src9_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal12~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~366 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~366, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~367 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~367, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~372 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~372, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src7_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src7_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~343 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~343, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~102 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~102, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~345 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~345, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~101 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~101, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~103 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~103, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~346 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~346, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~105 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~105, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~106 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~106, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~104 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~104, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~347 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~347, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~348 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~348, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~339 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~339, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~340 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~340, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~344 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~344, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~341 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~341, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~342 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~342, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~352 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~352, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~349 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~349, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~353 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~353, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~350 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~350, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~354 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~354, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~351 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~351, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~355 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~355, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[18]~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[18]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal7~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~326 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~326, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~324 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~324, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~325 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~325, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~327 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~327, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~95 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~95, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~100 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~100, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~99 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~99, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~98 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~98, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~330 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~330, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~96 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~96, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~328 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~328, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~97 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~97, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~329 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~329, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~331 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~331, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~337 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~337, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~336 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~336, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~333 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~333, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~334 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~334, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~335 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~335, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~332 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~332, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~338 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~338, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~322 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~322, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~323 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~323, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~310 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~310, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~309 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~309, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~305 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~305, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~306 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~306, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~307 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~307, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~308 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~308, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~318 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~318, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~315 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~315, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~317 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~317, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~320 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~320, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~316 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~316, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~319 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~319, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~321 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~321, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~89 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~89, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~91 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~91, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~312 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~312, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~90 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~90, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~311 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~311, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~93 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~93, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~94 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~94, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~92 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~92, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~313 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~313, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~314 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~314, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[9]~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[9]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal26~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[26] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[26], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~303 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~303, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~298 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~298, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~300 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~300, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~299 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~299, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~302 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~302, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~301 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~301, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~304 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~304, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~293 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~293, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~290 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~290, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~291 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~291, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~292 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~292, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~83 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~83, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~88 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~88, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~87 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~87, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~86 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~86, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~296 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~296, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~84 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~84, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~294 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~294, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~85 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~85, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~295 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~295, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~297 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~297, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~288 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~288, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~289 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~289, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~26 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~27 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~77 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~77, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~78 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~78, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~277 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~277, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~79 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~79, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~278 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~278, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~81 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~81, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~82 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~82, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~80 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~80, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~279 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~279, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~280 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~280, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~273 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~273, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~274 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~274, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~275 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~275, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~276 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~276, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~271 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~271, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~272 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~272, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~284 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~284, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~283 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~283, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~286 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~286, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~281 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~281, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~285 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~285, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~282 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~282, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~287 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~287, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~254 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~254, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~255 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~255, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~72 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~72, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~260 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~260, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~75 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~75, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~76 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~76, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~74 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~74, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~262 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~262, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~71 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~71, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~73 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~261 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~261, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~263 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~263, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~258 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~258, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~256 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~256, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~257 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~257, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~268 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~268, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~265 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~265, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~266 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~266, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~264 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~264, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~269 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~269, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~267 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~267, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~270 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~270, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~259 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~259, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal8~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal8~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal8~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal8~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~241 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~241, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~237 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~237, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~238 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~238, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~70 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~70, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~69 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~68 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~68, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~245 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~245, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~65 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~67 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~67, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~244 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~244, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~66 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~66, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~243 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~243, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~246 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~246, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~242 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~242, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~239 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~239, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~240 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~240, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~250 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~250, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~249 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~249, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~252 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~252, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~248 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~248, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~251 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~251, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~247 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~247, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~253 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~253, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~225 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~225, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~59 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~59, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~61 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~227 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~227, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~60 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~60, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~226 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~226, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~63 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~63, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~62 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~62, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~64 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~64, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~228 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~228, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~229 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~229, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~222 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~222, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~223 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~223, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~230 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~230, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~235 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~235, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~234 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~234, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~233 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~233, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~231 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~231, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~232 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~232, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~236 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~236, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~224 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~224, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~220 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~220, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~221 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~221, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src12_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src12_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~213 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~213, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~217 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~217, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~216 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~216, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~215 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~215, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~218 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~218, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~214 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~214, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~219 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~219, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~208 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~208, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~203 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~203, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~204 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~204, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~207 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~207, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~58 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~58, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~56 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~56, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~57 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~211 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~211, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~55 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~55, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~210 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~210, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~54 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~54, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~209 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~209, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~53 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~212 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~212, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~205 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~205, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~206 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~206, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~186 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~186, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~187 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~187, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~191 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~191, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~48 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~48, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~192 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~192, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~49 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~193 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~193, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~50 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~50, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~52 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~52, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~51 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~51, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~194 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~194, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~47 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~47, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~195 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~195, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~198 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~198, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~197 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~197, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~200 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~200, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~196 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~196, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~199 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~199, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~201 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~201, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~202 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~202, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~188 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~188, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~189 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~189, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~190 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~190, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~3 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~29 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~9 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~16 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~13 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~18 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~17 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~28 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~14 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~10 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~11 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~12 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~15 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[103]~27 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[103]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~0 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~1 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~2 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~4 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~7 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~3 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~5 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~6 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~8 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~26 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~0 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~22 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~19 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~23 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~21 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~24 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[105]~25 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[105]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|internal_valid~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|internal_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[30] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[30], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~169 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~169, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~170 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~170, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~173 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~173, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~42 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~42, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~175 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~175, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~44 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~44, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~45 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~46 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~46, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~177 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~177, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~41 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~43 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~43, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~176 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~176, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~178 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~178, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~174 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~174, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~181 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~181, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~179 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~179, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~184 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~184, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~183 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~183, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~182 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~182, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~180 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~180, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~185 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~185, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~171 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~171, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~172 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~172, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[5]~10 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[5]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src5_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src5_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector4~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector5~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector5~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector6~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector10~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector3~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|always0~0 , AXI_INTERFACE|clock_sel|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[2] , AXI_INTERFACE|clock_sel|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[1] , AXI_INTERFACE|clock_sel|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[0] , AXI_INTERFACE|clock_sel|data_out[0], spw_ulight_con, 1
instance = comp, \Equal0~0 , Equal0~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~13 , R_2_2MHZ|Add0~13, spw_ulight_con, 1
instance = comp, \~GND , ~GND, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|always0~0 , R_2_2MHZ|always0~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|LessThan1~0 , R_2_2MHZ|LessThan1~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter~0 , R_2_2MHZ|counter~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[0] , R_2_2MHZ|counter[0], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~17 , R_2_2MHZ|Add0~17, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[1] , R_2_2MHZ|counter[1], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~21 , R_2_2MHZ|Add0~21, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[2] , R_2_2MHZ|counter[2], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~5 , R_2_2MHZ|Add0~5, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[3] , R_2_2MHZ|counter[3], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~9 , R_2_2MHZ|Add0~9, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[4] , R_2_2MHZ|counter[4], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~1 , R_2_2MHZ|Add0~1, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[5] , R_2_2MHZ|counter[5], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~25 , R_2_2MHZ|Add0~25, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[6] , R_2_2MHZ|counter[6], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~29 , R_2_2MHZ|Add0~29, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[7] , R_2_2MHZ|counter[7], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~33 , R_2_2MHZ|Add0~33, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[8] , R_2_2MHZ|counter[8], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~37 , R_2_2MHZ|Add0~37, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[9] , R_2_2MHZ|counter[9], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~41 , R_2_2MHZ|Add0~41, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[10] , R_2_2MHZ|counter[10], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|LessThan1~1 , R_2_2MHZ|LessThan1~1, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|clk_reduced~0 , R_2_2MHZ|clk_reduced~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|clk_reduced , R_2_2MHZ|clk_reduced, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0, spw_ulight_con, 1
instance = comp, \Equal2~0 , Equal2~0, spw_ulight_con, 1
instance = comp, \ppllclk~1 , ppllclk~1, spw_ulight_con, 1
instance = comp, \Equal1~0 , Equal1~0, spw_ulight_con, 1
instance = comp, \ppllclk~0 , ppllclk~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_nchar~feeder , SPW_B|RX|rx_got_nchar~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg~4 , SPW_B|RX|counter_neg~4, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[3]~feeder , SPW_B|RX|counter_neg[3]~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[3] , SPW_B|RX|counter_neg[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|Equal1~1 , SPW_B|RX|Equal1~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg~2 , SPW_B|RX|counter_neg~2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[2] , SPW_B|RX|counter_neg[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|Equal0~0 , SPW_B|RX|Equal0~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg~1 , SPW_B|RX|counter_neg~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[0] , SPW_B|RX|counter_neg[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|ready_data , SPW_B|RX|ready_data, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_bit_found~0 , SPW_B|RX|control_bit_found~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_null~feeder , SPW|RX|rx_got_null~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|Equal0~1 , SPW|RX|Equal0~1, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~3 , SPW|RX|counter_neg~3, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg[2] , SPW|RX|counter_neg[2], spw_ulight_con, 1
instance = comp, \SPW|RX|is_data~0 , SPW|RX|is_data~0, spw_ulight_con, 1
instance = comp, \SPW|RX|Equal1~0 , SPW|RX|Equal1~0, spw_ulight_con, 1
instance = comp, \SPW|RX|ready_data , SPW|RX|ready_data, spw_ulight_con, 1
instance = comp, \SPW|RX|control_bit_found~0 , SPW|RX|control_bit_found~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|always0~0 , AXI_INTERFACE|data_tx_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[4] , AXI_INTERFACE|data_tx_to_w_0|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|always0~0 , AXI_INTERFACE|link_disable_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|data_out , AXI_INTERFACE|link_disable_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|always0~0 , AXI_INTERFACE|link_start_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|data_out , AXI_INTERFACE|link_start_0|data_out, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_null~feeder , SPW_B|RX|rx_got_null~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|Equal3~0 , SPW_B|RX|Equal3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|always0~0 , AXI_INTERFACE|data_tx_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[2] , AXI_INTERFACE|data_tx_to_w|data_out[2], spw_ulight_con, 1
instance = comp, \SPW|TX|always4~3 , SPW|TX|always4~3, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector0~0 , SPW|TX|Selector0~0, spw_ulight_con, 1
instance = comp, \SPW|TX|state_tx.tx_spw_start , SPW|TX|state_tx.tx_spw_start, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector2~0 , SPW|TX|Selector2~0, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector1~0 , SPW|TX|Selector1~0, spw_ulight_con, 1
instance = comp, \SPW|TX|state_tx.tx_spw_null , SPW|TX|state_tx.tx_spw_null, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector3~1 , SPW|TX|Selector3~1, spw_ulight_con, 1
instance = comp, \SPW|TX|state_tx.tx_spw_full , SPW|TX|state_tx.tx_spw_full, spw_ulight_con, 1
instance = comp, \SPW|TX|always1~0 , SPW|TX|always1~0, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer[0]~1 , SPW|TX|global_counter_transfer[0]~1, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer[0] , SPW|TX|global_counter_transfer[0], spw_ulight_con, 1
instance = comp, \SPW|TX|Add4~0 , SPW|TX|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[8] , AXI_INTERFACE|data_tx_to_w|data_out[8], spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~11 , SPW|TX|last_type~11, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer~0 , SPW|TX|global_counter_transfer~0, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer[3] , SPW|TX|global_counter_transfer[3], spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~5 , SPW|TX|Equal5~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|always0~0 , AXI_INTERFACE|data_en_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|data_out , AXI_INTERFACE|data_en_to_w|data_out, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~10 , SPW|TX|last_type~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[8] , AXI_INTERFACE|data_tx_to_w_0|data_out[8], spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~11 , SPW_B|TX|last_type~11, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Add4~0 , SPW_B|TX|Add4~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~26 , SPW_B|TX|tx_dout~26, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer~0 , SPW_B|TX|global_counter_transfer~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer~1 , SPW_B|TX|global_counter_transfer~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer[3] , SPW_B|TX|global_counter_transfer[3], spw_ulight_con, 1
instance = comp, \SPW_B|TX|Equal5~0 , SPW_B|TX|Equal5~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Equal5~1 , SPW_B|TX|Equal5~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Equal5~3 , SPW_B|TX|Equal5~3, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_null~0 , SPW_B|TX|hold_null~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_null , SPW_B|TX|hold_null, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|always0~0 , AXI_INTERFACE|data_en_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|data_out , AXI_INTERFACE|data_en_to_w_0|data_out, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_fct~0 , SPW_B|TX|hold_fct~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_fct , SPW_B|TX|hold_fct, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector4~1 , SPW_B|TX|Selector4~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector4~3 , SPW_B|TX|Selector4~3, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag~0 , SPW_B|TX|fct_flag~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|data_out~feeder , AXI_INTERFACE|send_fct_now_0|data_out~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|always0~0 , AXI_INTERFACE|send_fct_now_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|data_out , AXI_INTERFACE|send_fct_now_0|data_out, spw_ulight_con, 1
instance = comp, \SPW_B|TX|block_sum_fct_send~0 , SPW_B|TX|block_sum_fct_send~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|block_sum_fct_send , SPW_B|TX|block_sum_fct_send, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag~4 , SPW_B|TX|fct_flag~4, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag[0] , SPW_B|TX|fct_flag[0], spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag~3 , SPW_B|TX|fct_flag~3, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag~2 , SPW_B|TX|fct_flag~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag[1] , SPW_B|TX|fct_flag[1], spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag~1 , SPW_B|TX|fct_flag~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_flag[2] , SPW_B|TX|fct_flag[2], spw_ulight_con, 1
instance = comp, \SPW_B|TX|always4~0 , SPW_B|TX|always4~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector3~0 , SPW_B|TX|Selector3~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector3~1 , SPW_B|TX|Selector3~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|state_tx.tx_spw_full , SPW_B|TX|state_tx.tx_spw_full, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector4~0 , SPW_B|TX|Selector4~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|enable_n_char~0 , SPW_B|TX|enable_n_char~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~12 , SPW_B|TX|last_type~12, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~14 , SPW_B|TX|last_type~14, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~16 , SPW_B|TX|last_type~16, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type.EOP , SPW_B|TX|last_type.EOP, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~23 , SPW_B|TX|always0~23, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~41 , SPW_B|TX|tx_dout~41, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~43 , SPW_B|TX|tx_dout~43, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_c_0 , SPW|RX|bit_c_0, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_c_2 , SPW|RX|bit_c_2, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_c_1 , SPW|RX|bit_c_1, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_c_3 , SPW|RX|bit_c_3, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_c_ex , SPW|RX|bit_c_ex, spw_ulight_con, 1
instance = comp, \SPW|RX|Equal3~0 , SPW|RX|Equal3~0, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r~2 , SPW|RX|control_r~2, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r[3] , SPW|RX|control_r[3], spw_ulight_con, 1
instance = comp, \SPW|RX|control[3] , SPW|RX|control[3], spw_ulight_con, 1
instance = comp, \SPW|RX|control_r[0] , SPW|RX|control_r[0], spw_ulight_con, 1
instance = comp, \SPW|RX|control[0] , SPW|RX|control[0], spw_ulight_con, 1
instance = comp, \SPW|RX|always9~0 , SPW|RX|always9~0, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r~0 , SPW|RX|control_r~0, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r[2] , SPW|RX|control_r[2], spw_ulight_con, 1
instance = comp, \SPW|RX|control[2] , SPW|RX|control[2], spw_ulight_con, 1
instance = comp, \SPW|RX|control_l_r[2] , SPW|RX|control_l_r[2], spw_ulight_con, 1
instance = comp, \SPW|RX|control_l_r[0] , SPW|RX|control_l_r[0], spw_ulight_con, 1
instance = comp, \SPW|RX|always5~0 , SPW|RX|always5~0, spw_ulight_con, 1
instance = comp, \SPW|TX|block_sum~0 , SPW|TX|block_sum~0, spw_ulight_con, 1
instance = comp, \SPW|TX|block_sum , SPW|TX|block_sum, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~12 , SPW|TX|fct_counter_receive~12, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[1] , SPW|TX|fct_counter_receive[1], spw_ulight_con, 1
instance = comp, \SPW|TX|Add1~0 , SPW|TX|Add1~0, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~11 , SPW|TX|fct_counter_receive~11, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[2] , SPW|TX|fct_counter_receive[2], spw_ulight_con, 1
instance = comp, \SPW|TX|LessThan2~1 , SPW|TX|LessThan2~1, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~1 , SPW|TX|fct_counter_receive~1, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~2 , SPW|TX|fct_counter_receive~2, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~0 , SPW|TX|fct_counter_receive~0, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~3 , SPW|TX|fct_counter_receive~3, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[5] , SPW|TX|fct_counter_receive[5], spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~7 , SPW|TX|fct_counter_receive~7, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~8 , SPW|TX|fct_counter_receive~8, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~4 , SPW|TX|fct_counter_receive~4, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~9 , SPW|TX|fct_counter_receive~9, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[3] , SPW|TX|fct_counter_receive[3], spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~5 , SPW|TX|fct_counter_receive~5, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter~0 , SPW|TX|fct_counter~0, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~6 , SPW|TX|fct_counter_receive~6, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[4] , SPW|TX|fct_counter_receive[4], spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~10 , SPW|TX|fct_counter_receive~10, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive~13 , SPW|TX|fct_counter_receive~13, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_counter_receive[0] , SPW|TX|fct_counter_receive[0], spw_ulight_con, 1
instance = comp, \SPW|TX|LessThan2~0 , SPW|TX|LessThan2~0, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_fct~0 , SPW|TX|hold_fct~0, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_fct , SPW|TX|hold_fct, spw_ulight_con, 1
instance = comp, \SPW|TX|enable_n_char~1 , SPW|TX|enable_n_char~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|always0~0 , AXI_INTERFACE|send_fct_now|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|data_out , AXI_INTERFACE|send_fct_now|data_out, spw_ulight_con, 1
instance = comp, \SPW|TX|block_sum_fct_send~0 , SPW|TX|block_sum_fct_send~0, spw_ulight_con, 1
instance = comp, \SPW|TX|block_sum_fct_send , SPW|TX|block_sum_fct_send, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector4~2 , SPW|TX|Selector4~2, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector4~0 , SPW|TX|Selector4~0, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag~0 , SPW|TX|fct_flag~0, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag~4 , SPW|TX|fct_flag~4, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag[0] , SPW|TX|fct_flag[0], spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag~3 , SPW|TX|fct_flag~3, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag~2 , SPW|TX|fct_flag~2, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag[1] , SPW|TX|fct_flag[1], spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag~1 , SPW|TX|fct_flag~1, spw_ulight_con, 1
instance = comp, \SPW|TX|fct_flag[2] , SPW|TX|fct_flag[2], spw_ulight_con, 1
instance = comp, \SPW|TX|always4~0 , SPW|TX|always4~0, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector3~0 , SPW|TX|Selector3~0, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector2~1 , SPW|TX|Selector2~1, spw_ulight_con, 1
instance = comp, \SPW|TX|state_tx.tx_spw_null_fct , SPW|TX|state_tx.tx_spw_null_fct, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_data~0 , SPW|TX|hold_data~0, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_data , SPW|TX|hold_data, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector5~0 , SPW|TX|Selector5~0, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector5~1 , SPW|TX|Selector5~1, spw_ulight_con, 1
instance = comp, \SPW|TX|ready_tx_data~0 , SPW|TX|ready_tx_data~0, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer~4 , SPW|TX|global_counter_transfer~4, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer[1] , SPW|TX|global_counter_transfer[1], spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer~2 , SPW|TX|global_counter_transfer~2, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer~3 , SPW|TX|global_counter_transfer~3, spw_ulight_con, 1
instance = comp, \SPW|TX|global_counter_transfer[2] , SPW|TX|global_counter_transfer[2], spw_ulight_con, 1
instance = comp, \SPW|TX|first_time~feeder , SPW|TX|first_time~feeder, spw_ulight_con, 1
instance = comp, \SPW|TX|first_time , SPW|TX|first_time, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_null~0 , SPW|TX|hold_null~0, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_null~1 , SPW|TX|hold_null~1, spw_ulight_con, 1
instance = comp, \SPW|TX|hold_null , SPW|TX|hold_null, spw_ulight_con, 1
instance = comp, \SPW|TX|enable_n_char~0 , SPW|TX|enable_n_char~0, spw_ulight_con, 1
instance = comp, \SPW|TX|always4~1 , SPW|TX|always4~1, spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[7]~0 , SPW|TX|txdata_flagctrl_tx_last[7]~0, spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[2] , SPW|TX|txdata_flagctrl_tx_last[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[4] , AXI_INTERFACE|data_tx_to_w|data_out[4], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[4] , SPW|TX|txdata_flagctrl_tx_last[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[6] , AXI_INTERFACE|data_tx_to_w|data_out[6], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[6] , SPW|TX|txdata_flagctrl_tx_last[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[5]~feeder , AXI_INTERFACE|data_tx_to_w|data_out[5]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[5] , AXI_INTERFACE|data_tx_to_w|data_out[5], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[5] , SPW|TX|txdata_flagctrl_tx_last[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[7] , AXI_INTERFACE|data_tx_to_w|data_out[7], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[7] , SPW|TX|txdata_flagctrl_tx_last[7], spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~25 , SPW|TX|tx_dout~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[3] , AXI_INTERFACE|data_tx_to_w|data_out[3], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[3] , SPW|TX|txdata_flagctrl_tx_last[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[0] , AXI_INTERFACE|data_tx_to_w|data_out[0], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[0] , SPW|TX|txdata_flagctrl_tx_last[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[1] , AXI_INTERFACE|data_tx_to_w|data_out[1], spw_ulight_con, 1
instance = comp, \SPW|TX|txdata_flagctrl_tx_last[1] , SPW|TX|txdata_flagctrl_tx_last[1], spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~26 , SPW|TX|tx_dout~26, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~12 , SPW|TX|last_type~12, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~14 , SPW|TX|last_type~14, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~15 , SPW|TX|last_type~15, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type.FCT , SPW|TX|last_type.FCT, spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~2 , SPW|TX|Equal5~2, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~33 , SPW|TX|tx_dout~33, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~34 , SPW|TX|tx_dout~34, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~16 , SPW|TX|last_type~16, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type.EOP , SPW|TX|last_type.EOP, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~36 , SPW|TX|tx_dout~36, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~35 , SPW|TX|tx_dout~35, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~37 , SPW|TX|tx_dout~37, spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~0 , SPW|TX|Equal5~0, spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~1 , SPW|TX|Equal5~1, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~17 , SPW|TX|always0~17, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~24 , SPW|TX|always0~24, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~17 , SPW|TX|last_type~17, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~18 , SPW|TX|last_type~18, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~19 , SPW|TX|last_type~19, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type.DATA , SPW|TX|last_type.DATA, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~23 , SPW|TX|always0~23, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~31 , SPW|TX|tx_dout~31, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~6 , SPW|TX|always0~6, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~7 , SPW|TX|always0~7, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~22 , SPW|TX|always0~22, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~8 , SPW|TX|always0~8, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~20 , SPW|TX|always0~20, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~28 , SPW|TX|tx_dout~28, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~29 , SPW|TX|tx_dout~29, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~27 , SPW|TX|tx_dout~27, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~21 , SPW|TX|always0~21, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~18 , SPW|TX|always0~18, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~11 , SPW|TX|always0~11, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~13 , SPW|TX|always0~13, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~12 , SPW|TX|always0~12, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~23 , SPW|TX|tx_dout~23, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~24 , SPW|TX|tx_dout~24, spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~3 , SPW|TX|Equal5~3, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~9 , SPW|TX|always0~9, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~22 , SPW|TX|tx_dout~22, spw_ulight_con, 1
instance = comp, \SPW|TX|Equal5~4 , SPW|TX|Equal5~4, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~10 , SPW|TX|always0~10, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~21 , SPW|TX|tx_dout~21, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~20 , SPW|TX|tx_dout~20, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~19 , SPW|TX|tx_dout~19, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~14 , SPW|TX|always0~14, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~18 , SPW|TX|tx_dout~18, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~15 , SPW|TX|always0~15, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~17 , SPW|TX|tx_dout~17, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~16 , SPW|TX|always0~16, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~16 , SPW|TX|tx_dout~16, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~15 , SPW|TX|tx_dout~15, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~19 , SPW|TX|always0~19, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~14 , SPW|TX|tx_dout~14, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~12 , SPW|TX|tx_dout~12, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~30 , SPW|TX|tx_dout~30, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~10 , SPW|TX|tx_dout~10, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~42 , SPW|TX|tx_dout~42, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~8 , SPW|TX|tx_dout~8, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~6 , SPW|TX|tx_dout~6, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~25 , SPW|TX|always0~25, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~5 , SPW|TX|tx_dout~5, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~26 , SPW|TX|always0~26, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~4 , SPW|TX|tx_dout~4, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~32 , SPW|TX|tx_dout~32, spw_ulight_con, 1
instance = comp, \SPW|TX|always4~2 , SPW|TX|always4~2, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~27 , SPW|TX|always0~27, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~2 , SPW|TX|tx_dout~2, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~38 , SPW|TX|tx_dout~38, spw_ulight_con, 1
instance = comp, \SPW|TX|always0~28 , SPW|TX|always0~28, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~0 , SPW|TX|tx_dout~0, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~39 , SPW|TX|tx_dout~39, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~41 , SPW|TX|tx_dout~41, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_c_1 , SPW_B|RX|bit_c_1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_c_3 , SPW_B|RX|bit_c_3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r~1 , SPW_B|RX|control_r~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_c_ex , SPW_B|RX|bit_c_ex, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r~2 , SPW_B|RX|control_r~2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r[3] , SPW_B|RX|control_r[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control[3] , SPW_B|RX|control[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_c_0 , SPW_B|RX|bit_c_0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_c_2 , SPW_B|RX|bit_c_2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r[2] , SPW_B|RX|control_r[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control[2] , SPW_B|RX|control[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always9~0 , SPW_B|RX|always9~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r~0 , SPW_B|RX|control_r~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r[1] , SPW_B|RX|control_r[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control[1] , SPW_B|RX|control[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_l_r[1] , SPW_B|RX|control_l_r[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_l_r[2] , SPW_B|RX|control_l_r[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_control~0 , SPW_B|RX|last_is_control~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_control , SPW_B|RX|last_is_control, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_data~0 , SPW_B|RX|last_is_data~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_data , SPW_B|RX|last_is_data, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_null~0 , SPW_B|RX|rx_got_null~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_l_r[0] , SPW_B|RX|control_l_r[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_null~1 , SPW_B|RX|rx_got_null~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_null , SPW_B|RX|rx_got_null, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|always0~0 , AXI_INTERFACE|auto_start_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|data_out , AXI_INTERFACE|auto_start_0|data_out, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~1 , SPW_B|FSM|always0~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~8 , SPW_B|FSM|after128us~8, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[0] , SPW_B|FSM|after128us[0], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~29 , SPW_B|FSM|Add0~29, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~25 , SPW_B|FSM|Add0~25, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~7 , SPW_B|FSM|after128us~7, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[1] , SPW_B|FSM|after128us[1], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~21 , SPW_B|FSM|Add0~21, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~6 , SPW_B|FSM|after128us~6, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[2] , SPW_B|FSM|after128us[2], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~17 , SPW_B|FSM|Add0~17, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~13 , SPW_B|FSM|Add0~13, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~4 , SPW_B|FSM|after128us~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[4] , SPW_B|FSM|after128us[4], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~9 , SPW_B|FSM|Add0~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~3 , SPW_B|FSM|after128us~3, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[5] , SPW_B|FSM|after128us[5], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~5 , SPW_B|FSM|Add0~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~2 , SPW_B|FSM|after128us~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[6] , SPW_B|FSM|after128us[6], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~1 , SPW_B|FSM|Add0~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~1 , SPW_B|FSM|after128us~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[7] , SPW_B|FSM|after128us[7], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~45 , SPW_B|FSM|Add0~45, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~12 , SPW_B|FSM|after128us~12, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[8] , SPW_B|FSM|after128us[8], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~41 , SPW_B|FSM|Add0~41, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~11 , SPW_B|FSM|after128us~11, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[9] , SPW_B|FSM|after128us[9], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~33 , SPW_B|FSM|Add0~33, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~9 , SPW_B|FSM|after128us~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[10] , SPW_B|FSM|after128us[10], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add0~37 , SPW_B|FSM|Add0~37, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~10 , SPW_B|FSM|after128us~10, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[11] , SPW_B|FSM|after128us[11], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal1~2 , SPW_B|FSM|Equal1~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal1~1 , SPW_B|FSM|Equal1~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal1~3 , SPW_B|FSM|Equal1~3, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~45 , SPW_B|FSM|Add1~45, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~41 , SPW_B|FSM|Add1~41, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~0 , SPW_B|FSM|after64us~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~2 , SPW_B|FSM|after64us~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[0] , SPW_B|FSM|after64us[0], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~5 , SPW_B|FSM|Add1~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~29 , SPW_B|FSM|Add1~29, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~8 , SPW_B|FSM|after64us~8, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[1] , SPW_B|FSM|after64us[1], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~25 , SPW_B|FSM|Add1~25, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~7 , SPW_B|FSM|after64us~7, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[2] , SPW_B|FSM|after64us[2], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~21 , SPW_B|FSM|Add1~21, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~6 , SPW_B|FSM|after64us~6, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[3] , SPW_B|FSM|after64us[3], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~17 , SPW_B|FSM|Add1~17, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~5 , SPW_B|FSM|after64us~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[4] , SPW_B|FSM|after64us[4], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~13 , SPW_B|FSM|Add1~13, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~4 , SPW_B|FSM|after64us~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[5] , SPW_B|FSM|after64us[5], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~9 , SPW_B|FSM|Add1~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~3 , SPW_B|FSM|after64us~3, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[6] , SPW_B|FSM|after64us[6], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal0~0 , SPW_B|FSM|Equal0~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|LessThan1~1 , SPW_B|FSM|LessThan1~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~11 , SPW_B|FSM|after64us~11, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[11] , SPW_B|FSM|after64us[11], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|LessThan1~0 , SPW_B|FSM|LessThan1~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~37 , SPW_B|FSM|Add1~37, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~10 , SPW_B|FSM|after64us~10, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[7] , SPW_B|FSM|after64us[7], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~33 , SPW_B|FSM|Add1~33, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~9 , SPW_B|FSM|after64us~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[8] , SPW_B|FSM|after64us[8], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add1~1 , SPW_B|FSM|Add1~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~1 , SPW_B|FSM|after64us~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[9] , SPW_B|FSM|after64us[9], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us~12 , SPW_B|FSM|after64us~12, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after64us[10] , SPW_B|FSM|after64us[10], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal0~1 , SPW_B|FSM|Equal0~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal0~2 , SPW_B|FSM|Equal0~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~9 , SPW_B|FSM|state_fsm~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.error_wait , SPW_B|FSM|state_fsm.error_wait, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always2~0 , SPW_B|FSM|always2~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal1~4 , SPW_B|FSM|Equal1~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~0 , SPW_B|FSM|after128us~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us~5 , SPW_B|FSM|after128us~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after128us[3] , SPW_B|FSM|after128us[3], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal1~0 , SPW_B|FSM|Equal1~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector4~0 , SPW_B|FSM|Selector4~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_time_code~feeder , SPW_B|RX|rx_got_time_code~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_time_code~0 , SPW_B|RX|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_time_code , SPW_B|RX|rx_got_time_code, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_timec~0 , SPW_B|RX|last_is_timec~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_is_timec , SPW_B|RX|last_is_timec, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_timec~0 , SPW_B|RX|last_was_timec~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_timec , SPW_B|RX|last_was_timec, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_0 , SPW_B|RX|bit_d_0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_2 , SPW_B|RX|bit_d_2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_4 , SPW_B|RX|bit_d_4, spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[3] , SPW_B|RX|dta_timec[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[3]~9 , SPW_B|RX|data[3]~9, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[9]~0 , SPW_B|RX|data[9]~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[9]~11 , SPW_B|RX|data[9]~11, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[3] , SPW_B|RX|data[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[3]~feeder , SPW_B|RX|data_l_r[3]~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[7]~1 , SPW_B|RX|data_l_r[7]~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[3] , SPW_B|RX|data_l_r[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_1 , SPW_B|RX|bit_d_1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_3 , SPW_B|RX|bit_d_3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[4] , SPW_B|RX|dta_timec[4], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[4]~8 , SPW_B|RX|data[4]~8, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[4] , SPW_B|RX|data[4], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[4] , SPW_B|RX|data_l_r[4], spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[6] , SPW_B|RX|dta_timec[6], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[6]~6 , SPW_B|RX|data[6]~6, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[6] , SPW_B|RX|data[6], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[6] , SPW_B|RX|data_l_r[6], spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_5 , SPW_B|RX|bit_d_5, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_7 , SPW_B|RX|bit_d_7, spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[0] , SPW_B|RX|dta_timec[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[0]~3 , SPW_B|RX|data[0]~3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[0] , SPW_B|RX|data[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[7] , SPW_B|RX|dta_timec[7], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[7]~5 , SPW_B|RX|data[7]~5, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[7] , SPW_B|RX|data[7], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[7] , SPW_B|RX|data_l_r[7], spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[5] , SPW_B|RX|dta_timec[5], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[5]~7 , SPW_B|RX|data[5]~7, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[5] , SPW_B|RX|data[5], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[5] , SPW_B|RX|data_l_r[5], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~2 , SPW_B|RX|always6~2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_6 , SPW_B|RX|bit_d_6, spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_8 , SPW_B|RX|bit_d_8, spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[8] , SPW_B|RX|dta_timec[8], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[8]~2 , SPW_B|RX|data[8]~2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[8] , SPW_B|RX|data[8], spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[2] , SPW_B|RX|dta_timec[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[2]~4 , SPW_B|RX|data[2]~4, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[2] , SPW_B|RX|data[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[2] , SPW_B|RX|data_l_r[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[1] , SPW_B|RX|dta_timec[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[1]~10 , SPW_B|RX|data[1]~10, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[1] , SPW_B|RX|data[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[1] , SPW_B|RX|data_l_r[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|bit_d_9 , SPW_B|RX|bit_d_9, spw_ulight_con, 1
instance = comp, \SPW_B|RX|dta_timec[9] , SPW_B|RX|dta_timec[9], spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[9]~1 , SPW_B|RX|data[9]~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data[9] , SPW_B|RX|data[9], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~3 , SPW_B|RX|always6~3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_data~0 , SPW_B|RX|last_was_data~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_data , SPW_B|RX|last_was_data, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~1 , SPW_B|RX|rx_error~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[2]~feeder , SPW_B|RX|timecode[2]~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[3]~0 , SPW_B|RX|timecode[3]~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[2] , SPW_B|RX|timecode[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[6] , SPW_B|RX|timecode[6], spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[5] , SPW_B|RX|timecode[5], spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[4] , SPW_B|RX|timecode[4], spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[7] , SPW_B|RX|timecode[7], spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[3] , SPW_B|RX|timecode[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~0 , SPW_B|RX|always6~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[1] , SPW_B|RX|timecode[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~1 , SPW_B|RX|always6~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[0]~feeder , SPW_B|RX|timecode[0]~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|timecode[0] , SPW_B|RX|timecode[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~0 , SPW_B|RX|rx_error~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_control~0 , SPW_B|RX|last_was_control~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|last_was_control , SPW_B|RX|last_was_control, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~4 , SPW_B|RX|always6~4, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~5 , SPW_B|RX|always6~5, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~2 , SPW_B|RX|rx_error~2, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~5 , SPW_B|RX|rx_error~5, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~3 , SPW_B|RX|rx_error~3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~6 , SPW_B|RX|always6~6, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~4 , SPW_B|RX|rx_error~4, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~8 , SPW_B|RX|always6~8, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~6 , SPW_B|RX|rx_error~6, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always6~7 , SPW_B|RX|always6~7, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~7 , SPW_B|RX|rx_error~7, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error~8 , SPW_B|RX|rx_error~8, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_error , SPW_B|RX|rx_error, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~13 , SPW_B|FSM|state_fsm~13, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~10 , SPW_B|FSM|state_fsm~10, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~11 , SPW_B|FSM|state_fsm~11, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~12 , SPW_B|FSM|state_fsm~12, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.ready~feeder , SPW_B|FSM|state_fsm.ready~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.ready , SPW_B|FSM|state_fsm.ready, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~14 , SPW_B|FSM|state_fsm~14, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.started , SPW_B|FSM|state_fsm.started, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always4~2 , SPW_B|TX|always4~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector0~0 , SPW_B|TX|Selector0~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|state_tx.tx_spw_start , SPW_B|TX|state_tx.tx_spw_start, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector1~0 , SPW_B|TX|Selector1~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|state_tx.tx_spw_null , SPW_B|TX|state_tx.tx_spw_null, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always1~0 , SPW_B|TX|always1~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer[0]~5 , SPW_B|TX|global_counter_transfer[0]~5, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer[0] , SPW_B|TX|global_counter_transfer[0], spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer~4 , SPW_B|TX|global_counter_transfer~4, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer[1] , SPW_B|TX|global_counter_transfer[1], spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer~2 , SPW_B|TX|global_counter_transfer~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer~3 , SPW_B|TX|global_counter_transfer~3, spw_ulight_con, 1
instance = comp, \SPW_B|TX|global_counter_transfer[2] , SPW_B|TX|global_counter_transfer[2], spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~10 , SPW_B|TX|last_type~10, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_data~0 , SPW_B|TX|hold_data~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|hold_data , SPW_B|TX|hold_data, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector5~0 , SPW_B|TX|Selector5~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|ready_tx_data~0 , SPW_B|TX|ready_tx_data~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always5~0 , SPW_B|RX|always5~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|block_sum~0 , SPW_B|TX|block_sum~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|block_sum , SPW_B|TX|block_sum, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~0 , SPW_B|TX|fct_counter_receive~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~2 , SPW_B|TX|fct_counter_receive~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~1 , SPW_B|TX|fct_counter_receive~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~3 , SPW_B|TX|fct_counter_receive~3, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[5] , SPW_B|TX|fct_counter_receive[5], spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~10 , SPW_B|TX|fct_counter_receive~10, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~13 , SPW_B|TX|fct_counter_receive~13, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[0] , SPW_B|TX|fct_counter_receive[0], spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~12 , SPW_B|TX|fct_counter_receive~12, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[1] , SPW_B|TX|fct_counter_receive[1], spw_ulight_con, 1
instance = comp, \SPW_B|TX|Add1~0 , SPW_B|TX|Add1~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~11 , SPW_B|TX|fct_counter_receive~11, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[2] , SPW_B|TX|fct_counter_receive[2], spw_ulight_con, 1
instance = comp, \SPW_B|TX|LessThan2~1 , SPW_B|TX|LessThan2~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~7 , SPW_B|TX|fct_counter_receive~7, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~8 , SPW_B|TX|fct_counter_receive~8, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~4 , SPW_B|TX|fct_counter_receive~4, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~9 , SPW_B|TX|fct_counter_receive~9, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[3] , SPW_B|TX|fct_counter_receive[3], spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~5 , SPW_B|TX|fct_counter_receive~5, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter~0 , SPW_B|TX|fct_counter~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive~6 , SPW_B|TX|fct_counter_receive~6, spw_ulight_con, 1
instance = comp, \SPW_B|TX|fct_counter_receive[4] , SPW_B|TX|fct_counter_receive[4], spw_ulight_con, 1
instance = comp, \SPW_B|TX|LessThan2~0 , SPW_B|TX|LessThan2~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always4~1 , SPW_B|TX|always4~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[7]~0 , SPW_B|TX|txdata_flagctrl_tx_last[7]~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[4] , SPW_B|TX|txdata_flagctrl_tx_last[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[5] , AXI_INTERFACE|data_tx_to_w_0|data_out[5], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[5] , SPW_B|TX|txdata_flagctrl_tx_last[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[7] , AXI_INTERFACE|data_tx_to_w_0|data_out[7], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[7] , SPW_B|TX|txdata_flagctrl_tx_last[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[6] , AXI_INTERFACE|data_tx_to_w_0|data_out[6], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[6] , SPW_B|TX|txdata_flagctrl_tx_last[6], spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~27 , SPW_B|TX|tx_dout~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[3] , AXI_INTERFACE|data_tx_to_w_0|data_out[3], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[3] , SPW_B|TX|txdata_flagctrl_tx_last[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[1] , AXI_INTERFACE|data_tx_to_w_0|data_out[1], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[1] , SPW_B|TX|txdata_flagctrl_tx_last[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[0] , AXI_INTERFACE|data_tx_to_w_0|data_out[0], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[0] , SPW_B|TX|txdata_flagctrl_tx_last[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[2] , AXI_INTERFACE|data_tx_to_w_0|data_out[2], spw_ulight_con, 1
instance = comp, \SPW_B|TX|txdata_flagctrl_tx_last[2] , SPW_B|TX|txdata_flagctrl_tx_last[2], spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~28 , SPW_B|TX|tx_dout~28, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~32 , SPW_B|TX|tx_dout~32, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~6 , SPW_B|TX|always0~6, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~13 , SPW_B|TX|last_type~13, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type.NULL , SPW_B|TX|last_type.NULL, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~7 , SPW_B|TX|always0~7, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~8 , SPW_B|TX|always0~8, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~21 , SPW_B|TX|always0~21, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~15 , SPW_B|TX|last_type~15, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type.FCT , SPW_B|TX|last_type.FCT, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~29 , SPW_B|TX|tx_dout~29, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~30 , SPW_B|TX|tx_dout~30, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~12 , SPW_B|TX|always0~12, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Equal5~2 , SPW_B|TX|Equal5~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~9 , SPW_B|TX|always0~9, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~23 , SPW_B|TX|tx_dout~23, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~24 , SPW_B|TX|tx_dout~24, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~25 , SPW_B|TX|tx_dout~25, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~22 , SPW_B|TX|tx_dout~22, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~10 , SPW_B|TX|always0~10, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~11 , SPW_B|TX|always0~11, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~21 , SPW_B|TX|tx_dout~21, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~20 , SPW_B|TX|tx_dout~20, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~13 , SPW_B|TX|always0~13, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~19 , SPW_B|TX|tx_dout~19, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~14 , SPW_B|TX|always0~14, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~18 , SPW_B|TX|tx_dout~18, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~15 , SPW_B|TX|always0~15, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~17 , SPW_B|TX|tx_dout~17, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~16 , SPW_B|TX|always0~16, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~16 , SPW_B|TX|tx_dout~16, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~17 , SPW_B|TX|always0~17, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~18 , SPW_B|TX|always0~18, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~15 , SPW_B|TX|tx_dout~15, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~19 , SPW_B|TX|always0~19, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~14 , SPW_B|TX|tx_dout~14, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~17 , SPW_B|TX|last_type~17, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~18 , SPW_B|TX|last_type~18, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type~19 , SPW_B|TX|last_type~19, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_type.DATA , SPW_B|TX|last_type.DATA, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~20 , SPW_B|TX|always0~20, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~12 , SPW_B|TX|tx_dout~12, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~22 , SPW_B|TX|always0~22, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~31 , SPW_B|TX|tx_dout~31, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~30 , SPW_B|TX|always0~30, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~10 , SPW_B|TX|tx_dout~10, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~44 , SPW_B|TX|tx_dout~44, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~24 , SPW_B|TX|always0~24, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~8 , SPW_B|TX|tx_dout~8, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~25 , SPW_B|TX|always0~25, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~6 , SPW_B|TX|tx_dout~6, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~26 , SPW_B|TX|always0~26, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~5 , SPW_B|TX|tx_dout~5, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~27 , SPW_B|TX|always0~27, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~4 , SPW_B|TX|tx_dout~4, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~33 , SPW_B|TX|tx_dout~33, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~28 , SPW_B|TX|always0~28, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~2 , SPW_B|TX|tx_dout~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~35 , SPW_B|TX|tx_dout~35, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~37 , SPW_B|TX|tx_dout~37, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~34 , SPW_B|TX|tx_dout~34, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~36 , SPW_B|TX|tx_dout~36, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~38 , SPW_B|TX|tx_dout~38, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~39 , SPW_B|TX|tx_dout~39, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~40 , SPW_B|TX|tx_dout~40, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always0~29 , SPW_B|TX|always0~29, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~0 , SPW_B|TX|tx_dout~0, spw_ulight_con, 1
instance = comp, \SPW|RX|control_bit_found~1 , SPW|RX|control_bit_found~1, spw_ulight_con, 1
instance = comp, \SPW|RX|control_bit_found~feeder , SPW|RX|control_bit_found~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|control_bit_found , SPW|RX|control_bit_found, spw_ulight_con, 1
instance = comp, \SPW|RX|is_data~1 , SPW|RX|is_data~1, spw_ulight_con, 1
instance = comp, \SPW|RX|is_data , SPW|RX|is_data, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~5 , SPW|RX|counter_neg~5, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg[3] , SPW|RX|counter_neg[3], spw_ulight_con, 1
instance = comp, \SPW|RX|Add0~0 , SPW|RX|Add0~0, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~0 , SPW|RX|counter_neg~0, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~1 , SPW|RX|counter_neg~1, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg[4] , SPW|RX|counter_neg[4], spw_ulight_con, 1
instance = comp, \SPW|RX|Equal0~0 , SPW|RX|Equal0~0, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~4 , SPW|RX|counter_neg~4, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg[1] , SPW|RX|counter_neg[1], spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg~2 , SPW|RX|counter_neg~2, spw_ulight_con, 1
instance = comp, \SPW|RX|counter_neg[0] , SPW|RX|counter_neg[0], spw_ulight_con, 1
instance = comp, \SPW|RX|is_control~0 , SPW|RX|is_control~0, spw_ulight_con, 1
instance = comp, \SPW|RX|is_control , SPW|RX|is_control, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r~1 , SPW|RX|control_r~1, spw_ulight_con, 1
instance = comp, \SPW|RX|control_r[1] , SPW|RX|control_r[1], spw_ulight_con, 1
instance = comp, \SPW|RX|control[1] , SPW|RX|control[1], spw_ulight_con, 1
instance = comp, \SPW|RX|control_l_r[1] , SPW|RX|control_l_r[1], spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_control~0 , SPW|RX|last_is_control~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_control , SPW|RX|last_is_control, spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_data~0 , SPW|RX|last_is_data~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_data , SPW|RX|last_is_data, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_null~0 , SPW|RX|rx_got_null~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_null~1 , SPW|RX|rx_got_null~1, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_null , SPW|RX|rx_got_null, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_time_code~feeder , SPW|RX|rx_got_time_code~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_time_code~0 , SPW|RX|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_time_code , SPW|RX|rx_got_time_code, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_nchar~feeder , SPW|RX|rx_got_nchar~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|always7~0 , SPW|RX|always7~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_nchar , SPW|RX|rx_got_nchar, spw_ulight_con, 1
instance = comp, \SPW|FSM|always0~2 , SPW|FSM|always0~2, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_fct_fsm~feeder , SPW|RX|rx_got_fct_fsm~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|always8~0 , SPW|RX|always8~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_fct_fsm , SPW|RX|rx_got_fct_fsm, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~29 , SPW|FSM|Add0~29, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~25 , SPW|FSM|Add0~25, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~8 , SPW|FSM|after128us~8, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[1] , SPW|FSM|after128us[1], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~21 , SPW|FSM|Add0~21, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~7 , SPW|FSM|after128us~7, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[2] , SPW|FSM|after128us[2], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~17 , SPW|FSM|Add0~17, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~13 , SPW|FSM|Add0~13, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~5 , SPW|FSM|after128us~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[4] , SPW|FSM|after128us[4], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~9 , SPW|FSM|Add0~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~4 , SPW|FSM|after128us~4, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[5] , SPW|FSM|after128us[5], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~5 , SPW|FSM|Add0~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~3 , SPW|FSM|after128us~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[6] , SPW|FSM|after128us[6], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~1 , SPW|FSM|Add0~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~2 , SPW|FSM|after128us~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[7] , SPW|FSM|after128us[7], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~45 , SPW|FSM|Add0~45, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~13 , SPW|FSM|after128us~13, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[8] , SPW|FSM|after128us[8], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~41 , SPW|FSM|Add0~41, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~12 , SPW|FSM|after128us~12, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[9] , SPW|FSM|after128us[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|always0~0 , AXI_INTERFACE|link_start|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|data_out , AXI_INTERFACE|link_start|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|data_out~feeder , AXI_INTERFACE|auto_start|data_out~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|always0~0 , AXI_INTERFACE|auto_start|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|data_out , AXI_INTERFACE|auto_start|data_out, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~1 , SPW|FSM|Add1~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~25 , SPW|FSM|Add1~25, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~7 , SPW|FSM|after64us~7, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[1] , SPW|FSM|after64us[1], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~21 , SPW|FSM|Add1~21, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~6 , SPW|FSM|after64us~6, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[2] , SPW|FSM|after64us[2], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~17 , SPW|FSM|Add1~17, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~5 , SPW|FSM|after64us~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[3] , SPW|FSM|after64us[3], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~13 , SPW|FSM|Add1~13, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~4 , SPW|FSM|after64us~4, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[4] , SPW|FSM|after64us[4], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~9 , SPW|FSM|Add1~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~3 , SPW|FSM|after64us~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[5] , SPW|FSM|after64us[5], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~5 , SPW|FSM|Add1~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~45 , SPW|FSM|Add1~45, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~12 , SPW|FSM|after64us~12, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[7] , SPW|FSM|after64us[7], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~41 , SPW|FSM|Add1~41, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~29 , SPW|FSM|Add1~29, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~8 , SPW|FSM|after64us~8, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[9] , SPW|FSM|after64us[9], spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~11 , SPW|FSM|after64us~11, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[8] , SPW|FSM|after64us[8], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal0~3 , SPW|FSM|Equal0~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~2 , SPW|FSM|after64us~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[6] , SPW|FSM|after64us[6], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal0~0 , SPW|FSM|Equal0~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|LessThan1~0 , SPW|FSM|LessThan1~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~37 , SPW|FSM|Add1~37, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add1~33 , SPW|FSM|Add1~33, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~9 , SPW|FSM|after64us~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[11] , SPW|FSM|after64us[11], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal0~4 , SPW|FSM|Equal0~4, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~10 , SPW|FSM|after64us~10, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[10] , SPW|FSM|after64us[10], spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~0 , SPW|FSM|after64us~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us~1 , SPW|FSM|after64us~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|after64us[0] , SPW|FSM|after64us[0], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal0~1 , SPW|FSM|Equal0~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal0~2 , SPW|FSM|Equal0~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~9 , SPW|FSM|state_fsm~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.error_wait , SPW|FSM|state_fsm.error_wait, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~0 , SPW|FSM|after128us~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~37 , SPW|FSM|Add0~37, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~11 , SPW|FSM|after128us~11, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[10] , SPW|FSM|after128us[10], spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~1 , SPW|FSM|after128us~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~6 , SPW|FSM|after128us~6, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[3] , SPW|FSM|after128us[3], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal1~0 , SPW|FSM|Equal1~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~14 , SPW|FSM|state_fsm~14, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~15 , SPW|FSM|state_fsm~15, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.connecting , SPW|FSM|state_fsm.connecting, spw_ulight_con, 1
instance = comp, \SPW|FSM|always0~4 , SPW|FSM|always0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|always0~0 , AXI_INTERFACE|link_disable|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|data_out , AXI_INTERFACE|link_disable|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|always0~0 , AXI_INTERFACE|credit_error_rx|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|data_out , AXI_INTERFACE|credit_error_rx|data_out, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~6 , SPW|FSM|after850ns~6, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[0] , SPW|FSM|after850ns[0], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~25 , SPW|FSM|Add2~25, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~21 , SPW|FSM|Add2~21, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~5 , SPW|FSM|after850ns~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[1] , SPW|FSM|after850ns[1], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~17 , SPW|FSM|Add2~17, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~4 , SPW|FSM|after850ns~4, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[2] , SPW|FSM|after850ns[2], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~13 , SPW|FSM|Add2~13, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~3 , SPW|FSM|after850ns~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[3] , SPW|FSM|after850ns[3], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~9 , SPW|FSM|Add2~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~5 , SPW|FSM|Add2~5, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~1 , SPW|FSM|Add2~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~0 , SPW|FSM|after850ns~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[6] , SPW|FSM|after850ns[6], spw_ulight_con, 1
instance = comp, \SPW|FSM|LessThan2~1 , SPW|FSM|LessThan2~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~45 , SPW|FSM|Add2~45, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~11 , SPW|FSM|after850ns~11, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[7] , SPW|FSM|after850ns[7], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~41 , SPW|FSM|Add2~41, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~10 , SPW|FSM|after850ns~10, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[8] , SPW|FSM|after850ns[8], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~37 , SPW|FSM|Add2~37, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~9 , SPW|FSM|after850ns~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[9] , SPW|FSM|after850ns[9], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~33 , SPW|FSM|Add2~33, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~8 , SPW|FSM|after850ns~8, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[10] , SPW|FSM|after850ns[10], spw_ulight_con, 1
instance = comp, \SPW|FSM|Add2~29 , SPW|FSM|Add2~29, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~7 , SPW|FSM|after850ns~7, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[11] , SPW|FSM|after850ns[11], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal2~2 , SPW|FSM|Equal2~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~1 , SPW|FSM|after850ns~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[5] , SPW|FSM|after850ns[5], spw_ulight_con, 1
instance = comp, \SPW|FSM|LessThan2~0 , SPW|FSM|LessThan2~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns~2 , SPW|FSM|after850ns~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|after850ns[4] , SPW|FSM|after850ns[4], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal2~0 , SPW|FSM|Equal2~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal2~1 , SPW|FSM|Equal2~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|always0~3 , SPW|FSM|always0~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~16 , SPW|FSM|state_fsm~16, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.run , SPW|FSM|state_fsm.run, spw_ulight_con, 1
instance = comp, \SPW|TX|Selector4~1 , SPW|TX|Selector4~1, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type~13 , SPW|TX|last_type~13, spw_ulight_con, 1
instance = comp, \SPW|TX|last_type.NULL , SPW|TX|last_type.NULL, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_dout~40 , SPW|TX|tx_dout~40, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_bit_found~1 , SPW_B|RX|control_bit_found~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_bit_found , SPW_B|RX|control_bit_found, spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_data~0 , SPW_B|RX|is_data~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_data~1 , SPW_B|RX|is_data~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_data , SPW_B|RX|is_data, spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_control~1 , SPW_B|RX|is_control~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|Add0~0 , SPW_B|RX|Add0~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg~0 , SPW_B|RX|counter_neg~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[4] , SPW_B|RX|counter_neg[4], spw_ulight_con, 1
instance = comp, \SPW_B|RX|Equal1~0 , SPW_B|RX|Equal1~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg~3 , SPW_B|RX|counter_neg~3, spw_ulight_con, 1
instance = comp, \SPW_B|RX|counter_neg[1] , SPW_B|RX|counter_neg[1], spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_control~0 , SPW_B|RX|is_control~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|is_control , SPW_B|RX|is_control, spw_ulight_con, 1
instance = comp, \SPW_B|RX|control_r[0] , SPW_B|RX|control_r[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|control[0] , SPW_B|RX|control[0], spw_ulight_con, 1
instance = comp, \SPW_B|RX|always7~0 , SPW_B|RX|always7~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_nchar , SPW_B|RX|rx_got_nchar, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~0 , SPW_B|FSM|always0~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~2 , SPW_B|FSM|always0~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~17_RESYN0 , SPW_B|FSM|state_fsm~17_RESYN0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~17 , SPW_B|FSM|state_fsm~17, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.connecting , SPW_B|FSM|state_fsm.connecting, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector2~0 , SPW_B|TX|Selector2~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector2~1 , SPW_B|TX|Selector2~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|state_tx.tx_spw_null_fct , SPW_B|TX|state_tx.tx_spw_null_fct, spw_ulight_con, 1
instance = comp, \SPW_B|TX|Selector4~2 , SPW_B|TX|Selector4~2, spw_ulight_con, 1
instance = comp, \SPW_B|TX|first_time~0 , SPW_B|TX|first_time~0, spw_ulight_con, 1
instance = comp, \SPW_B|TX|first_time , SPW_B|TX|first_time, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_dout~42 , SPW_B|TX|tx_dout~42, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_tx_dout , SPW_B|TX|last_tx_dout, spw_ulight_con, 1
instance = comp, \SPW_B|TX|last_tx_sout , SPW_B|TX|last_tx_sout, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_sout~1 , SPW_B|TX|tx_sout~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|always1~1 , SPW_B|TX|always1~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|tx_sout~0 , SPW_B|TX|tx_sout~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_got_bit , SPW|RX|rx_got_bit, spw_ulight_con, 1
instance = comp, \SPW|RX|first_time~feeder , SPW|RX|first_time~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|first_time , SPW|RX|first_time, spw_ulight_con, 1
instance = comp, \SPW|RX|negedge_clk , SPW|RX|negedge_clk, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_data~0 , SPW|RX|last_was_data~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_data , SPW|RX|last_was_data, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_0~feeder , SPW|RX|bit_d_0~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_0 , SPW|RX|bit_d_0, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_2 , SPW|RX|bit_d_2, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[5] , SPW|RX|dta_timec[5], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[0]~0 , SPW|RX|timecode[0]~0, spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[5] , SPW|RX|timecode[5], spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_4~feeder , SPW|RX|bit_d_4~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_4 , SPW|RX|bit_d_4, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[3] , SPW|RX|dta_timec[3], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[3] , SPW|RX|timecode[3], spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_1 , SPW|RX|bit_d_1, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[6] , SPW|RX|dta_timec[6], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[6] , SPW|RX|timecode[6], spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[7] , SPW|RX|dta_timec[7], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[7] , SPW|RX|timecode[7], spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_3 , SPW|RX|bit_d_3, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[4] , SPW|RX|dta_timec[4], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[4] , SPW|RX|timecode[4], spw_ulight_con, 1
instance = comp, \SPW|RX|always6~2 , SPW|RX|always6~2, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_5 , SPW|RX|bit_d_5, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_7 , SPW|RX|bit_d_7, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[0] , SPW|RX|dta_timec[0], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[0] , SPW|RX|timecode[0], spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_9 , SPW|RX|bit_d_9, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[9] , SPW|RX|dta_timec[9], spw_ulight_con, 1
instance = comp, \SPW|RX|data[9]~0 , SPW|RX|data[9]~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_timec~0 , SPW|RX|last_is_timec~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_is_timec , SPW|RX|last_is_timec, spw_ulight_con, 1
instance = comp, \SPW|RX|data[9]~1 , SPW|RX|data[9]~1, spw_ulight_con, 1
instance = comp, \SPW|RX|data[9]~10 , SPW|RX|data[9]~10, spw_ulight_con, 1
instance = comp, \SPW|RX|data[9] , SPW|RX|data[9], spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_6 , SPW|RX|bit_d_6, spw_ulight_con, 1
instance = comp, \SPW|RX|bit_d_8 , SPW|RX|bit_d_8, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[8]~feeder , SPW|RX|dta_timec[8]~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[8] , SPW|RX|dta_timec[8], spw_ulight_con, 1
instance = comp, \SPW|RX|data[8]~2 , SPW|RX|data[8]~2, spw_ulight_con, 1
instance = comp, \SPW|RX|data[8] , SPW|RX|data[8], spw_ulight_con, 1
instance = comp, \SPW|RX|always6~1 , SPW|RX|always6~1, spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[1] , SPW|RX|dta_timec[1], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[1] , SPW|RX|timecode[1], spw_ulight_con, 1
instance = comp, \SPW|RX|dta_timec[2] , SPW|RX|dta_timec[2], spw_ulight_con, 1
instance = comp, \SPW|RX|timecode[2] , SPW|RX|timecode[2], spw_ulight_con, 1
instance = comp, \SPW|RX|always6~3 , SPW|RX|always6~3, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_control~0 , SPW|RX|last_was_control~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_control , SPW|RX|last_was_control, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_timec~0 , SPW|RX|last_was_timec~0, spw_ulight_con, 1
instance = comp, \SPW|RX|last_was_timec , SPW|RX|last_was_timec, spw_ulight_con, 1
instance = comp, \SPW|RX|data[4]~8 , SPW|RX|data[4]~8, spw_ulight_con, 1
instance = comp, \SPW|RX|data[4] , SPW|RX|data[4], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[4]~feeder , SPW|RX|data_l_r[4]~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[7]~0 , SPW|RX|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[4] , SPW|RX|data_l_r[4], spw_ulight_con, 1
instance = comp, \SPW|RX|data[6]~6 , SPW|RX|data[6]~6, spw_ulight_con, 1
instance = comp, \SPW|RX|data[6] , SPW|RX|data[6], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[6]~feeder , SPW|RX|data_l_r[6]~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[6] , SPW|RX|data_l_r[6], spw_ulight_con, 1
instance = comp, \SPW|RX|data[5]~7 , SPW|RX|data[5]~7, spw_ulight_con, 1
instance = comp, \SPW|RX|data[5] , SPW|RX|data[5], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[5] , SPW|RX|data_l_r[5], spw_ulight_con, 1
instance = comp, \SPW|RX|data[3]~9 , SPW|RX|data[3]~9, spw_ulight_con, 1
instance = comp, \SPW|RX|data[3] , SPW|RX|data[3], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[3] , SPW|RX|data_l_r[3], spw_ulight_con, 1
instance = comp, \SPW|RX|data[7]~5 , SPW|RX|data[7]~5, spw_ulight_con, 1
instance = comp, \SPW|RX|data[7] , SPW|RX|data[7], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[7]~feeder , SPW|RX|data_l_r[7]~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[7] , SPW|RX|data_l_r[7], spw_ulight_con, 1
instance = comp, \SPW|RX|always6~4 , SPW|RX|always6~4, spw_ulight_con, 1
instance = comp, \SPW|RX|data[2]~3 , SPW|RX|data[2]~3, spw_ulight_con, 1
instance = comp, \SPW|RX|data[2] , SPW|RX|data[2], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[2]~feeder , SPW|RX|data_l_r[2]~feeder, spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[2] , SPW|RX|data_l_r[2], spw_ulight_con, 1
instance = comp, \SPW|RX|Equal8~0 , SPW|RX|Equal8~0, spw_ulight_con, 1
instance = comp, \SPW|RX|data[0] , SPW|RX|data[0], spw_ulight_con, 1
instance = comp, \SPW|RX|data[1]~4 , SPW|RX|data[1]~4, spw_ulight_con, 1
instance = comp, \SPW|RX|data[1] , SPW|RX|data[1], spw_ulight_con, 1
instance = comp, \SPW|RX|data_l_r[1] , SPW|RX|data_l_r[1], spw_ulight_con, 1
instance = comp, \SPW|RX|always6~5 , SPW|RX|always6~5, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~0 , SPW|RX|always6~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_error~0 , SPW|RX|rx_error~0, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~7 , SPW|RX|always6~7, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~9 , SPW|RX|always6~9, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~10 , SPW|RX|always6~10, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~8 , SPW|RX|always6~8, spw_ulight_con, 1
instance = comp, \SPW|RX|always6~6 , SPW|RX|always6~6, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_error~1 , SPW|RX|rx_error~1, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_error~2 , SPW|RX|rx_error~2, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_error , SPW|RX|rx_error, spw_ulight_con, 1
instance = comp, \SPW|FSM|always0~0 , SPW|FSM|always0~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~12 , SPW|FSM|state_fsm~12, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~11 , SPW|FSM|state_fsm~11, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~13 , SPW|FSM|state_fsm~13, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.started , SPW|FSM|state_fsm.started, spw_ulight_con, 1
instance = comp, \SPW|FSM|Add0~33 , SPW|FSM|Add0~33, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~10 , SPW|FSM|after128us~10, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[11] , SPW|FSM|after128us[11], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal1~2 , SPW|FSM|Equal1~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|Selector4~0 , SPW|FSM|Selector4~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us~9 , SPW|FSM|after128us~9, spw_ulight_con, 1
instance = comp, \SPW|FSM|after128us[0] , SPW|FSM|after128us[0], spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal1~1 , SPW|FSM|Equal1~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|Equal1~3 , SPW|FSM|Equal1~3, spw_ulight_con, 1
instance = comp, \SPW|FSM|always0~1 , SPW|FSM|always0~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~10 , SPW|FSM|state_fsm~10, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.ready , SPW|FSM|state_fsm.ready, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~17 , SPW|FSM|state_fsm~17, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~18 , SPW|FSM|state_fsm~18, spw_ulight_con, 1
instance = comp, \SPW|FSM|Selector0~2 , SPW|FSM|Selector0~2, spw_ulight_con, 1
instance = comp, \SPW|FSM|Selector0~1 , SPW|FSM|Selector0~1, spw_ulight_con, 1
instance = comp, \SPW|FSM|Selector0~0 , SPW|FSM|Selector0~0, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm~19 , SPW|FSM|state_fsm~19, spw_ulight_con, 1
instance = comp, \SPW|FSM|state_fsm.error_reset , SPW|FSM|state_fsm.error_reset, spw_ulight_con, 1
instance = comp, \SPW|FSM|enable_tx~0 , SPW|FSM|enable_tx~0, spw_ulight_con, 1
instance = comp, \SPW|TX|last_tx_dout , SPW|TX|last_tx_dout, spw_ulight_con, 1
instance = comp, \SPW|TX|always1~1 , SPW|TX|always1~1, spw_ulight_con, 1
instance = comp, \SPW|TX|last_tx_sout , SPW|TX|last_tx_sout, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_sout~1 , SPW|TX|tx_sout~1, spw_ulight_con, 1
instance = comp, \SPW|TX|tx_sout~0 , SPW|TX|tx_sout~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_bit , SPW_B|RX|rx_got_bit, spw_ulight_con, 1
instance = comp, \SPW_B|RX|first_time~feeder , SPW_B|RX|first_time~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|first_time , SPW_B|RX|first_time, spw_ulight_con, 1
instance = comp, \SPW_B|RX|negedge_clk , SPW_B|RX|negedge_clk, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_fct_fsm~feeder , SPW_B|RX|rx_got_fct_fsm~feeder, spw_ulight_con, 1
instance = comp, \SPW_B|RX|always8~0 , SPW_B|RX|always8~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_got_fct_fsm , SPW_B|RX|rx_got_fct_fsm, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~3 , SPW_B|FSM|always0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|data_out~feeder , AXI_INTERFACE|credit_error_rx_0|data_out~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|always0~0 , AXI_INTERFACE|credit_error_rx_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|data_out , AXI_INTERFACE|credit_error_rx_0|data_out, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~11 , SPW_B|FSM|after850ns~11, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[0] , SPW_B|FSM|after850ns[0], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~45 , SPW_B|FSM|Add2~45, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~41 , SPW_B|FSM|Add2~41, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~10 , SPW_B|FSM|after850ns~10, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[1] , SPW_B|FSM|after850ns[1], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~37 , SPW_B|FSM|Add2~37, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~5 , SPW_B|FSM|Add2~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~1 , SPW_B|FSM|after850ns~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[3] , SPW_B|FSM|after850ns[3], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|LessThan2~0 , SPW_B|FSM|LessThan2~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~33 , SPW_B|FSM|Add2~33, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~8 , SPW_B|FSM|after850ns~8, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[4] , SPW_B|FSM|after850ns[4], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~1 , SPW_B|FSM|Add2~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~0 , SPW_B|FSM|after850ns~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[5] , SPW_B|FSM|after850ns[5], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~29 , SPW_B|FSM|Add2~29, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~7 , SPW_B|FSM|after850ns~7, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[6] , SPW_B|FSM|after850ns[6], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|LessThan2~1 , SPW_B|FSM|LessThan2~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~25 , SPW_B|FSM|Add2~25, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~6 , SPW_B|FSM|after850ns~6, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[7] , SPW_B|FSM|after850ns[7], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~21 , SPW_B|FSM|Add2~21, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~5 , SPW_B|FSM|after850ns~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[8] , SPW_B|FSM|after850ns[8], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~17 , SPW_B|FSM|Add2~17, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~4 , SPW_B|FSM|after850ns~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[9] , SPW_B|FSM|after850ns[9], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~13 , SPW_B|FSM|Add2~13, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|LessThan2~2 , SPW_B|FSM|LessThan2~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~3 , SPW_B|FSM|after850ns~3, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[10] , SPW_B|FSM|after850ns[10], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Add2~9 , SPW_B|FSM|Add2~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~2 , SPW_B|FSM|after850ns~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[11] , SPW_B|FSM|after850ns[11], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal2~1 , SPW_B|FSM|Equal2~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns~9 , SPW_B|FSM|after850ns~9, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|after850ns[2] , SPW_B|FSM|after850ns[2], spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal2~2 , SPW_B|FSM|Equal2~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Equal2~0 , SPW_B|FSM|Equal2~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~4 , SPW_B|FSM|always0~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~18 , SPW_B|FSM|state_fsm~18, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.run , SPW_B|FSM|state_fsm.run, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|always0~5 , SPW_B|FSM|always0~5, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector0~0 , SPW_B|FSM|Selector0~0, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~19 , SPW_B|FSM|state_fsm~19, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector0~1 , SPW_B|FSM|Selector0~1, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector0~4 , SPW_B|FSM|Selector0~4, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector0~2 , SPW_B|FSM|Selector0~2, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|Selector0~3 , SPW_B|FSM|Selector0~3, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm~20 , SPW_B|FSM|state_fsm~20, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|state_fsm.error_reset , SPW_B|FSM|state_fsm.error_reset, spw_ulight_con, 1
instance = comp, \SPW_B|FSM|enable_tx~0 , SPW_B|FSM|enable_tx~0, spw_ulight_con, 1
instance = comp, \B|negedge_clk~0 , B|negedge_clk~0, spw_ulight_con, 1
instance = comp, \B|first_time~feeder , B|first_time~feeder, spw_ulight_con, 1
instance = comp, \B|first_time , B|first_time, spw_ulight_con, 1
instance = comp, \B|negedge_clk , B|negedge_clk, spw_ulight_con, 1
instance = comp, \B|counter_neg~3 , B|counter_neg~3, spw_ulight_con, 1
instance = comp, \B|counter_neg[2] , B|counter_neg[2], spw_ulight_con, 1
instance = comp, \B|counter_neg~5 , B|counter_neg~5, spw_ulight_con, 1
instance = comp, \B|counter_neg[3] , B|counter_neg[3], spw_ulight_con, 1
instance = comp, \B|ready_data , B|ready_data, spw_ulight_con, 1
instance = comp, \B|Equal0~0 , B|Equal0~0, spw_ulight_con, 1
instance = comp, \B|control_bit_found~0 , B|control_bit_found~0, spw_ulight_con, 1
instance = comp, \B|control_bit_found~1 , B|control_bit_found~1, spw_ulight_con, 1
instance = comp, \B|control_bit_found , B|control_bit_found, spw_ulight_con, 1
instance = comp, \B|is_data~0 , B|is_data~0, spw_ulight_con, 1
instance = comp, \B|is_data~1 , B|is_data~1, spw_ulight_con, 1
instance = comp, \B|is_data , B|is_data, spw_ulight_con, 1
instance = comp, \B|counter_neg~4 , B|counter_neg~4, spw_ulight_con, 1
instance = comp, \B|counter_neg[1] , B|counter_neg[1], spw_ulight_con, 1
instance = comp, \B|counter_neg~0 , B|counter_neg~0, spw_ulight_con, 1
instance = comp, \B|Add0~0 , B|Add0~0, spw_ulight_con, 1
instance = comp, \B|Equal2~0 , B|Equal2~0, spw_ulight_con, 1
instance = comp, \B|counter_neg~1 , B|counter_neg~1, spw_ulight_con, 1
instance = comp, \B|counter_neg[4] , B|counter_neg[4], spw_ulight_con, 1
instance = comp, \B|Equal3~1 , B|Equal3~1, spw_ulight_con, 1
instance = comp, \B|counter_neg~2 , B|counter_neg~2, spw_ulight_con, 1
instance = comp, \B|counter_neg[0] , B|counter_neg[0], spw_ulight_con, 1
instance = comp, \B|Equal1~0 , B|Equal1~0, spw_ulight_con, 1
instance = comp, \B|is_control~0 , B|is_control~0, spw_ulight_con, 1
instance = comp, \B|is_control , B|is_control, spw_ulight_con, 1
instance = comp, \B|rx_data_take~0 , B|rx_data_take~0, spw_ulight_con, 1
instance = comp, \B|last_is_control , B|last_is_control, spw_ulight_con, 1
instance = comp, \B|bit_c_0 , B|bit_c_0, spw_ulight_con, 1
instance = comp, \B|bit_c_2~feeder , B|bit_c_2~feeder, spw_ulight_con, 1
instance = comp, \B|bit_c_2 , B|bit_c_2, spw_ulight_con, 1
instance = comp, \B|bit_c_1 , B|bit_c_1, spw_ulight_con, 1
instance = comp, \B|bit_c_3 , B|bit_c_3, spw_ulight_con, 1
instance = comp, \B|control_r~1 , B|control_r~1, spw_ulight_con, 1
instance = comp, \B|control_r[1] , B|control_r[1], spw_ulight_con, 1
instance = comp, \B|control[1] , B|control[1], spw_ulight_con, 1
instance = comp, \B|bit_c_ex , B|bit_c_ex, spw_ulight_con, 1
instance = comp, \B|control_r~2 , B|control_r~2, spw_ulight_con, 1
instance = comp, \B|control_r[3] , B|control_r[3], spw_ulight_con, 1
instance = comp, \B|control[3] , B|control[3], spw_ulight_con, 1
instance = comp, \B|control_r[0] , B|control_r[0], spw_ulight_con, 1
instance = comp, \B|control[0] , B|control[0], spw_ulight_con, 1
instance = comp, \B|control_r~0 , B|control_r~0, spw_ulight_con, 1
instance = comp, \B|control_r[2] , B|control_r[2], spw_ulight_con, 1
instance = comp, \B|control[2] , B|control[2], spw_ulight_con, 1
instance = comp, \B|last_is_data~0 , B|last_is_data~0, spw_ulight_con, 1
instance = comp, \B|last_is_data , B|last_is_data, spw_ulight_con, 1
instance = comp, \B|last_is_timec~0 , B|last_is_timec~0, spw_ulight_con, 1
instance = comp, \B|last_is_timec , B|last_is_timec, spw_ulight_con, 1
instance = comp, \B|data[9]~0 , B|data[9]~0, spw_ulight_con, 1
instance = comp, \B|rx_data_take~1 , B|rx_data_take~1, spw_ulight_con, 1
instance = comp, \B|rx_data_take~feeder , B|rx_data_take~feeder, spw_ulight_con, 1
instance = comp, \B|rx_data_take , B|rx_data_take, spw_ulight_con, 1
instance = comp, \B|rx_data_take_0~feeder , B|rx_data_take_0~feeder, spw_ulight_con, 1
instance = comp, \B|rx_data_take_0 , B|rx_data_take_0, spw_ulight_con, 1
instance = comp, \B|rx_buffer_write , B|rx_buffer_write, spw_ulight_con, 1
instance = comp, \B|control_l_r[3] , B|control_l_r[3], spw_ulight_con, 1
instance = comp, \B|info[13] , B|info[13], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[13] , dt_b|data_stand[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[13] , AXI_INTERFACE|monitor_b|read_mux_out[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[13] , AXI_INTERFACE|monitor_b|readdata[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \A|negedge_clk~0 , A|negedge_clk~0, spw_ulight_con, 1
instance = comp, \A|first_time~feeder , A|first_time~feeder, spw_ulight_con, 1
instance = comp, \A|first_time , A|first_time, spw_ulight_con, 1
instance = comp, \A|negedge_clk , A|negedge_clk, spw_ulight_con, 1
instance = comp, \A|counter_neg~2 , A|counter_neg~2, spw_ulight_con, 1
instance = comp, \A|counter_neg[2] , A|counter_neg[2], spw_ulight_con, 1
instance = comp, \A|counter_neg~1 , A|counter_neg~1, spw_ulight_con, 1
instance = comp, \A|counter_neg[0] , A|counter_neg[0], spw_ulight_con, 1
instance = comp, \A|counter_neg~4 , A|counter_neg~4, spw_ulight_con, 1
instance = comp, \A|counter_neg[3] , A|counter_neg[3], spw_ulight_con, 1
instance = comp, \A|Equal2~0 , A|Equal2~0, spw_ulight_con, 1
instance = comp, \A|Add0~0 , A|Add0~0, spw_ulight_con, 1
instance = comp, \A|is_control~1 , A|is_control~1, spw_ulight_con, 1
instance = comp, \A|counter_neg~0 , A|counter_neg~0, spw_ulight_con, 1
instance = comp, \A|counter_neg[4] , A|counter_neg[4], spw_ulight_con, 1
instance = comp, \A|Equal3~1 , A|Equal3~1, spw_ulight_con, 1
instance = comp, \A|counter_neg~3 , A|counter_neg~3, spw_ulight_con, 1
instance = comp, \A|counter_neg[1] , A|counter_neg[1], spw_ulight_con, 1
instance = comp, \A|is_data~0 , A|is_data~0, spw_ulight_con, 1
instance = comp, \A|Equal0~0 , A|Equal0~0, spw_ulight_con, 1
instance = comp, \A|is_data~1 , A|is_data~1, spw_ulight_con, 1
instance = comp, \A|is_data , A|is_data, spw_ulight_con, 1
instance = comp, \A|control_bit_found~1 , A|control_bit_found~1, spw_ulight_con, 1
instance = comp, \A|control_bit_found~0 , A|control_bit_found~0, spw_ulight_con, 1
instance = comp, \A|control_bit_found~2 , A|control_bit_found~2, spw_ulight_con, 1
instance = comp, \A|control_bit_found , A|control_bit_found, spw_ulight_con, 1
instance = comp, \A|is_control~0 , A|is_control~0, spw_ulight_con, 1
instance = comp, \A|is_control , A|is_control, spw_ulight_con, 1
instance = comp, \A|ready_data , A|ready_data, spw_ulight_con, 1
instance = comp, \A|data[9]~0 , A|data[9]~0, spw_ulight_con, 1
instance = comp, \A|last_is_control , A|last_is_control, spw_ulight_con, 1
instance = comp, \A|bit_c_0 , A|bit_c_0, spw_ulight_con, 1
instance = comp, \A|bit_c_1~feeder , A|bit_c_1~feeder, spw_ulight_con, 1
instance = comp, \A|bit_c_1 , A|bit_c_1, spw_ulight_con, 1
instance = comp, \A|bit_c_3 , A|bit_c_3, spw_ulight_con, 1
instance = comp, \A|control_r~1 , A|control_r~1, spw_ulight_con, 1
instance = comp, \A|control_r[1] , A|control_r[1], spw_ulight_con, 1
instance = comp, \A|control[1]~feeder , A|control[1]~feeder, spw_ulight_con, 1
instance = comp, \A|control[1] , A|control[1], spw_ulight_con, 1
instance = comp, \A|bit_c_2 , A|bit_c_2, spw_ulight_con, 1
instance = comp, \A|control_r[2] , A|control_r[2], spw_ulight_con, 1
instance = comp, \A|control[2] , A|control[2], spw_ulight_con, 1
instance = comp, \A|bit_c_ex~feeder , A|bit_c_ex~feeder, spw_ulight_con, 1
instance = comp, \A|bit_c_ex , A|bit_c_ex, spw_ulight_con, 1
instance = comp, \A|control_r~2 , A|control_r~2, spw_ulight_con, 1
instance = comp, \A|control_r[3] , A|control_r[3], spw_ulight_con, 1
instance = comp, \A|control[3]~feeder , A|control[3]~feeder, spw_ulight_con, 1
instance = comp, \A|control[3] , A|control[3], spw_ulight_con, 1
instance = comp, \A|always8~0 , A|always8~0, spw_ulight_con, 1
instance = comp, \A|control_r~0 , A|control_r~0, spw_ulight_con, 1
instance = comp, \A|control_r[0] , A|control_r[0], spw_ulight_con, 1
instance = comp, \A|control[0] , A|control[0], spw_ulight_con, 1
instance = comp, \A|data[9]~1 , A|data[9]~1, spw_ulight_con, 1
instance = comp, \A|last_is_data , A|last_is_data, spw_ulight_con, 1
instance = comp, \A|timecode[7]~1 , A|timecode[7]~1, spw_ulight_con, 1
instance = comp, \A|last_is_timec , A|last_is_timec, spw_ulight_con, 1
instance = comp, \A|data[9]~2 , A|data[9]~2, spw_ulight_con, 1
instance = comp, \A|rx_data_take~0 , A|rx_data_take~0, spw_ulight_con, 1
instance = comp, \A|rx_data_take , A|rx_data_take, spw_ulight_con, 1
instance = comp, \A|rx_data_take_0~feeder , A|rx_data_take_0~feeder, spw_ulight_con, 1
instance = comp, \A|rx_data_take_0 , A|rx_data_take_0, spw_ulight_con, 1
instance = comp, \A|rx_buffer_write , A|rx_buffer_write, spw_ulight_con, 1
instance = comp, \A|control_l_r[3]~feeder , A|control_l_r[3]~feeder, spw_ulight_con, 1
instance = comp, \A|control_l_r[3] , A|control_l_r[3], spw_ulight_con, 1
instance = comp, \A|info[13] , A|info[13], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[13] , dt_a|data_stand[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[13] , AXI_INTERFACE|monitor_a|read_mux_out[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[13]~feeder , AXI_INTERFACE|monitor_a|readdata[13]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[13] , AXI_INTERFACE|monitor_a|readdata[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~167 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~167, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~168 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~168, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \B|control_l_r[2] , B|control_l_r[2], spw_ulight_con, 1
instance = comp, \B|info[12] , B|info[12], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[12] , dt_b|data_stand[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[12] , AXI_INTERFACE|monitor_b|read_mux_out[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[12] , AXI_INTERFACE|monitor_b|readdata[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][12], spw_ulight_con, 1
instance = comp, \A|control_l_r[2] , A|control_l_r[2], spw_ulight_con, 1
instance = comp, \A|info[12] , A|info[12], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[12]~feeder , dt_a|data_stand[12]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[12] , dt_a|data_stand[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[12] , AXI_INTERFACE|monitor_a|read_mux_out[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[12] , AXI_INTERFACE|monitor_a|readdata[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~165 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~165, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~166 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~166, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \B|control_l_r[1] , B|control_l_r[1], spw_ulight_con, 1
instance = comp, \B|info[11]~feeder , B|info[11]~feeder, spw_ulight_con, 1
instance = comp, \B|info[11] , B|info[11], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[11] , dt_b|data_stand[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[11] , AXI_INTERFACE|monitor_b|read_mux_out[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[11] , AXI_INTERFACE|monitor_b|readdata[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][11], spw_ulight_con, 1
instance = comp, \A|control_l_r[1]~feeder , A|control_l_r[1]~feeder, spw_ulight_con, 1
instance = comp, \A|control_l_r[1] , A|control_l_r[1], spw_ulight_con, 1
instance = comp, \A|info[11] , A|info[11], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[11]~feeder , dt_a|data_stand[11]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[11] , dt_a|data_stand[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[11] , AXI_INTERFACE|monitor_a|read_mux_out[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[11] , AXI_INTERFACE|monitor_a|readdata[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~163 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~163, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~164 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~164, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \B|control_l_r[0] , B|control_l_r[0], spw_ulight_con, 1
instance = comp, \B|info[10] , B|info[10], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[10] , dt_b|data_stand[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[10] , AXI_INTERFACE|monitor_b|read_mux_out[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[10] , AXI_INTERFACE|monitor_b|readdata[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][10], spw_ulight_con, 1
instance = comp, \A|control_l_r[0] , A|control_l_r[0], spw_ulight_con, 1
instance = comp, \A|info[10]~feeder , A|info[10]~feeder, spw_ulight_con, 1
instance = comp, \A|info[10] , A|info[10], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[10]~feeder , dt_a|data_stand[10]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[10] , dt_a|data_stand[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[10] , AXI_INTERFACE|monitor_a|read_mux_out[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[10] , AXI_INTERFACE|monitor_a|readdata[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~161 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~161, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~162 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~162, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[2]~7 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src2_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src2_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][9], spw_ulight_con, 1
instance = comp, \A|info[9]~feeder , A|info[9]~feeder, spw_ulight_con, 1
instance = comp, \A|info[9] , A|info[9], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[9] , dt_a|data_stand[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[9] , AXI_INTERFACE|monitor_a|read_mux_out[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[9] , AXI_INTERFACE|monitor_a|readdata[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[9]~159 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[9]~159, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][9], spw_ulight_con, 1
instance = comp, \B|info[9] , B|info[9], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[9]~feeder , dt_b|data_stand[9]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[9] , dt_b|data_stand[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[9] , AXI_INTERFACE|monitor_b|read_mux_out[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[9] , AXI_INTERFACE|monitor_b|readdata[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[9]~160 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[9]~160, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[8] , AXI_INTERFACE|data_tx_to_w_0|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~155 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~155, spw_ulight_con, 1
instance = comp, \B|info[8] , B|info[8], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[8]~feeder , dt_b|data_stand[8]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[8] , dt_b|data_stand[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[8] , AXI_INTERFACE|monitor_b|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[8] , AXI_INTERFACE|monitor_b|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \A|info[8] , A|info[8], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[8] , dt_a|data_stand[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[8] , AXI_INTERFACE|monitor_a|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[8] , AXI_INTERFACE|monitor_a|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~156 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~156, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~157 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~157, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[7]~0 , SPW_B|RX|rx_data_flag[7]~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[8] , SPW_B|RX|rx_data_flag[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[8] , AXI_INTERFACE|data_rx_r_0|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[8] , AXI_INTERFACE|data_rx_r_0|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~153 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~153, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[8]~0 , SPW|RX|rx_data_flag[8]~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[8] , SPW|RX|rx_data_flag[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[8] , AXI_INTERFACE|data_rx_r|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[8] , AXI_INTERFACE|data_rx_r|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~152 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~152, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[8] , AXI_INTERFACE|data_tx_to_w|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~154 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~154, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~158 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[8]~158, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src16_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src16_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[7] , AXI_INTERFACE|data_tx_to_w|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~140 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~140, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[7] , AXI_INTERFACE|timec_rx_r|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[7] , AXI_INTERFACE|timec_rx_r|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~146 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~146, spw_ulight_con, 1
instance = comp, \B|info[7] , B|info[7], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[7] , dt_b|data_stand[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[7] , AXI_INTERFACE|monitor_b|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[7] , AXI_INTERFACE|monitor_b|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \A|info[7] , A|info[7], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[7] , dt_a|data_stand[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[7] , AXI_INTERFACE|monitor_a|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[7] , AXI_INTERFACE|monitor_a|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~148 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~148, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~149 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~149, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[7] , SPW_B|RX|rx_data_flag[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[7] , AXI_INTERFACE|data_rx_r_0|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[7] , AXI_INTERFACE|data_rx_r_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~145 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~145, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[7] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[7] , AXI_INTERFACE|timec_rx_r_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~147 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~147, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[7] , SPW|RX|rx_data_flag[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[7] , AXI_INTERFACE|data_rx_r|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[7] , AXI_INTERFACE|data_rx_r|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~144 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~144, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~150 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~150, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|always0~0 , AXI_INTERFACE|timec_tx_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[7] , AXI_INTERFACE|timec_tx_to_w_0|data_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[7] , AXI_INTERFACE|timec_tx_to_w_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~143 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~143, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[7] , AXI_INTERFACE|data_tx_to_w_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~141 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~141, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[7]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[7]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|always0~0 , AXI_INTERFACE|timec_tx_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[7] , AXI_INTERFACE|timec_tx_to_w|data_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[7] , AXI_INTERFACE|timec_tx_to_w|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~142 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~142, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~151 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~151, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[12]~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[12]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal34~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal34~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[34] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[6] , AXI_INTERFACE|timec_tx_to_w|data_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[6] , AXI_INTERFACE|timec_tx_to_w|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~130 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~130, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[6] , AXI_INTERFACE|timec_rx_r|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[6] , AXI_INTERFACE|timec_rx_r|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~134 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~134, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[6] , SPW_B|RX|rx_data_flag[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[6] , AXI_INTERFACE|data_rx_r_0|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[6] , AXI_INTERFACE|data_rx_r_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~133 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~133, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[6] , SPW|RX|rx_data_flag[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[6] , AXI_INTERFACE|data_rx_r|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[6] , AXI_INTERFACE|data_rx_r|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~132 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~132, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[6] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[6] , AXI_INTERFACE|timec_rx_r_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~135 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~135, spw_ulight_con, 1
instance = comp, \B|info[6] , B|info[6], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[6]~feeder , dt_b|data_stand[6]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[6] , dt_b|data_stand[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[6] , AXI_INTERFACE|monitor_b|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[6] , AXI_INTERFACE|monitor_b|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \A|info[6] , A|info[6], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[6] , dt_a|data_stand[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[6] , AXI_INTERFACE|monitor_a|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[6] , AXI_INTERFACE|monitor_a|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~136 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~136, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~137 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~137, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~138 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~138, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[6] , AXI_INTERFACE|timec_tx_to_w_0|data_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[6] , AXI_INTERFACE|timec_tx_to_w_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~131 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~131, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[6] , AXI_INTERFACE|data_tx_to_w|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~128 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~128, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[6] , AXI_INTERFACE|data_tx_to_w_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~129 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~129, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~139 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~139, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector21~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal24~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[5] , AXI_INTERFACE|data_tx_to_w|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~116 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~116, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[5] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[5] , AXI_INTERFACE|timec_rx_r_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~123 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~123, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[5] , AXI_INTERFACE|timec_rx_r|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[5] , AXI_INTERFACE|timec_rx_r|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~122 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~122, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[5] , SPW|RX|rx_data_flag[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[5] , AXI_INTERFACE|data_rx_r|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[5] , AXI_INTERFACE|data_rx_r|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~120 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~120, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[5] , SPW_B|RX|rx_data_flag[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[5] , AXI_INTERFACE|data_rx_r_0|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[5] , AXI_INTERFACE|data_rx_r_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~121 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~121, spw_ulight_con, 1
instance = comp, \B|last_was_data~feeder , B|last_was_data~feeder, spw_ulight_con, 1
instance = comp, \B|last_was_data , B|last_was_data, spw_ulight_con, 1
instance = comp, \B|bit_d_1 , B|bit_d_1, spw_ulight_con, 1
instance = comp, \B|bit_d_3 , B|bit_d_3, spw_ulight_con, 1
instance = comp, \B|bit_d_5 , B|bit_d_5, spw_ulight_con, 1
instance = comp, \B|bit_d_7~feeder , B|bit_d_7~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_7 , B|bit_d_7, spw_ulight_con, 1
instance = comp, \B|Equal3~0 , B|Equal3~0, spw_ulight_con, 1
instance = comp, \B|dta_timec[0] , B|dta_timec[0], spw_ulight_con, 1
instance = comp, \B|timecode[7]~0 , B|timecode[7]~0, spw_ulight_con, 1
instance = comp, \B|timecode[0] , B|timecode[0], spw_ulight_con, 1
instance = comp, \B|dta_timec[2]~feeder , B|dta_timec[2]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[2] , B|dta_timec[2], spw_ulight_con, 1
instance = comp, \B|timecode[2] , B|timecode[2], spw_ulight_con, 1
instance = comp, \B|bit_d_0 , B|bit_d_0, spw_ulight_con, 1
instance = comp, \B|bit_d_2 , B|bit_d_2, spw_ulight_con, 1
instance = comp, \B|dta_timec[5] , B|dta_timec[5], spw_ulight_con, 1
instance = comp, \B|timecode[5] , B|timecode[5], spw_ulight_con, 1
instance = comp, \B|bit_d_4 , B|bit_d_4, spw_ulight_con, 1
instance = comp, \B|dta_timec[3] , B|dta_timec[3], spw_ulight_con, 1
instance = comp, \B|timecode[3] , B|timecode[3], spw_ulight_con, 1
instance = comp, \B|dta_timec[7] , B|dta_timec[7], spw_ulight_con, 1
instance = comp, \B|timecode[7] , B|timecode[7], spw_ulight_con, 1
instance = comp, \B|dta_timec[6]~feeder , B|dta_timec[6]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[6] , B|dta_timec[6], spw_ulight_con, 1
instance = comp, \B|timecode[6] , B|timecode[6], spw_ulight_con, 1
instance = comp, \B|dta_timec[4]~feeder , B|dta_timec[4]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[4] , B|dta_timec[4], spw_ulight_con, 1
instance = comp, \B|timecode[4] , B|timecode[4], spw_ulight_con, 1
instance = comp, \B|always5~2 , B|always5~2, spw_ulight_con, 1
instance = comp, \B|bit_d_6 , B|bit_d_6, spw_ulight_con, 1
instance = comp, \B|dta_timec[1]~feeder , B|dta_timec[1]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[1] , B|dta_timec[1], spw_ulight_con, 1
instance = comp, \B|timecode[1] , B|timecode[1], spw_ulight_con, 1
instance = comp, \B|bit_d_8~feeder , B|bit_d_8~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_8 , B|bit_d_8, spw_ulight_con, 1
instance = comp, \B|dta_timec[8] , B|dta_timec[8], spw_ulight_con, 1
instance = comp, \B|data[8]~4 , B|data[8]~4, spw_ulight_con, 1
instance = comp, \B|Equal4~0 , B|Equal4~0, spw_ulight_con, 1
instance = comp, \B|data[9]~2 , B|data[9]~2, spw_ulight_con, 1
instance = comp, \B|data[9]~3 , B|data[9]~3, spw_ulight_con, 1
instance = comp, \B|data[8] , B|data[8], spw_ulight_con, 1
instance = comp, \B|bit_d_9~feeder , B|bit_d_9~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_9 , B|bit_d_9, spw_ulight_con, 1
instance = comp, \B|dta_timec[9] , B|dta_timec[9], spw_ulight_con, 1
instance = comp, \B|data[9]~1 , B|data[9]~1, spw_ulight_con, 1
instance = comp, \B|data[9] , B|data[9], spw_ulight_con, 1
instance = comp, \B|always5~1 , B|always5~1, spw_ulight_con, 1
instance = comp, \B|always5~3 , B|always5~3, spw_ulight_con, 1
instance = comp, \B|last_was_control , B|last_was_control, spw_ulight_con, 1
instance = comp, \B|Equal8~0 , B|Equal8~0, spw_ulight_con, 1
instance = comp, \B|data[0] , B|data[0], spw_ulight_con, 1
instance = comp, \B|data[4]~10 , B|data[4]~10, spw_ulight_con, 1
instance = comp, \B|data[4] , B|data[4], spw_ulight_con, 1
instance = comp, \B|data_l_r[7]~0 , B|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \B|data_l_r[4] , B|data_l_r[4], spw_ulight_con, 1
instance = comp, \B|data[5]~9 , B|data[5]~9, spw_ulight_con, 1
instance = comp, \B|data[5] , B|data[5], spw_ulight_con, 1
instance = comp, \B|data_l_r[5] , B|data_l_r[5], spw_ulight_con, 1
instance = comp, \B|data[7]~7 , B|data[7]~7, spw_ulight_con, 1
instance = comp, \B|data[7]~feeder , B|data[7]~feeder, spw_ulight_con, 1
instance = comp, \B|data[7] , B|data[7], spw_ulight_con, 1
instance = comp, \B|data_l_r[7] , B|data_l_r[7], spw_ulight_con, 1
instance = comp, \B|data[3]~11 , B|data[3]~11, spw_ulight_con, 1
instance = comp, \B|data[3] , B|data[3], spw_ulight_con, 1
instance = comp, \B|data_l_r[3] , B|data_l_r[3], spw_ulight_con, 1
instance = comp, \B|data[6]~8 , B|data[6]~8, spw_ulight_con, 1
instance = comp, \B|data[6] , B|data[6], spw_ulight_con, 1
instance = comp, \B|data_l_r[6] , B|data_l_r[6], spw_ulight_con, 1
instance = comp, \B|always5~4 , B|always5~4, spw_ulight_con, 1
instance = comp, \B|data[2]~5 , B|data[2]~5, spw_ulight_con, 1
instance = comp, \B|data[2] , B|data[2], spw_ulight_con, 1
instance = comp, \B|data_l_r[2] , B|data_l_r[2], spw_ulight_con, 1
instance = comp, \B|data[1]~6 , B|data[1]~6, spw_ulight_con, 1
instance = comp, \B|data[1] , B|data[1], spw_ulight_con, 1
instance = comp, \B|data_l_r[1] , B|data_l_r[1], spw_ulight_con, 1
instance = comp, \B|always5~5 , B|always5~5, spw_ulight_con, 1
instance = comp, \B|always5~0 , B|always5~0, spw_ulight_con, 1
instance = comp, \B|last_was_timec , B|last_was_timec, spw_ulight_con, 1
instance = comp, \B|rx_error~0 , B|rx_error~0, spw_ulight_con, 1
instance = comp, \B|always5~7 , B|always5~7, spw_ulight_con, 1
instance = comp, \B|always5~8 , B|always5~8, spw_ulight_con, 1
instance = comp, \B|always5~6 , B|always5~6, spw_ulight_con, 1
instance = comp, \B|always5~9 , B|always5~9, spw_ulight_con, 1
instance = comp, \B|always5~10 , B|always5~10, spw_ulight_con, 1
instance = comp, \B|rx_error~1 , B|rx_error~1, spw_ulight_con, 1
instance = comp, \B|rx_error~2 , B|rx_error~2, spw_ulight_con, 1
instance = comp, \B|rx_error , B|rx_error, spw_ulight_con, 1
instance = comp, \B|info[5] , B|info[5], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[5] , dt_b|data_stand[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[5] , AXI_INTERFACE|monitor_b|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[5] , AXI_INTERFACE|monitor_b|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \A|bit_d_0 , A|bit_d_0, spw_ulight_con, 1
instance = comp, \A|bit_d_2 , A|bit_d_2, spw_ulight_con, 1
instance = comp, \A|bit_d_4 , A|bit_d_4, spw_ulight_con, 1
instance = comp, \A|bit_d_6 , A|bit_d_6, spw_ulight_con, 1
instance = comp, \A|Equal3~0 , A|Equal3~0, spw_ulight_con, 1
instance = comp, \A|dta_timec[1] , A|dta_timec[1], spw_ulight_con, 1
instance = comp, \A|timecode[1]~feeder , A|timecode[1]~feeder, spw_ulight_con, 1
instance = comp, \A|timecode[7]~0 , A|timecode[7]~0, spw_ulight_con, 1
instance = comp, \A|timecode[1] , A|timecode[1], spw_ulight_con, 1
instance = comp, \A|bit_d_1 , A|bit_d_1, spw_ulight_con, 1
instance = comp, \A|bit_d_3 , A|bit_d_3, spw_ulight_con, 1
instance = comp, \A|bit_d_5 , A|bit_d_5, spw_ulight_con, 1
instance = comp, \A|dta_timec[2] , A|dta_timec[2], spw_ulight_con, 1
instance = comp, \A|timecode[2]~feeder , A|timecode[2]~feeder, spw_ulight_con, 1
instance = comp, \A|timecode[2] , A|timecode[2], spw_ulight_con, 1
instance = comp, \A|dta_timec[4] , A|dta_timec[4], spw_ulight_con, 1
instance = comp, \A|timecode[4] , A|timecode[4], spw_ulight_con, 1
instance = comp, \A|dta_timec[7] , A|dta_timec[7], spw_ulight_con, 1
instance = comp, \A|timecode[7]~feeder , A|timecode[7]~feeder, spw_ulight_con, 1
instance = comp, \A|timecode[7] , A|timecode[7], spw_ulight_con, 1
instance = comp, \A|dta_timec[5] , A|dta_timec[5], spw_ulight_con, 1
instance = comp, \A|timecode[5] , A|timecode[5], spw_ulight_con, 1
instance = comp, \A|dta_timec[3] , A|dta_timec[3], spw_ulight_con, 1
instance = comp, \A|timecode[3] , A|timecode[3], spw_ulight_con, 1
instance = comp, \A|dta_timec[6] , A|dta_timec[6], spw_ulight_con, 1
instance = comp, \A|timecode[6] , A|timecode[6], spw_ulight_con, 1
instance = comp, \A|always5~0 , A|always5~0, spw_ulight_con, 1
instance = comp, \A|bit_d_7~feeder , A|bit_d_7~feeder, spw_ulight_con, 1
instance = comp, \A|bit_d_7 , A|bit_d_7, spw_ulight_con, 1
instance = comp, \A|dta_timec[0] , A|dta_timec[0], spw_ulight_con, 1
instance = comp, \A|timecode[0] , A|timecode[0], spw_ulight_con, 1
instance = comp, \A|always5~5 , A|always5~5, spw_ulight_con, 1
instance = comp, \A|last_was_timec , A|last_was_timec, spw_ulight_con, 1
instance = comp, \A|last_was_control , A|last_was_control, spw_ulight_con, 1
instance = comp, \A|rx_error~3 , A|rx_error~3, spw_ulight_con, 1
instance = comp, \A|rx_error~4 , A|rx_error~4, spw_ulight_con, 1
instance = comp, \A|data[4]~11 , A|data[4]~11, spw_ulight_con, 1
instance = comp, \A|data[9]~4 , A|data[9]~4, spw_ulight_con, 1
instance = comp, \A|data[9]~5 , A|data[9]~5, spw_ulight_con, 1
instance = comp, \A|data[4] , A|data[4], spw_ulight_con, 1
instance = comp, \A|data[5]~10 , A|data[5]~10, spw_ulight_con, 1
instance = comp, \A|data[5] , A|data[5], spw_ulight_con, 1
instance = comp, \A|data[6]~9 , A|data[6]~9, spw_ulight_con, 1
instance = comp, \A|data[6] , A|data[6], spw_ulight_con, 1
instance = comp, \A|data[3]~12 , A|data[3]~12, spw_ulight_con, 1
instance = comp, \A|data[3] , A|data[3], spw_ulight_con, 1
instance = comp, \A|data[2]~13 , A|data[2]~13, spw_ulight_con, 1
instance = comp, \A|data[2] , A|data[2], spw_ulight_con, 1
instance = comp, \A|data[7]~8 , A|data[7]~8, spw_ulight_con, 1
instance = comp, \A|data[7] , A|data[7], spw_ulight_con, 1
instance = comp, \A|always5~6 , A|always5~6, spw_ulight_con, 1
instance = comp, \A|last_was_data , A|last_was_data, spw_ulight_con, 1
instance = comp, \A|rx_error~6 , A|rx_error~6, spw_ulight_con, 1
instance = comp, \A|Equal8~0 , A|Equal8~0, spw_ulight_con, 1
instance = comp, \A|data[0] , A|data[0], spw_ulight_con, 1
instance = comp, \A|data[1]~7 , A|data[1]~7, spw_ulight_con, 1
instance = comp, \A|data[1] , A|data[1], spw_ulight_con, 1
instance = comp, \A|rx_error~7 , A|rx_error~7, spw_ulight_con, 1
instance = comp, \A|bit_d_9 , A|bit_d_9, spw_ulight_con, 1
instance = comp, \A|dta_timec[9] , A|dta_timec[9], spw_ulight_con, 1
instance = comp, \A|data[9]~3 , A|data[9]~3, spw_ulight_con, 1
instance = comp, \A|data[9] , A|data[9], spw_ulight_con, 1
instance = comp, \A|bit_d_8 , A|bit_d_8, spw_ulight_con, 1
instance = comp, \A|dta_timec[8] , A|dta_timec[8], spw_ulight_con, 1
instance = comp, \A|data[8]~6 , A|data[8]~6, spw_ulight_con, 1
instance = comp, \A|data[8] , A|data[8], spw_ulight_con, 1
instance = comp, \A|always5~1 , A|always5~1, spw_ulight_con, 1
instance = comp, \A|rx_error~0 , A|rx_error~0, spw_ulight_con, 1
instance = comp, \A|data_l_r[6]~feeder , A|data_l_r[6]~feeder, spw_ulight_con, 1
instance = comp, \A|data_l_r[7]~0 , A|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \A|data_l_r[6] , A|data_l_r[6], spw_ulight_con, 1
instance = comp, \A|data_l_r[5]~feeder , A|data_l_r[5]~feeder, spw_ulight_con, 1
instance = comp, \A|data_l_r[5] , A|data_l_r[5], spw_ulight_con, 1
instance = comp, \A|data_l_r[3] , A|data_l_r[3], spw_ulight_con, 1
instance = comp, \A|data_l_r[4] , A|data_l_r[4], spw_ulight_con, 1
instance = comp, \A|data_l_r[2] , A|data_l_r[2], spw_ulight_con, 1
instance = comp, \A|data_l_r[7] , A|data_l_r[7], spw_ulight_con, 1
instance = comp, \A|always5~2 , A|always5~2, spw_ulight_con, 1
instance = comp, \A|data_l_r[1] , A|data_l_r[1], spw_ulight_con, 1
instance = comp, \A|rx_error~1 , A|rx_error~1, spw_ulight_con, 1
instance = comp, \A|always5~3 , A|always5~3, spw_ulight_con, 1
instance = comp, \A|always5~4 , A|always5~4, spw_ulight_con, 1
instance = comp, \A|rx_error~2 , A|rx_error~2, spw_ulight_con, 1
instance = comp, \A|rx_error~5 , A|rx_error~5, spw_ulight_con, 1
instance = comp, \A|rx_error~8 , A|rx_error~8, spw_ulight_con, 1
instance = comp, \A|rx_error , A|rx_error, spw_ulight_con, 1
instance = comp, \A|info[5] , A|info[5], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[5] , dt_a|data_stand[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[5] , AXI_INTERFACE|monitor_a|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[5] , AXI_INTERFACE|monitor_a|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~124 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~124, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~125 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~125, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~126 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~126, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[5] , AXI_INTERFACE|timec_tx_to_w|data_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[5] , AXI_INTERFACE|timec_tx_to_w|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~118 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~118, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[5] , AXI_INTERFACE|timec_tx_to_w_0|data_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[5] , AXI_INTERFACE|timec_tx_to_w_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~119 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~119, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[5] , AXI_INTERFACE|data_tx_to_w_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~117 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~117, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~127 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~127, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[4] , AXI_INTERFACE|timec_tx_to_w_0|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[4] , AXI_INTERFACE|timec_tx_to_w_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~113 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~113, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[4]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[4]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[4] , AXI_INTERFACE|timec_tx_to_w|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[4] , AXI_INTERFACE|timec_tx_to_w|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~112 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~112, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~114 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~114, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[4] , AXI_INTERFACE|data_tx_to_w_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~100 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~100, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[4]~4 , AXI_INTERFACE|fsm_info_0|read_mux_out[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[4] , AXI_INTERFACE|fsm_info_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~106 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~106, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[4] , AXI_INTERFACE|timec_rx_r|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[4] , AXI_INTERFACE|timec_rx_r|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~107 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~107, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[4]~4 , AXI_INTERFACE|fsm_info|read_mux_out[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[4] , AXI_INTERFACE|fsm_info|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~109 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~109, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[4] , SPW_B|RX|rx_data_flag[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[4] , AXI_INTERFACE|data_rx_r_0|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[4] , AXI_INTERFACE|data_rx_r_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~110 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~110, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[4] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[4] , AXI_INTERFACE|timec_rx_r_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~108 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~108, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~111 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~111, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[4] , AXI_INTERFACE|data_tx_to_w|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~99 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~99, spw_ulight_con, 1
instance = comp, \A|info[4] , A|info[4], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[4]~feeder , dt_a|data_stand[4]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[4] , dt_a|data_stand[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[4] , AXI_INTERFACE|monitor_a|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[4] , AXI_INTERFACE|monitor_a|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~102 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~102, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[4] , SPW|RX|rx_data_flag[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[4] , AXI_INTERFACE|data_rx_r|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[4] , AXI_INTERFACE|data_rx_r|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~104 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~104, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|always0~0 , AXI_INTERFACE|led_fpga|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[4] , AXI_INTERFACE|led_fpga|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[4] , AXI_INTERFACE|led_fpga|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~101 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~101, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \B|info[4]~feeder , B|info[4]~feeder, spw_ulight_con, 1
instance = comp, \B|info[4] , B|info[4], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[4]~feeder , dt_b|data_stand[4]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[4] , dt_b|data_stand[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[4] , AXI_INTERFACE|monitor_b|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[4] , AXI_INTERFACE|monitor_b|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~103 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~103, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~105 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~105, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~115 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~115, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[3] , AXI_INTERFACE|timec_tx_to_w_0|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[3] , AXI_INTERFACE|timec_tx_to_w_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~96 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~96, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[3]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[3]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[3] , AXI_INTERFACE|timec_tx_to_w|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[3] , AXI_INTERFACE|timec_tx_to_w|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~95 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~95, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~97 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~97, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[3] , AXI_INTERFACE|timec_rx_r|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[3] , AXI_INTERFACE|timec_rx_r|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~90 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~90, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[3] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[3] , AXI_INTERFACE|timec_rx_r_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~91 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~91, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[3]~3 , AXI_INTERFACE|fsm_info_0|read_mux_out[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[3] , AXI_INTERFACE|fsm_info_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~89 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~89, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[3]~3 , AXI_INTERFACE|fsm_info|read_mux_out[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[3] , AXI_INTERFACE|fsm_info|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~92 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~92, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[3] , SPW_B|RX|rx_data_flag[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[3] , AXI_INTERFACE|data_rx_r_0|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[3] , AXI_INTERFACE|data_rx_r_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~93 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~93, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~94 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~94, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[3] , SPW|RX|rx_data_flag[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[3] , AXI_INTERFACE|data_rx_r|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[3] , AXI_INTERFACE|data_rx_r|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~87 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~87, spw_ulight_con, 1
instance = comp, \A|rx_got_null~0 , A|rx_got_null~0, spw_ulight_con, 1
instance = comp, \A|always6~0 , A|always6~0, spw_ulight_con, 1
instance = comp, \A|rx_got_null~1 , A|rx_got_null~1, spw_ulight_con, 1
instance = comp, \A|rx_got_null , A|rx_got_null, spw_ulight_con, 1
instance = comp, \A|info[3] , A|info[3], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[3] , dt_a|data_stand[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[3] , AXI_INTERFACE|monitor_a|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[3] , AXI_INTERFACE|monitor_a|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~85 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~85, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[3] , AXI_INTERFACE|led_fpga|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[3] , AXI_INTERFACE|led_fpga|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~84 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~84, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \B|always6~0 , B|always6~0, spw_ulight_con, 1
instance = comp, \B|rx_got_null~0 , B|rx_got_null~0, spw_ulight_con, 1
instance = comp, \B|rx_got_null~1 , B|rx_got_null~1, spw_ulight_con, 1
instance = comp, \B|rx_got_null , B|rx_got_null, spw_ulight_con, 1
instance = comp, \B|info[3] , B|info[3], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[3] , dt_b|data_stand[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[3] , AXI_INTERFACE|monitor_b|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[3] , AXI_INTERFACE|monitor_b|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~86 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~86, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~88 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~88, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[3] , AXI_INTERFACE|data_tx_to_w|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~82 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~82, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[3] , AXI_INTERFACE|data_tx_to_w_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~83 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~83, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~98 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~98, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src17_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src17_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[2] , AXI_INTERFACE|data_tx_to_w_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~65 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[2] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[2] , AXI_INTERFACE|timec_rx_r_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~79 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~79, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[2] , AXI_INTERFACE|timec_rx_r|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[2] , AXI_INTERFACE|timec_rx_r|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~78 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~78, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[2] , AXI_INTERFACE|data_tx_to_w|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~80 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~80, spw_ulight_con, 1
instance = comp, \B|rx_got_time_code~1 , B|rx_got_time_code~1, spw_ulight_con, 1
instance = comp, \B|rx_got_nchar~0 , B|rx_got_nchar~0, spw_ulight_con, 1
instance = comp, \B|rx_got_nchar , B|rx_got_nchar, spw_ulight_con, 1
instance = comp, \B|info[2] , B|info[2], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[2] , dt_b|data_stand[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[2] , AXI_INTERFACE|monitor_b|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[2] , AXI_INTERFACE|monitor_b|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~70 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~70, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[2]~feeder , AXI_INTERFACE|led_fpga|data_out[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[2] , AXI_INTERFACE|led_fpga|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[2] , AXI_INTERFACE|led_fpga|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~68 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~68, spw_ulight_con, 1
instance = comp, \A|rx_got_time_code~1 , A|rx_got_time_code~1, spw_ulight_con, 1
instance = comp, \A|rx_got_nchar~0 , A|rx_got_nchar~0, spw_ulight_con, 1
instance = comp, \A|rx_got_nchar , A|rx_got_nchar, spw_ulight_con, 1
instance = comp, \A|info[2]~feeder , A|info[2]~feeder, spw_ulight_con, 1
instance = comp, \A|info[2] , A|info[2], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[2] , dt_a|data_stand[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[2] , AXI_INTERFACE|monitor_a|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[2] , AXI_INTERFACE|monitor_a|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~69 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~69, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[2] , SPW|RX|rx_data_flag[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[2] , AXI_INTERFACE|data_rx_r|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[2] , AXI_INTERFACE|data_rx_r|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~71 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~71, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~72 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~72, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[2] , AXI_INTERFACE|timec_tx_to_w_0|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[2] , AXI_INTERFACE|timec_tx_to_w_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~67 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~67, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[2] , AXI_INTERFACE|timec_tx_to_w|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[2] , AXI_INTERFACE|timec_tx_to_w|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~66 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~66, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[2]~2 , AXI_INTERFACE|fsm_info|read_mux_out[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[2] , AXI_INTERFACE|fsm_info|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~75 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~75, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[2] , SPW_B|RX|rx_data_flag[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[2] , AXI_INTERFACE|data_rx_r_0|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[2] , AXI_INTERFACE|data_rx_r_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~74 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~74, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[2]~2 , AXI_INTERFACE|clock_sel|readdata[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~73 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[2]~2 , AXI_INTERFACE|fsm_info_0|read_mux_out[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[2] , AXI_INTERFACE|fsm_info_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~76 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~76, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~77 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~77, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~81 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~81, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[1] , AXI_INTERFACE|timec_tx_to_w_0|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[1] , AXI_INTERFACE|timec_tx_to_w_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~50 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~50, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[1] , AXI_INTERFACE|led_fpga|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[1] , AXI_INTERFACE|led_fpga|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~51 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~51, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[1] , SPW|RX|rx_data_flag[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[1] , AXI_INTERFACE|data_rx_r|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[1] , AXI_INTERFACE|data_rx_r|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~54 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~54, spw_ulight_con, 1
instance = comp, \A|rx_got_time_code~0 , A|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \A|rx_got_time_code , A|rx_got_time_code, spw_ulight_con, 1
instance = comp, \A|info[1]~feeder , A|info[1]~feeder, spw_ulight_con, 1
instance = comp, \A|info[1] , A|info[1], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[1] , dt_a|data_stand[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[1] , AXI_INTERFACE|monitor_a|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[1] , AXI_INTERFACE|monitor_a|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~52 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~52, spw_ulight_con, 1
instance = comp, \B|rx_got_time_code~0 , B|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \B|rx_got_time_code , B|rx_got_time_code, spw_ulight_con, 1
instance = comp, \B|info[1] , B|info[1], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[1] , dt_b|data_stand[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[1] , AXI_INTERFACE|monitor_b|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[1] , AXI_INTERFACE|monitor_b|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~53 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~55 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~55, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[1]~1 , AXI_INTERFACE|fsm_info_0|read_mux_out[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[1] , AXI_INTERFACE|fsm_info_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~59 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~59, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[1] , SPW_B|RX|rx_data_flag[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[1] , AXI_INTERFACE|data_rx_r_0|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[1] , AXI_INTERFACE|data_rx_r_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~57 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[1]~1 , AXI_INTERFACE|clock_sel|readdata[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~56 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~56, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[1]~1 , AXI_INTERFACE|fsm_info|read_mux_out[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[1] , AXI_INTERFACE|fsm_info|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~58 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~58, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~60 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~60, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[1] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[1] , AXI_INTERFACE|timec_rx_r_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~62 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~62, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[1] , AXI_INTERFACE|data_tx_to_w|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[1] , AXI_INTERFACE|timec_rx_r|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[1] , AXI_INTERFACE|timec_rx_r|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~61 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~63 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~63, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[1]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[1] , AXI_INTERFACE|timec_tx_to_w|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[1] , AXI_INTERFACE|timec_tx_to_w|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~49 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[1] , AXI_INTERFACE|data_tx_to_w_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~48 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~48, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~64 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~64, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[0]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[0] , AXI_INTERFACE|timec_tx_to_w|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[0] , AXI_INTERFACE|timec_tx_to_w|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|readdata[0]~0 , AXI_INTERFACE|data_en_to_w|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|readdata[0]~0 , AXI_INTERFACE|credit_error_rx_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[0]~feeder , AXI_INTERFACE|timec_tx_to_w_0|data_out[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[0] , AXI_INTERFACE|timec_tx_to_w_0|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[0] , AXI_INTERFACE|timec_tx_to_w_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|always0~0 , AXI_INTERFACE|timec_en_to_tx|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|data_out , AXI_INTERFACE|timec_en_to_tx|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|readdata[0]~0 , AXI_INTERFACE|timec_en_to_tx|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|data_out~feeder , AXI_INTERFACE|timec_en_to_tx_0|data_out~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|always0~0 , AXI_INTERFACE|timec_en_to_tx_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|data_out , AXI_INTERFACE|timec_en_to_tx_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|readdata[0]~0 , AXI_INTERFACE|timec_en_to_tx_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[0]~0 , AXI_INTERFACE|fsm_info|read_mux_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[0] , AXI_INTERFACE|fsm_info|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|readdata[0]~0 , AXI_INTERFACE|auto_start_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[0]~0 , AXI_INTERFACE|fsm_info_0|read_mux_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[0] , AXI_INTERFACE|fsm_info_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \SPW_B|TX|ready_tx_data~1 , SPW_B|TX|ready_tx_data~1, spw_ulight_con, 1
instance = comp, \SPW_B|TX|ready_tx_data , SPW_B|TX|ready_tx_data, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready_0|read_mux_out , AXI_INTERFACE|data_tx_ready_0|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready_0|readdata[0] , AXI_INTERFACE|data_tx_ready_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~22, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_flag[0] , SPW_B|RX|rx_data_flag[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[0] , AXI_INTERFACE|data_rx_r_0|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[0] , AXI_INTERFACE|data_rx_r_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_take~0 , SPW_B|RX|rx_data_take~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_take~1 , SPW_B|RX|rx_data_take~1, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_take , SPW_B|RX|rx_data_take, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_data_take_0 , SPW_B|RX|rx_data_take_0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_buffer_write , SPW_B|RX|rx_buffer_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_ready_0|read_mux_out , AXI_INTERFACE|data_rx_ready_0|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_ready_0|readdata[0] , AXI_INTERFACE|data_rx_ready_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|readdata[0]~0 , AXI_INTERFACE|auto_start|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \SPW|TX|ready_tx_data~1 , SPW|TX|ready_tx_data~1, spw_ulight_con, 1
instance = comp, \SPW|TX|ready_tx_data , SPW|TX|ready_tx_data, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready|read_mux_out , AXI_INTERFACE|data_tx_ready|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready|readdata[0] , AXI_INTERFACE|data_tx_ready|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~17, spw_ulight_con, 1
instance = comp, \A|always6~1 , A|always6~1, spw_ulight_con, 1
instance = comp, \A|rx_got_fct , A|rx_got_fct, spw_ulight_con, 1
instance = comp, \A|info[0]~feeder , A|info[0]~feeder, spw_ulight_con, 1
instance = comp, \A|info[0] , A|info[0], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[0]~feeder , dt_a|data_stand[0]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[0] , dt_a|data_stand[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[0] , AXI_INTERFACE|monitor_a|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[0] , AXI_INTERFACE|monitor_a|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[0] , AXI_INTERFACE|led_fpga|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~9, spw_ulight_con, 1
instance = comp, \B|always6~1 , B|always6~1, spw_ulight_con, 1
instance = comp, \B|rx_got_fct , B|rx_got_fct, spw_ulight_con, 1
instance = comp, \B|info[0] , B|info[0], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[0] , dt_b|data_stand[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[0] , AXI_INTERFACE|monitor_b|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[0] , AXI_INTERFACE|monitor_b|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[0]~0 , AXI_INTERFACE|clock_sel|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~23, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_tick_out~0 , SPW|RX|rx_tick_out~0, spw_ulight_con, 1
instance = comp, \SPW|RX|rx_tick_out , SPW|RX|rx_tick_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready|read_mux_out , AXI_INTERFACE|timec_rx_ready|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready|readdata[0] , AXI_INTERFACE|timec_rx_ready|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[0] , AXI_INTERFACE|timec_rx_r|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[0] , AXI_INTERFACE|timec_rx_r|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[0] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[0] , AXI_INTERFACE|timec_rx_r_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \SPW|RX|rx_data_flag[0] , SPW|RX|rx_data_flag[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[0] , AXI_INTERFACE|data_rx_r|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[0] , AXI_INTERFACE|data_rx_r|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~8, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_tick_out~0 , SPW_B|RX|rx_tick_out~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|data_l_r[7]~0 , SPW_B|RX|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \SPW_B|RX|rx_tick_out , SPW_B|RX|rx_tick_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready_0|read_mux_out , AXI_INTERFACE|timec_rx_ready_0|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready_0|readdata[0] , AXI_INTERFACE|timec_rx_ready_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|readdata[0]~0 , AXI_INTERFACE|credit_error_rx|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|readdata[0]~0 , AXI_INTERFACE|link_start|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|readdata[0]~0 , AXI_INTERFACE|link_start_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~41 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~42 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~42, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|data_out~feeder , AXI_INTERFACE|data_rx_rd_en|data_out~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|always0~0 , AXI_INTERFACE|data_rx_rd_en|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|data_out , AXI_INTERFACE|data_rx_rd_en|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|readdata[0]~0 , AXI_INTERFACE|data_rx_rd_en|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|readdata[0]~0 , AXI_INTERFACE|data_en_to_w_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[0] , AXI_INTERFACE|data_tx_to_w|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|readdata[0]~0 , AXI_INTERFACE|link_disable|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|readdata[0]~0 , AXI_INTERFACE|link_disable_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[0] , AXI_INTERFACE|data_tx_to_w_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|readdata[0]~0 , AXI_INTERFACE|send_fct_now_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~44 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~44, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|readdata[0]~0 , AXI_INTERFACE|send_fct_now|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~43 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~43, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~45 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~46 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~46, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~47 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~47, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~21 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~127 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~127, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~124 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~124, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~126 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~126, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~128 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~128, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~125 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~125, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~129 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~129, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~122 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~122, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~130 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~130, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~131 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~131, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~123 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~123, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~121 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~121, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~110 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~110, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~119 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~119, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~120 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~120, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~112 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~112, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~111 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~111, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~115 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~115, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~113 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~113, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~116 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~116, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~114 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~114, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~117 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~117, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~118 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~118, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~99 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~99, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~102 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~102, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~103 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~103, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~106 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~106, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~104 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~104, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~105 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~105, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~107 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~107, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~101 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~101, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~100 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~100, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~108 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~108, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~109 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~109, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src27_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src27_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~90 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~90, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~88 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~88, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~94 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~94, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~93 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~93, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~92 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~92, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~91 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~91, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~95 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~95, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~96 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~96, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~89 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~89, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~97 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~97, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~98 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~98, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[34] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src34_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src34_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~79 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~79, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~77 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~77, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~78 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~78, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~86 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~86, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~87 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~87, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~81 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~81, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~82 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~82, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~80 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~80, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~83 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~83, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~84 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~84, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~85 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~85, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[16]~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[16]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~3 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[35] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~69 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~70 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~70, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~71 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~71, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~73 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~72 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~72, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~74 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~74, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~75 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~75, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~76 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~76, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~66 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~66, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~67 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~67, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~68 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~68, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[11]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[11]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal20~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[20] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[20], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~55 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~55, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~57 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~56 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~56, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~64 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~64, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~65 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~62 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~62, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~58 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~58, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~60 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~60, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~59 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~59, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~61 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~63 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~63, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal17~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~44 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~44, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~45 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~46 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~46, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~53 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~54 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~54, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~50 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~50, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~48 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~48, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~51 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~51, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~49 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~47 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~47, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~52 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~52, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal35~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal35~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[35] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src35_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src35_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~42 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~42, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~43 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~43, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~41 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[20] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[20], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src20_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src20_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal27~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal27~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[27] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[27], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~37 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~13 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~14 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~11 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~12 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~15 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~16 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~17 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~18 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[23] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[23], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src23_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src23_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|nonposted_write_endofpacket~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|nonposted_write_endofpacket~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|next_pending_response_count~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|next_pending_response_count~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|always1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|always1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[24] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[24], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal25~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[25] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[25], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src25_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src25_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src1_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src1_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|response_sink_accepted~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|response_sink_accepted~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~38 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~39 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~12 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~13 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~18 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~19 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~20 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~21 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~11 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~33 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~13 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~34 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~14 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~28 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~29 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~32 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~12 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~35 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~15 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~30 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~31 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~11 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~16 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|nonposted_cmd_accepted , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|nonposted_cmd_accepted, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|next_pending_response_count~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|next_pending_response_count~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|always1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|always1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|cmd_sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~2 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[0]~0 , AXI_INTERFACE|led_fpga|data_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[0] , AXI_INTERFACE|led_fpga|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|debug_apb , AXI_INTERFACE|hps_0|fpga_interfaces|debug_apb, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|tpiu , AXI_INTERFACE|hps_0|fpga_interfaces|tpiu, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|boot_from_fpga , AXI_INTERFACE|hps_0|fpga_interfaces|boot_from_fpga, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|fpga2hps , AXI_INTERFACE|hps_0|fpga_interfaces|fpga2hps, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|f2sdram , AXI_INTERFACE|hps_0|fpga_interfaces|f2sdram, spw_ulight_con, 1
