
STM32F4_DSP_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9ac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800ab34  0800ab34  0000bb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abfc  0800abfc  0000c134  2**0
                  CONTENTS
  4 .ARM          00000008  0800abfc  0800abfc  0000bbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac04  0800ac04  0000c134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac04  0800ac04  0000bc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac08  0800ac08  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800ac0c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c134  2**0
                  CONTENTS
 10 .bss          00001ea4  20000134  20000134  0000c134  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001fd8  20001fd8  0000c134  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c134  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001857d  00000000  00000000  0000c164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004267  00000000  00000000  000246e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  00028948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001001  00000000  00000000  00029e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f12  00000000  00000000  0002ae51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c0ad  00000000  00000000  0004fd63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdd43  00000000  00000000  0006be10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00139b53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000569c  00000000  00000000  00139b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0013f234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000134 	.word	0x20000134
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ab1c 	.word	0x0800ab1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000138 	.word	0x20000138
 80001c4:	0800ab1c 	.word	0x0800ab1c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f001 fb6f 	bl	8001ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f86b 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c6:	f000 f987 	bl	80007d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80004ca:	f000 f965 	bl	8000798 <MX_DMA_Init>
  MX_I2C1_Init();
 80004ce:	f000 f8cf 	bl	8000670 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d2:	f000 f8fb 	bl	80006cc <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d6:	f000 f929 	bl	800072c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80004da:	f009 fdf1 	bl	800a0c0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  /*** Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
        if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 80, SAMPLING_FREQ) != AUDIO_OK)
 80004de:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80004e2:	2150      	movs	r1, #80	@ 0x50
 80004e4:	2004      	movs	r0, #4
 80004e6:	f001 f91b 	bl	8001720 <BSP_AUDIO_OUT_Init>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <main+0x3c>
        {
        	Error_Handler();
 80004f0:	f000 fa82 	bl	80009f8 <Error_Handler>
/* =============================================================================================================*/
/*-------------------------------------------------------------------------------------------------------------*/
//TASK2 squere
  int16_t Square_Wave[SAMPLES_QTY];

  for (int index =0; index<SAMPLES_QTY/2; index++)
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
 80004f8:	e013      	b.n	8000522 <main+0x6a>
  {
	  Square_Wave[index]=20000;
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	3318      	adds	r3, #24
 8000500:	443b      	add	r3, r7
 8000502:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000506:	f823 2c18 	strh.w	r2, [r3, #-24]
	  Square_Wave[(index + (SAMPLES_QTY/2))] = -20000;
 800050a:	697b      	ldr	r3, [r7, #20]
 800050c:	3304      	adds	r3, #4
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	3318      	adds	r3, #24
 8000512:	443b      	add	r3, r7
 8000514:	f24b 12e0 	movw	r2, #45536	@ 0xb1e0
 8000518:	f823 2c18 	strh.w	r2, [r3, #-24]
  for (int index =0; index<SAMPLES_QTY/2; index++)
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	3301      	adds	r3, #1
 8000520:	617b      	str	r3, [r7, #20]
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	2b03      	cmp	r3, #3
 8000526:	dde8      	ble.n	80004fa <main+0x42>
  }


/* =============================================================================================================*/
  /*** Fill Output Buffer ***/
       for(int i = 0; i < SAMPLES_QTY; i++)
 8000528:	2300      	movs	r3, #0
 800052a:	613b      	str	r3, [r7, #16]
 800052c:	e019      	b.n	8000562 <main+0xaa>
       {
       	  OutputBuffer[i<<1] = Square_Wave[i];
 800052e:	693b      	ldr	r3, [r7, #16]
 8000530:	005a      	lsls	r2, r3, #1
 8000532:	693b      	ldr	r3, [r7, #16]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	3318      	adds	r3, #24
 8000538:	443b      	add	r3, r7
 800053a:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 800053e:	4b15      	ldr	r3, [pc, #84]	@ (8000594 <main+0xdc>)
 8000540:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
       	  OutputBuffer[(i<<1)+1] = Square_Wave[i];
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	1c5a      	adds	r2, r3, #1
 800054a:	693b      	ldr	r3, [r7, #16]
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	3318      	adds	r3, #24
 8000550:	443b      	add	r3, r7
 8000552:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 8000556:	4b0f      	ldr	r3, [pc, #60]	@ (8000594 <main+0xdc>)
 8000558:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
       for(int i = 0; i < SAMPLES_QTY; i++)
 800055c:	693b      	ldr	r3, [r7, #16]
 800055e:	3301      	adds	r3, #1
 8000560:	613b      	str	r3, [r7, #16]
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	2b07      	cmp	r3, #7
 8000566:	dde2      	ble.n	800052e <main+0x76>
       }


  /*** Start Audio play ***/
       BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 8000568:	2110      	movs	r1, #16
 800056a:	480a      	ldr	r0, [pc, #40]	@ (8000594 <main+0xdc>)
 800056c:	f001 f926 	bl	80017bc <BSP_AUDIO_OUT_Play>


  //Test - application is running
       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000576:	4808      	ldr	r0, [pc, #32]	@ (8000598 <main+0xe0>)
 8000578:	f002 fb20 	bl	8002bbc <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800057c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000580:	4805      	ldr	r0, [pc, #20]	@ (8000598 <main+0xe0>)
 8000582:	f002 fb34 	bl	8002bee <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000586:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800058a:	f001 fb7b 	bl	8001c84 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800058e:	bf00      	nop
 8000590:	e7f4      	b.n	800057c <main+0xc4>
 8000592:	bf00      	nop
 8000594:	200002a4 	.word	0x200002a4
 8000598:	40020c00 	.word	0x40020c00

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b094      	sub	sp, #80	@ 0x50
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0320 	add.w	r3, r7, #32
 80005a6:	2230      	movs	r2, #48	@ 0x30
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f00a fa8a 	bl	800aac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	f107 030c 	add.w	r3, r7, #12
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]
 80005be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
 80005c4:	4b28      	ldr	r3, [pc, #160]	@ (8000668 <SystemClock_Config+0xcc>)
 80005c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c8:	4a27      	ldr	r2, [pc, #156]	@ (8000668 <SystemClock_Config+0xcc>)
 80005ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d0:	4b25      	ldr	r3, [pc, #148]	@ (8000668 <SystemClock_Config+0xcc>)
 80005d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005dc:	2300      	movs	r3, #0
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	4b22      	ldr	r3, [pc, #136]	@ (800066c <SystemClock_Config+0xd0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a21      	ldr	r2, [pc, #132]	@ (800066c <SystemClock_Config+0xd0>)
 80005e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ea:	6013      	str	r3, [r2, #0]
 80005ec:	4b1f      	ldr	r3, [pc, #124]	@ (800066c <SystemClock_Config+0xd0>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f8:	2301      	movs	r3, #1
 80005fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000602:	2302      	movs	r3, #2
 8000604:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000606:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800060a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800060c:	2308      	movs	r3, #8
 800060e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000610:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000614:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000616:	2302      	movs	r3, #2
 8000618:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800061a:	2307      	movs	r3, #7
 800061c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061e:	f107 0320 	add.w	r3, r7, #32
 8000622:	4618      	mov	r0, r3
 8000624:	f005 fb06 	bl	8005c34 <HAL_RCC_OscConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800062e:	f000 f9e3 	bl	80009f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000632:	230f      	movs	r3, #15
 8000634:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000636:	2302      	movs	r3, #2
 8000638:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800063e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000642:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000648:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	2105      	movs	r1, #5
 8000650:	4618      	mov	r0, r3
 8000652:	f005 fd67 	bl	8006124 <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800065c:	f000 f9cc 	bl	80009f8 <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3750      	adds	r7, #80	@ 0x50
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40023800 	.word	0x40023800
 800066c:	40007000 	.word	0x40007000

08000670 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000676:	4a13      	ldr	r2, [pc, #76]	@ (80006c4 <MX_I2C1_Init+0x54>)
 8000678:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800067a:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800067c:	4a12      	ldr	r2, [pc, #72]	@ (80006c8 <MX_I2C1_Init+0x58>)
 800067e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000686:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000688:	2200      	movs	r2, #0
 800068a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800068c:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800068e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000692:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000694:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000696:	2200      	movs	r2, #0
 8000698:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006a0:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a6:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006ac:	4804      	ldr	r0, [pc, #16]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006ae:	f002 fab9 	bl	8002c24 <HAL_I2C_Init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006b8:	f000 f99e 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000150 	.word	0x20000150
 80006c4:	40005400 	.word	0x40005400
 80006c8:	000186a0 	.word	0x000186a0

080006cc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006d2:	4a14      	ldr	r2, [pc, #80]	@ (8000724 <MX_I2S3_Init+0x58>)
 80006d4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006dc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006de:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006f0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000728 <MX_I2S3_Init+0x5c>)
 80006f6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006f8:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <MX_I2S3_Init+0x54>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <MX_I2S3_Init+0x54>)
 8000700:	2200      	movs	r2, #0
 8000702:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_I2S3_Init+0x54>)
 8000706:	2200      	movs	r2, #0
 8000708:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	@ (8000720 <MX_I2S3_Init+0x54>)
 800070c:	f003 fa88 	bl	8003c20 <HAL_I2S_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000716:	f000 f96f 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	200001a4 	.word	0x200001a4
 8000724:	40003c00 	.word	0x40003c00
 8000728:	00017700 	.word	0x00017700

0800072c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000730:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000732:	4a18      	ldr	r2, [pc, #96]	@ (8000794 <MX_SPI1_Init+0x68>)
 8000734:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000736:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000738:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800073c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_SPI1_Init+0x64>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800075c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000764:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_SPI1_Init+0x64>)
 800076c:	2200      	movs	r2, #0
 800076e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000778:	220a      	movs	r2, #10
 800077a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_SPI1_Init+0x64>)
 800077e:	f006 f849 	bl	8006814 <HAL_SPI_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000788:	f000 f936 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000024c 	.word	0x2000024c
 8000794:	40013000 	.word	0x40013000

08000798 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_DMA_Init+0x3c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <MX_DMA_Init+0x3c>)
 80007a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_DMA_Init+0x3c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2100      	movs	r1, #0
 80007be:	2010      	movs	r0, #16
 80007c0:	f001 fb5f 	bl	8001e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80007c4:	2010      	movs	r0, #16
 80007c6:	f001 fb78 	bl	8001eba <HAL_NVIC_EnableIRQ>

}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800

080007d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08c      	sub	sp, #48	@ 0x30
 80007dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	61bb      	str	r3, [r7, #24]
 80007f2:	4b72      	ldr	r3, [pc, #456]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	4a71      	ldr	r2, [pc, #452]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 80007f8:	f043 0310 	orr.w	r3, r3, #16
 80007fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fe:	4b6f      	ldr	r3, [pc, #444]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f003 0310 	and.w	r3, r3, #16
 8000806:	61bb      	str	r3, [r7, #24]
 8000808:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	4b6b      	ldr	r3, [pc, #428]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a6a      	ldr	r2, [pc, #424]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b68      	ldr	r3, [pc, #416]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	4b64      	ldr	r3, [pc, #400]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4a63      	ldr	r2, [pc, #396]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4b61      	ldr	r3, [pc, #388]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b5d      	ldr	r3, [pc, #372]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a5c      	ldr	r2, [pc, #368]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b5a      	ldr	r3, [pc, #360]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	4b56      	ldr	r3, [pc, #344]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a55      	ldr	r2, [pc, #340]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b53      	ldr	r3, [pc, #332]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	4b4f      	ldr	r3, [pc, #316]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a4e      	ldr	r2, [pc, #312]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 8000884:	f043 0308 	orr.w	r3, r3, #8
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b4c      	ldr	r3, [pc, #304]	@ (80009bc <MX_GPIO_Init+0x1e4>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0308 	and.w	r3, r3, #8
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	2108      	movs	r1, #8
 800089a:	4849      	ldr	r0, [pc, #292]	@ (80009c0 <MX_GPIO_Init+0x1e8>)
 800089c:	f002 f98e 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	2101      	movs	r1, #1
 80008a4:	4847      	ldr	r0, [pc, #284]	@ (80009c4 <MX_GPIO_Init+0x1ec>)
 80008a6:	f002 f989 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008aa:	2200      	movs	r2, #0
 80008ac:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008b0:	4845      	ldr	r0, [pc, #276]	@ (80009c8 <MX_GPIO_Init+0x1f0>)
 80008b2:	f002 f983 	bl	8002bbc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008b6:	2308      	movs	r3, #8
 80008b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	483c      	ldr	r0, [pc, #240]	@ (80009c0 <MX_GPIO_Init+0x1e8>)
 80008ce:	f001 fedd 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008d2:	2301      	movs	r3, #1
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	4619      	mov	r1, r3
 80008e8:	4836      	ldr	r0, [pc, #216]	@ (80009c4 <MX_GPIO_Init+0x1ec>)
 80008ea:	f001 fecf 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ee:	2308      	movs	r3, #8
 80008f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008fe:	2305      	movs	r3, #5
 8000900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	482e      	ldr	r0, [pc, #184]	@ (80009c4 <MX_GPIO_Init+0x1ec>)
 800090a:	f001 febf 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090e:	2301      	movs	r3, #1
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000912:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	4619      	mov	r1, r3
 8000922:	482a      	ldr	r0, [pc, #168]	@ (80009cc <MX_GPIO_Init+0x1f4>)
 8000924:	f001 feb2 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000928:	2304      	movs	r3, #4
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	4825      	ldr	r0, [pc, #148]	@ (80009d0 <MX_GPIO_Init+0x1f8>)
 800093c:	f001 fea6 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000952:	2305      	movs	r3, #5
 8000954:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4619      	mov	r1, r3
 800095c:	481c      	ldr	r0, [pc, #112]	@ (80009d0 <MX_GPIO_Init+0x1f8>)
 800095e:	f001 fe95 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000962:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000966:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000974:	f107 031c 	add.w	r3, r7, #28
 8000978:	4619      	mov	r1, r3
 800097a:	4813      	ldr	r0, [pc, #76]	@ (80009c8 <MX_GPIO_Init+0x1f0>)
 800097c:	f001 fe86 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000980:	2320      	movs	r3, #32
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480d      	ldr	r0, [pc, #52]	@ (80009c8 <MX_GPIO_Init+0x1f0>)
 8000994:	f001 fe7a 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	@ (80009c0 <MX_GPIO_Init+0x1e8>)
 80009ae:	f001 fe6d 	bl	800268c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	@ 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

/*** Back to Buffer beginning ***/
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 80009d8:	2110      	movs	r1, #16
 80009da:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 80009dc:	f000 ff18 	bl	8001810 <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80009e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e4:	4803      	ldr	r0, [pc, #12]	@ (80009f4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80009e6:	f002 f902 	bl	8002bee <HAL_GPIO_TogglePin>
	}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	200002a4 	.word	0x200002a4
 80009f4:	40020c00 	.word	0x40020c00

080009f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a02:	4803      	ldr	r0, [pc, #12]	@ (8000a10 <Error_Handler+0x18>)
 8000a04:	f002 f8da 	bl	8002bbc <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop

  __disable_irq();
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <Error_Handler+0x14>
 8000a10:	40020c00 	.word	0x40020c00

08000a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	4b10      	ldr	r3, [pc, #64]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a22:	4a0f      	ldr	r2, [pc, #60]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	603b      	str	r3, [r7, #0]
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_MspInit+0x4c>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a52:	2007      	movs	r0, #7
 8000a54:	f001 fa0a 	bl	8001e6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40023800 	.word	0x40023800

08000a64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a19      	ldr	r2, [pc, #100]	@ (8000ae8 <HAL_I2C_MspInit+0x84>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d12c      	bne.n	8000ae0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a17      	ldr	r2, [pc, #92]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000aa2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aa8:	2312      	movs	r3, #18
 8000aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	480c      	ldr	r0, [pc, #48]	@ (8000af0 <HAL_I2C_MspInit+0x8c>)
 8000ac0:	f001 fde4 	bl	800268c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a07      	ldr	r2, [pc, #28]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000ace:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad4:	4b05      	ldr	r3, [pc, #20]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ae0:	bf00      	nop
 8000ae2:	3728      	adds	r7, #40	@ 0x28
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40005400 	.word	0x40005400
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020400 	.word	0x40020400

08000af4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <HAL_I2C_MspDeInit+0x38>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d10e      	bne.n	8000b24 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <HAL_I2C_MspDeInit+0x3c>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0a:	4a09      	ldr	r2, [pc, #36]	@ (8000b30 <HAL_I2C_MspDeInit+0x3c>)
 8000b0c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000b10:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8000b12:	2140      	movs	r1, #64	@ 0x40
 8000b14:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <HAL_I2C_MspDeInit+0x40>)
 8000b16:	f001 ff55 	bl	80029c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000b1a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <HAL_I2C_MspDeInit+0x40>)
 8000b20:	f001 ff50 	bl	80029c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40005400 	.word	0x40005400
 8000b30:	40023800 	.word	0x40023800
 8000b34:	40020400 	.word	0x40020400

08000b38 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08e      	sub	sp, #56	@ 0x38
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
 8000b4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a49      	ldr	r2, [pc, #292]	@ (8000c88 <HAL_I2S_MspInit+0x150>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	f040 808b 	bne.w	8000c80 <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b6e:	23c0      	movs	r3, #192	@ 0xc0
 8000b70:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b72:	2302      	movs	r3, #2
 8000b74:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f005 fcde 	bl	800653c <HAL_RCCEx_PeriphCLKConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000b86:	f7ff ff37 	bl	80009f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b92:	4a3e      	ldr	r2, [pc, #248]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000b94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	4b38      	ldr	r3, [pc, #224]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	4a37      	ldr	r2, [pc, #220]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb6:	4b35      	ldr	r3, [pc, #212]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	4b31      	ldr	r3, [pc, #196]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a30      	ldr	r2, [pc, #192]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bcc:	f043 0304 	orr.w	r3, r3, #4
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c8c <HAL_I2S_MspInit+0x154>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bde:	2310      	movs	r3, #16
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2300      	movs	r3, #0
 8000bec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bee:	2306      	movs	r3, #6
 8000bf0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4825      	ldr	r0, [pc, #148]	@ (8000c90 <HAL_I2S_MspInit+0x158>)
 8000bfa:	f001 fd47 	bl	800268c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bfe:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c10:	2306      	movs	r3, #6
 8000c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c18:	4619      	mov	r1, r3
 8000c1a:	481e      	ldr	r0, [pc, #120]	@ (8000c94 <HAL_I2S_MspInit+0x15c>)
 8000c1c:	f001 fd36 	bl	800268c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000c20:	4b1d      	ldr	r3, [pc, #116]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c22:	4a1e      	ldr	r2, [pc, #120]	@ (8000c9c <HAL_I2S_MspInit+0x164>)
 8000c24:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c2e:	2240      	movs	r2, #64	@ 0x40
 8000c30:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c3e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c40:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c46:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c48:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c4e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c5c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000c64:	480c      	ldr	r0, [pc, #48]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c66:	f001 f943 	bl	8001ef0 <HAL_DMA_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000c70:	f7ff fec2 	bl	80009f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a08      	ldr	r2, [pc, #32]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c78:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c7a:	4a07      	ldr	r2, [pc, #28]	@ (8000c98 <HAL_I2S_MspInit+0x160>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c80:	bf00      	nop
 8000c82:	3738      	adds	r7, #56	@ 0x38
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40003c00 	.word	0x40003c00
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020000 	.word	0x40020000
 8000c94:	40020800 	.word	0x40020800
 8000c98:	200001ec 	.word	0x200001ec
 8000c9c:	40026088 	.word	0x40026088

08000ca0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	@ 0x28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a19      	ldr	r2, [pc, #100]	@ (8000d24 <HAL_SPI_MspInit+0x84>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d12b      	bne.n	8000d1a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	613b      	str	r3, [r7, #16]
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	4a17      	ldr	r2, [pc, #92]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000ccc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a10      	ldr	r2, [pc, #64]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b0e      	ldr	r3, [pc, #56]	@ (8000d28 <HAL_SPI_MspInit+0x88>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cfa:	23e0      	movs	r3, #224	@ 0xe0
 8000cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d0a:	2305      	movs	r3, #5
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	4805      	ldr	r0, [pc, #20]	@ (8000d2c <HAL_SPI_MspInit+0x8c>)
 8000d16:	f001 fcb9 	bl	800268c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d1a:	bf00      	nop
 8000d1c:	3728      	adds	r7, #40	@ 0x28
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40013000 	.word	0x40013000
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40020000 	.word	0x40020000

08000d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <NMI_Handler+0x4>

08000d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <HardFault_Handler+0x4>

08000d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <MemManage_Handler+0x4>

08000d48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <BusFault_Handler+0x4>

08000d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <UsageFault_Handler+0x4>

08000d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d86:	f000 ff5d 	bl	8001c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
	...

08000d90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000d94:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <DMA1_Stream5_IRQHandler+0x10>)
 8000d96:	f001 fa0f 	bl	80021b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200001ec 	.word	0x200001ec

08000da4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000da8:	4802      	ldr	r0, [pc, #8]	@ (8000db4 <OTG_FS_IRQHandler+0x10>)
 8000daa:	f003 fe15 	bl	80049d8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200018ac 	.word	0x200018ac

08000db8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <SystemInit+0x20>)
 8000dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dc2:	4a05      	ldr	r2, [pc, #20]	@ (8000dd8 <SystemInit+0x20>)
 8000dc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ddc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de0:	480d      	ldr	r0, [pc, #52]	@ (8000e18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000de2:	490e      	ldr	r1, [pc, #56]	@ (8000e1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000de4:	4a0e      	ldr	r2, [pc, #56]	@ (8000e20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000df8:	4c0b      	ldr	r4, [pc, #44]	@ (8000e28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e06:	f7ff ffd7 	bl	8000db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e0a:	f009 fe63 	bl	800aad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e0e:	f7ff fb53 	bl	80004b8 <main>
  bx  lr    
 8000e12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e1c:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8000e20:	0800ac0c 	.word	0x0800ac0c
  ldr r2, =_sbss
 8000e24:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8000e28:	20001fd8 	.word	0x20001fd8

08000e2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e2c:	e7fe      	b.n	8000e2c <ADC_IRQHandler>
	...

08000e30 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	4603      	mov	r3, r0
 8000e3a:	81fb      	strh	r3, [r7, #14]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	81bb      	strh	r3, [r7, #12]
 8000e40:	4613      	mov	r3, r2
 8000e42:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e48:	f000 fc04 	bl	8001654 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e4c:	89fb      	ldrh	r3, [r7, #14]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2201      	movs	r2, #1
 8000e52:	2102      	movs	r1, #2
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fb01 	bl	800145c <CODEC_IO_Write>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	4413      	add	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e64:	89bb      	ldrh	r3, [r7, #12]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	d81b      	bhi.n	8000ea4 <cs43l22_Init+0x74>
 8000e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e74 <cs43l22_Init+0x44>)
 8000e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e72:	bf00      	nop
 8000e74:	08000e85 	.word	0x08000e85
 8000e78:	08000e8d 	.word	0x08000e8d
 8000e7c:	08000e95 	.word	0x08000e95
 8000e80:	08000e9d 	.word	0x08000e9d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e84:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000e86:	22fa      	movs	r2, #250	@ 0xfa
 8000e88:	701a      	strb	r2, [r3, #0]
    break;
 8000e8a:	e00f      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e8c:	4b59      	ldr	r3, [pc, #356]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000e8e:	22af      	movs	r2, #175	@ 0xaf
 8000e90:	701a      	strb	r2, [r3, #0]
    break;
 8000e92:	e00b      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e94:	4b57      	ldr	r3, [pc, #348]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000e96:	22aa      	movs	r2, #170	@ 0xaa
 8000e98:	701a      	strb	r2, [r3, #0]
    break;
 8000e9a:	e007      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e9c:	4b55      	ldr	r3, [pc, #340]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000e9e:	2205      	movs	r2, #5
 8000ea0:	701a      	strb	r2, [r3, #0]
    break;    
 8000ea2:	e003      	b.n	8000eac <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000ea4:	4b53      	ldr	r3, [pc, #332]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	701a      	strb	r2, [r3, #0]
    break;    
 8000eaa:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000eac:	89fb      	ldrh	r3, [r7, #14]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4a50      	ldr	r2, [pc, #320]	@ (8000ff4 <cs43l22_Init+0x1c4>)
 8000eb2:	7812      	ldrb	r2, [r2, #0]
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 facf 	bl	800145c <CODEC_IO_Write>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000ec8:	89fb      	ldrh	r3, [r7, #14]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2281      	movs	r2, #129	@ 0x81
 8000ece:	2105      	movs	r1, #5
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 fac3 	bl	800145c <CODEC_IO_Write>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	4413      	add	r3, r2
 8000ede:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000ee0:	89fb      	ldrh	r3, [r7, #14]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	2106      	movs	r1, #6
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fab7 	bl	800145c <CODEC_IO_Write>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000ef8:	7afa      	ldrb	r2, [r7, #11]
 8000efa:	89fb      	ldrh	r3, [r7, #14]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f964 	bl	80011cc <cs43l22_SetVolume>
 8000f04:	4602      	mov	r2, r0
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	4413      	add	r3, r2
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000f0c:	89bb      	ldrh	r3, [r7, #12]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d023      	beq.n	8000f5a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000f12:	89fb      	ldrh	r3, [r7, #14]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2206      	movs	r2, #6
 8000f18:	210f      	movs	r1, #15
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 fa9e 	bl	800145c <CODEC_IO_Write>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461a      	mov	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	4413      	add	r3, r2
 8000f28:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000f2a:	89fb      	ldrh	r3, [r7, #14]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2124      	movs	r1, #36	@ 0x24
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fa92 	bl	800145c <CODEC_IO_Write>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	4413      	add	r3, r2
 8000f40:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2200      	movs	r2, #0
 8000f48:	2125      	movs	r1, #37	@ 0x25
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fa86 	bl	800145c <CODEC_IO_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	210a      	movs	r1, #10
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fa7a 	bl	800145c <CODEC_IO_Write>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	4413      	add	r3, r2
 8000f70:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f72:	89fb      	ldrh	r3, [r7, #14]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2204      	movs	r2, #4
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 fa6e 	bl	800145c <CODEC_IO_Write>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	4413      	add	r3, r2
 8000f88:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2127      	movs	r1, #39	@ 0x27
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa62 	bl	800145c <CODEC_IO_Write>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000fa2:	89fb      	ldrh	r3, [r7, #14]
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	211f      	movs	r1, #31
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa56 	bl	800145c <CODEC_IO_Write>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000fba:	89fb      	ldrh	r3, [r7, #14]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	220a      	movs	r2, #10
 8000fc0:	211a      	movs	r1, #26
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fa4a 	bl	800145c <CODEC_IO_Write>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	4413      	add	r3, r2
 8000fd0:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000fd2:	89fb      	ldrh	r3, [r7, #14]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	211b      	movs	r1, #27
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa3e 	bl	800145c <CODEC_IO_Write>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000fea:	697b      	ldr	r3, [r7, #20]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	200002c4 	.word	0x200002c4

08000ff8 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000ffc:	f000 fb62 	bl	80016c4 <AUDIO_IO_DeInit>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800100e:	f000 fb21 	bl	8001654 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2101      	movs	r1, #1
 8001018:	4618      	mov	r0, r3
 800101a:	f000 fb6d 	bl	80016f8 <AUDIO_IO_Read>
 800101e:	4603      	mov	r3, r0
 8001020:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	f023 0307 	bic.w	r3, r3, #7
 8001028:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800102a:	7bfb      	ldrb	r3, [r7, #15]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	80fb      	strh	r3, [r7, #6]
 8001040:	4613      	mov	r3, r2
 8001042:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001048:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <cs43l22_Play+0x70>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d123      	bne.n	8001098 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2206      	movs	r2, #6
 8001056:	210e      	movs	r1, #14
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f9ff 	bl	800145c <CODEC_IO_Write>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4413      	add	r3, r2
 8001066:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f919 	bl	80012a4 <cs43l22_SetMute>
 8001072:	4602      	mov	r2, r0
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4413      	add	r3, r2
 8001078:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	229e      	movs	r2, #158	@ 0x9e
 8001080:	2102      	movs	r1, #2
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f9ea 	bl	800145c <CODEC_IO_Write>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001092:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <cs43l22_Play+0x70>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001098:	68fb      	ldr	r3, [r7, #12]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000034 	.word	0x20000034

080010a8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	2101      	movs	r1, #1
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 f8f2 	bl	80012a4 <cs43l22_SetMute>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	4413      	add	r3, r2
 80010c6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2201      	movs	r2, #1
 80010ce:	2102      	movs	r1, #2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f9c3 	bl	800145c <CODEC_IO_Write>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4413      	add	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80010e0:	68fb      	ldr	r3, [r7, #12]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f8ce 	bl	80012a4 <cs43l22_SetMute>
 8001108:	4602      	mov	r2, r0
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4413      	add	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	e002      	b.n	800111c <cs43l22_Resume+0x30>
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	3301      	adds	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001120:	d9f9      	bls.n	8001116 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4a0e      	ldr	r2, [pc, #56]	@ (8001160 <cs43l22_Resume+0x74>)
 8001128:	7812      	ldrb	r2, [r2, #0]
 800112a:	b2d2      	uxtb	r2, r2
 800112c:	2104      	movs	r1, #4
 800112e:	4618      	mov	r0, r3
 8001130:	f000 f994 	bl	800145c <CODEC_IO_Write>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	229e      	movs	r2, #158	@ 0x9e
 8001144:	2102      	movs	r1, #2
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f988 	bl	800145c <CODEC_IO_Write>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4413      	add	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	200002c4 	.word	0x200002c4

08001164 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	2101      	movs	r1, #1
 8001178:	4618      	mov	r0, r3
 800117a:	f000 f893 	bl	80012a4 <cs43l22_SetMute>
 800117e:	4602      	mov	r2, r0
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4413      	add	r3, r2
 8001184:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2204      	movs	r2, #4
 800118c:	210e      	movs	r1, #14
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f964 	bl	800145c <CODEC_IO_Write>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	229f      	movs	r2, #159	@ 0x9f
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f958 	bl	800145c <CODEC_IO_Write>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80011b6:	4b04      	ldr	r3, [pc, #16]	@ (80011c8 <cs43l22_Stop+0x64>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
  return counter;    
 80011bc:	68fb      	ldr	r3, [r7, #12]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000034 	.word	0x20000034

080011cc <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	460a      	mov	r2, r1
 80011d6:	80fb      	strh	r3, [r7, #6]
 80011d8:	4613      	mov	r3, r2
 80011da:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80011e0:	797b      	ldrb	r3, [r7, #5]
 80011e2:	2b64      	cmp	r3, #100	@ 0x64
 80011e4:	d80b      	bhi.n	80011fe <cs43l22_SetVolume+0x32>
 80011e6:	797a      	ldrb	r2, [r7, #5]
 80011e8:	4613      	mov	r3, r2
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	4a25      	ldr	r2, [pc, #148]	@ (8001284 <cs43l22_SetVolume+0xb8>)
 80011f0:	fb82 1203 	smull	r1, r2, r2, r3
 80011f4:	1152      	asrs	r2, r2, #5
 80011f6:	17db      	asrs	r3, r3, #31
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	e000      	b.n	8001200 <cs43l22_SetVolume+0x34>
 80011fe:	23ff      	movs	r3, #255	@ 0xff
 8001200:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001202:	7afb      	ldrb	r3, [r7, #11]
 8001204:	2be6      	cmp	r3, #230	@ 0xe6
 8001206:	d91c      	bls.n	8001242 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001208:	88fb      	ldrh	r3, [r7, #6]
 800120a:	b2d8      	uxtb	r0, r3
 800120c:	7afb      	ldrb	r3, [r7, #11]
 800120e:	3319      	adds	r3, #25
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	2120      	movs	r1, #32
 8001216:	f000 f921 	bl	800145c <CODEC_IO_Write>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4413      	add	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	b2d8      	uxtb	r0, r3
 8001228:	7afb      	ldrb	r3, [r7, #11]
 800122a:	3319      	adds	r3, #25
 800122c:	b2db      	uxtb	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	2121      	movs	r1, #33	@ 0x21
 8001232:	f000 f913 	bl	800145c <CODEC_IO_Write>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4413      	add	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	e01b      	b.n	800127a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	b2d8      	uxtb	r0, r3
 8001246:	7afb      	ldrb	r3, [r7, #11]
 8001248:	3319      	adds	r3, #25
 800124a:	b2db      	uxtb	r3, r3
 800124c:	461a      	mov	r2, r3
 800124e:	2120      	movs	r1, #32
 8001250:	f000 f904 	bl	800145c <CODEC_IO_Write>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	b2d8      	uxtb	r0, r3
 8001262:	7afb      	ldrb	r3, [r7, #11]
 8001264:	3319      	adds	r3, #25
 8001266:	b2db      	uxtb	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	2121      	movs	r1, #33	@ 0x21
 800126c:	f000 f8f6 	bl	800145c <CODEC_IO_Write>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800127a:	68fb      	ldr	r3, [r7, #12]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	51eb851f 	.word	0x51eb851f

08001288 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d124      	bne.n	8001304 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	22ff      	movs	r2, #255	@ 0xff
 80012c0:	2104      	movs	r1, #4
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f8ca 	bl	800145c <CODEC_IO_Write>
 80012c8:	4603      	mov	r3, r0
 80012ca:	461a      	mov	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4413      	add	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2201      	movs	r2, #1
 80012d8:	2122      	movs	r1, #34	@ 0x22
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f8be 	bl	800145c <CODEC_IO_Write>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	2123      	movs	r1, #35	@ 0x23
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f8b2 	bl	800145c <CODEC_IO_Write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	e025      	b.n	8001350 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2200      	movs	r2, #0
 800130a:	2122      	movs	r1, #34	@ 0x22
 800130c:	4618      	mov	r0, r3
 800130e:	f000 f8a5 	bl	800145c <CODEC_IO_Write>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	4413      	add	r3, r2
 800131a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2200      	movs	r2, #0
 8001322:	2123      	movs	r1, #35	@ 0x23
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f899 	bl	800145c <CODEC_IO_Write>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4a08      	ldr	r2, [pc, #32]	@ (800135c <cs43l22_SetMute+0xb8>)
 800133a:	7812      	ldrb	r2, [r2, #0]
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	2104      	movs	r1, #4
 8001340:	4618      	mov	r0, r3
 8001342:	f000 f88b 	bl	800145c <CODEC_IO_Write>
 8001346:	4603      	mov	r3, r0
 8001348:	461a      	mov	r2, r3
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4413      	add	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001350:	68fb      	ldr	r3, [r7, #12]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200002c4 	.word	0x200002c4

08001360 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	460a      	mov	r2, r1
 800136a:	80fb      	strh	r3, [r7, #6]
 800136c:	4613      	mov	r3, r2
 800136e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001374:	797b      	ldrb	r3, [r7, #5]
 8001376:	3b01      	subs	r3, #1
 8001378:	2b03      	cmp	r3, #3
 800137a:	d84b      	bhi.n	8001414 <cs43l22_SetOutputMode+0xb4>
 800137c:	a201      	add	r2, pc, #4	@ (adr r2, 8001384 <cs43l22_SetOutputMode+0x24>)
 800137e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001382:	bf00      	nop
 8001384:	08001395 	.word	0x08001395
 8001388:	080013b5 	.word	0x080013b5
 800138c:	080013d5 	.word	0x080013d5
 8001390:	080013f5 	.word	0x080013f5
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	22fa      	movs	r2, #250	@ 0xfa
 800139a:	2104      	movs	r1, #4
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f85d 	bl	800145c <CODEC_IO_Write>
 80013a2:	4603      	mov	r3, r0
 80013a4:	461a      	mov	r2, r3
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80013ac:	4b24      	ldr	r3, [pc, #144]	@ (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ae:	22fa      	movs	r2, #250	@ 0xfa
 80013b0:	701a      	strb	r2, [r3, #0]
      break;
 80013b2:	e03f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	22af      	movs	r2, #175	@ 0xaf
 80013ba:	2104      	movs	r1, #4
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 f84d 	bl	800145c <CODEC_IO_Write>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4413      	add	r3, r2
 80013ca:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80013cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ce:	22af      	movs	r2, #175	@ 0xaf
 80013d0:	701a      	strb	r2, [r3, #0]
      break;
 80013d2:	e02f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80013d4:	88fb      	ldrh	r3, [r7, #6]
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	22aa      	movs	r2, #170	@ 0xaa
 80013da:	2104      	movs	r1, #4
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f83d 	bl	800145c <CODEC_IO_Write>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4413      	add	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ee:	22aa      	movs	r2, #170	@ 0xaa
 80013f0:	701a      	strb	r2, [r3, #0]
      break;
 80013f2:	e01f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2205      	movs	r2, #5
 80013fa:	2104      	movs	r1, #4
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 f82d 	bl	800145c <CODEC_IO_Write>
 8001402:	4603      	mov	r3, r0
 8001404:	461a      	mov	r2, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	4413      	add	r3, r2
 800140a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <cs43l22_SetOutputMode+0xe0>)
 800140e:	2205      	movs	r2, #5
 8001410:	701a      	strb	r2, [r3, #0]
      break;    
 8001412:	e00f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001414:	88fb      	ldrh	r3, [r7, #6]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2205      	movs	r2, #5
 800141a:	2104      	movs	r1, #4
 800141c:	4618      	mov	r0, r3
 800141e:	f000 f81d 	bl	800145c <CODEC_IO_Write>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	4413      	add	r3, r2
 800142a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800142c:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <cs43l22_SetOutputMode+0xe0>)
 800142e:	2205      	movs	r2, #5
 8001430:	701a      	strb	r2, [r3, #0]
      break;
 8001432:	bf00      	nop
  }  
  return counter;
 8001434:	68fb      	ldr	r3, [r7, #12]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200002c4 	.word	0x200002c4

08001444 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	71bb      	strb	r3, [r7, #6]
 800146a:	4613      	mov	r3, r2
 800146c:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001472:	797a      	ldrb	r2, [r7, #5]
 8001474:	79b9      	ldrb	r1, [r7, #6]
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	4618      	mov	r0, r3
 800147a:	f000 f92a 	bl	80016d2 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	b2db      	uxtb	r3, r3
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001490:	480e      	ldr	r0, [pc, #56]	@ (80014cc <I2Cx_Init+0x40>)
 8001492:	f002 f85b 	bl	800354c <HAL_I2C_GetState>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d114      	bne.n	80014c6 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 800149c:	4b0b      	ldr	r3, [pc, #44]	@ (80014cc <I2Cx_Init+0x40>)
 800149e:	4a0c      	ldr	r2, [pc, #48]	@ (80014d0 <I2Cx_Init+0x44>)
 80014a0:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014a2:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <I2Cx_Init+0x40>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <I2Cx_Init+0x40>)
 80014aa:	2233      	movs	r2, #51	@ 0x33
 80014ac:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <I2Cx_Init+0x40>)
 80014b0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014b4:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80014b6:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <I2Cx_Init+0x40>)
 80014b8:	4a06      	ldr	r2, [pc, #24]	@ (80014d4 <I2Cx_Init+0x48>)
 80014ba:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 80014bc:	f000 f876 	bl	80015ac <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80014c0:	4802      	ldr	r0, [pc, #8]	@ (80014cc <I2Cx_Init+0x40>)
 80014c2:	f001 fbaf 	bl	8002c24 <HAL_I2C_Init>
  }
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200002c8 	.word	0x200002c8
 80014d0:	000186a0 	.word	0x000186a0
 80014d4:	40005400 	.word	0x40005400

080014d8 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b088      	sub	sp, #32
 80014dc:	af04      	add	r7, sp, #16
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
 80014e2:	460b      	mov	r3, r1
 80014e4:	71bb      	strb	r3, [r7, #6]
 80014e6:	4613      	mov	r3, r2
 80014e8:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	b299      	uxth	r1, r3
 80014f2:	79bb      	ldrb	r3, [r7, #6]
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <I2Cx_WriteData+0x50>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	9302      	str	r3, [sp, #8]
 80014fc:	2301      	movs	r3, #1
 80014fe:	9301      	str	r3, [sp, #4]
 8001500:	1d7b      	adds	r3, r7, #5
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	2301      	movs	r3, #1
 8001506:	4809      	ldr	r0, [pc, #36]	@ (800152c <I2Cx_WriteData+0x54>)
 8001508:	f001 fd00 	bl	8002f0c <HAL_I2C_Mem_Write>
 800150c:	4603      	mov	r3, r0
 800150e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	4618      	mov	r0, r3
 800151a:	f000 f837 	bl	800158c <I2Cx_Error>
  }
}
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000038 	.word	0x20000038
 800152c:	200002c8 	.word	0x200002c8

08001530 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af04      	add	r7, sp, #16
 8001536:	4603      	mov	r3, r0
 8001538:	460a      	mov	r2, r1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	4613      	mov	r3, r2
 800153e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	b299      	uxth	r1, r3
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	b29a      	uxth	r2, r3
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <I2Cx_ReadData+0x54>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	9302      	str	r3, [sp, #8]
 8001556:	2301      	movs	r3, #1
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	f107 030e 	add.w	r3, r7, #14
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2301      	movs	r3, #1
 8001562:	4809      	ldr	r0, [pc, #36]	@ (8001588 <I2Cx_ReadData+0x58>)
 8001564:	f001 fdcc 	bl	8003100 <HAL_I2C_Mem_Read>
 8001568:	4603      	mov	r3, r0
 800156a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d003      	beq.n	800157a <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f809 	bl	800158c <I2Cx_Error>
  }
  return value;
 800157a:	7bbb      	ldrb	r3, [r7, #14]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000038 	.word	0x20000038
 8001588:	200002c8 	.word	0x200002c8

0800158c <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001596:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <I2Cx_Error+0x1c>)
 8001598:	f001 fc88 	bl	8002eac <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 800159c:	f7ff ff76 	bl	800148c <I2Cx_Init>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200002c8 	.word	0x200002c8

080015ac <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	4b25      	ldr	r3, [pc, #148]	@ (800164c <I2Cx_MspInit+0xa0>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a24      	ldr	r2, [pc, #144]	@ (800164c <I2Cx_MspInit+0xa0>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b22      	ldr	r3, [pc, #136]	@ (800164c <I2Cx_MspInit+0xa0>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 80015ce:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80015d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d4:	2312      	movs	r3, #18
 80015d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80015d8:	2302      	movs	r3, #2
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 80015e0:	2304      	movs	r3, #4
 80015e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	4619      	mov	r1, r3
 80015ea:	4819      	ldr	r0, [pc, #100]	@ (8001650 <I2Cx_MspInit+0xa4>)
 80015ec:	f001 f84e 	bl	800268c <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	4b15      	ldr	r3, [pc, #84]	@ (800164c <I2Cx_MspInit+0xa0>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	4a14      	ldr	r2, [pc, #80]	@ (800164c <I2Cx_MspInit+0xa0>)
 80015fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001600:	4b12      	ldr	r3, [pc, #72]	@ (800164c <I2Cx_MspInit+0xa0>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800160c:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <I2Cx_MspInit+0xa0>)
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <I2Cx_MspInit+0xa0>)
 8001612:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001616:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001618:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <I2Cx_MspInit+0xa0>)
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	4a0b      	ldr	r2, [pc, #44]	@ (800164c <I2Cx_MspInit+0xa0>)
 800161e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001622:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	201f      	movs	r0, #31
 800162a:	f000 fc2a 	bl	8001e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800162e:	201f      	movs	r0, #31
 8001630:	f000 fc43 	bl	8001eba <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001634:	2200      	movs	r2, #0
 8001636:	2100      	movs	r1, #0
 8001638:	2020      	movs	r0, #32
 800163a:	f000 fc22 	bl	8001e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800163e:	2020      	movs	r0, #32
 8001640:	f000 fc3b 	bl	8001eba <HAL_NVIC_EnableIRQ>
}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40023800 	.word	0x40023800
 8001650:	40020400 	.word	0x40020400

08001654 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <AUDIO_IO_Init+0x68>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a16      	ldr	r2, [pc, #88]	@ (80016bc <AUDIO_IO_Init+0x68>)
 8001664:	f043 0308 	orr.w	r3, r3, #8
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <AUDIO_IO_Init+0x68>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001676:	2310      	movs	r3, #16
 8001678:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	2301      	movs	r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800167e:	2302      	movs	r3, #2
 8001680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4619      	mov	r1, r3
 800168a:	480d      	ldr	r0, [pc, #52]	@ (80016c0 <AUDIO_IO_Init+0x6c>)
 800168c:	f000 fffe 	bl	800268c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001690:	f7ff fefc 	bl	800148c <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	2110      	movs	r1, #16
 8001698:	4809      	ldr	r0, [pc, #36]	@ (80016c0 <AUDIO_IO_Init+0x6c>)
 800169a:	f001 fa8f 	bl	8002bbc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800169e:	2005      	movs	r0, #5
 80016a0:	f000 faf0 	bl	8001c84 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 80016a4:	2201      	movs	r2, #1
 80016a6:	2110      	movs	r1, #16
 80016a8:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <AUDIO_IO_Init+0x6c>)
 80016aa:	f001 fa87 	bl	8002bbc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80016ae:	2005      	movs	r0, #5
 80016b0:	f000 fae8 	bl	8001c84 <HAL_Delay>
}
 80016b4:	bf00      	nop
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40020c00 	.word	0x40020c00

080016c4 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]
 80016dc:	460b      	mov	r3, r1
 80016de:	71bb      	strb	r3, [r7, #6]
 80016e0:	4613      	mov	r3, r2
 80016e2:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80016e4:	797a      	ldrb	r2, [r7, #5]
 80016e6:	79b9      	ldrb	r1, [r7, #6]
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fef4 	bl	80014d8 <I2Cx_WriteData>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	460a      	mov	r2, r1
 8001702:	71fb      	strb	r3, [r7, #7]
 8001704:	4613      	mov	r3, r2
 8001706:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001708:	79ba      	ldrb	r2, [r7, #6]
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff ff0e 	bl	8001530 <I2Cx_ReadData>
 8001714:	4603      	mov	r3, r0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	603a      	str	r2, [r7, #0]
 800172a:	80fb      	strh	r3, [r7, #6]
 800172c:	460b      	mov	r3, r1
 800172e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001734:	2200      	movs	r2, #0
 8001736:	6839      	ldr	r1, [r7, #0]
 8001738:	481c      	ldr	r0, [pc, #112]	@ (80017ac <BSP_AUDIO_OUT_Init+0x8c>)
 800173a:	f000 f89f 	bl	800187c <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800173e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <BSP_AUDIO_OUT_Init+0x8c>)
 8001740:	4a1b      	ldr	r2, [pc, #108]	@ (80017b0 <BSP_AUDIO_OUT_Init+0x90>)
 8001742:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001744:	4819      	ldr	r0, [pc, #100]	@ (80017ac <BSP_AUDIO_OUT_Init+0x8c>)
 8001746:	f002 fc53 	bl	8003ff0 <HAL_I2S_GetState>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d103      	bne.n	8001758 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001750:	2100      	movs	r1, #0
 8001752:	4816      	ldr	r0, [pc, #88]	@ (80017ac <BSP_AUDIO_OUT_Init+0x8c>)
 8001754:	f000 f8ec 	bl	8001930 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001758:	6838      	ldr	r0, [r7, #0]
 800175a:	f000 f9b7 	bl	8001acc <I2S3_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d10e      	bne.n	800178c <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <BSP_AUDIO_OUT_Init+0x94>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2094      	movs	r0, #148	@ 0x94
 8001774:	4798      	blx	r3
 8001776:	4603      	mov	r3, r0
 8001778:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 800177c:	2be0      	cmp	r3, #224	@ 0xe0
 800177e:	d103      	bne.n	8001788 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001780:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <BSP_AUDIO_OUT_Init+0x98>)
 8001782:	4a0c      	ldr	r2, [pc, #48]	@ (80017b4 <BSP_AUDIO_OUT_Init+0x94>)
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	e001      	b.n	800178c <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d107      	bne.n	80017a2 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001792:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <BSP_AUDIO_OUT_Init+0x98>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681c      	ldr	r4, [r3, #0]
 8001798:	797a      	ldrb	r2, [r7, #5]
 800179a:	88f9      	ldrh	r1, [r7, #6]
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	2094      	movs	r0, #148	@ 0x94
 80017a0:	47a0      	blx	r4
  }
  
  return ret;
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd90      	pop	{r4, r7, pc}
 80017ac:	20000320 	.word	0x20000320
 80017b0:	40003c00 	.word	0x40003c00
 80017b4:	20000004 	.word	0x20000004
 80017b8:	2000031c 	.word	0x2000031c

080017bc <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <BSP_AUDIO_OUT_Play+0x4c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	b292      	uxth	r2, r2
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	2094      	movs	r0, #148	@ 0x94
 80017d4:	4798      	blx	r3
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e00f      	b.n	8001800 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80017e6:	d203      	bcs.n	80017f0 <BSP_AUDIO_OUT_Play+0x34>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	085b      	lsrs	r3, r3, #1
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	e001      	b.n	80017f4 <BSP_AUDIO_OUT_Play+0x38>
 80017f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017f4:	461a      	mov	r2, r3
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	4804      	ldr	r0, [pc, #16]	@ (800180c <BSP_AUDIO_OUT_Play+0x50>)
 80017fa:	f002 fb51 	bl	8003ea0 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80017fe:	2300      	movs	r3, #0
  }
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	2000031c 	.word	0x2000031c
 800180c:	20000320 	.word	0x20000320

08001810 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 800181c:	887b      	ldrh	r3, [r7, #2]
 800181e:	461a      	mov	r2, r3
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	4803      	ldr	r0, [pc, #12]	@ (8001830 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8001824:	f002 fb3c 	bl	8003ea0 <HAL_I2S_Transmit_DMA>
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000320 	.word	0x20000320

08001834 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a04      	ldr	r2, [pc, #16]	@ (8001854 <HAL_I2S_TxCpltCallback+0x20>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d101      	bne.n	800184a <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001846:	f7ff f8c5 	bl	80009d4 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40003c00 	.word	0x40003c00

08001858 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a04      	ldr	r2, [pc, #16]	@ (8001878 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d101      	bne.n	800186e <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800186a:	f000 f921 	bl	8001ab0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40003c00 	.word	0x40003c00

0800187c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001888:	2300      	movs	r3, #0
 800188a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800188e:	23ff      	movs	r3, #255	@ 0xff
 8001890:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8001894:	2300      	movs	r3, #0
 8001896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800189a:	e010      	b.n	80018be <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800189c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018a0:	4a20      	ldr	r2, [pc, #128]	@ (8001924 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80018a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d103      	bne.n	80018b4 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80018ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 80018b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018b8:	3301      	adds	r3, #1
 80018ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d9ea      	bls.n	800189c <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4618      	mov	r0, r3
 80018cc:	f004 ff18 	bl	8006700 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80018d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d113      	bne.n	8001904 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018dc:	2301      	movs	r3, #1
 80018de:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80018e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018e4:	4a10      	ldr	r2, [pc, #64]	@ (8001928 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 80018e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ea:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80018ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018f0:	4a0e      	ldr	r2, [pc, #56]	@ (800192c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 80018f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f6:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4618      	mov	r0, r3
 80018fe:	f004 fe1d 	bl	800653c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001902:	e00b      	b.n	800191c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001904:	2301      	movs	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001908:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800190c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800190e:	2303      	movs	r3, #3
 8001910:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4618      	mov	r0, r3
 8001918:	f004 fe10 	bl	800653c <HAL_RCCEx_PeriphCLKConfig>
}
 800191c:	bf00      	nop
 800191e:	3728      	adds	r7, #40	@ 0x28
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	0800ab94 	.word	0x0800ab94
 8001928:	0800abb4 	.word	0x0800abb4
 800192c:	0800abd4 	.word	0x0800abd4

08001930 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08c      	sub	sp, #48	@ 0x30
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	4b56      	ldr	r3, [pc, #344]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	4a55      	ldr	r2, [pc, #340]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001948:	6413      	str	r3, [r2, #64]	@ 0x40
 800194a:	4b53      	ldr	r3, [pc, #332]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001952:	61bb      	str	r3, [r7, #24]
 8001954:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	4b4f      	ldr	r3, [pc, #316]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	4a4e      	ldr	r2, [pc, #312]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001960:	f043 0304 	orr.w	r3, r3, #4
 8001964:	6313      	str	r3, [r2, #48]	@ 0x30
 8001966:	4b4c      	ldr	r3, [pc, #304]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	f003 0304 	and.w	r3, r3, #4
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	4b48      	ldr	r3, [pc, #288]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	4a47      	ldr	r2, [pc, #284]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6313      	str	r3, [r2, #48]	@ 0x30
 8001982:	4b45      	ldr	r3, [pc, #276]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800198e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800199c:	2302      	movs	r3, #2
 800199e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80019a0:	2306      	movs	r3, #6
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	4619      	mov	r1, r3
 80019aa:	483c      	ldr	r0, [pc, #240]	@ (8001a9c <BSP_AUDIO_OUT_MspInit+0x16c>)
 80019ac:	f000 fe6e 	bl	800268c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80019b0:	2310      	movs	r3, #16
 80019b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	4619      	mov	r1, r3
 80019ba:	4839      	ldr	r0, [pc, #228]	@ (8001aa0 <BSP_AUDIO_OUT_MspInit+0x170>)
 80019bc:	f000 fe66 	bl	800268c <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	4b34      	ldr	r3, [pc, #208]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c8:	4a33      	ldr	r2, [pc, #204]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019ca:	f043 0304 	orr.w	r3, r3, #4
 80019ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d0:	4b31      	ldr	r3, [pc, #196]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	482d      	ldr	r0, [pc, #180]	@ (8001a9c <BSP_AUDIO_OUT_MspInit+0x16c>)
 80019e8:	f000 fe50 	bl	800268c <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	4b29      	ldr	r3, [pc, #164]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	4a28      	ldr	r2, [pc, #160]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fc:	4b26      	ldr	r3, [pc, #152]	@ (8001a98 <BSP_AUDIO_OUT_MspInit+0x168>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a25      	ldr	r2, [pc, #148]	@ (8001aa4 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d136      	bne.n	8001a80 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001a18:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a1a:	2240      	movs	r2, #64	@ 0x40
 8001a1c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001a1e:	4b22      	ldr	r3, [pc, #136]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a2a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a32:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001a34:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a3a:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001a42:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a44:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a48:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001a50:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a52:	2203      	movs	r2, #3
 8001a54:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001a56:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001a5c:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001a62:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a64:	4a11      	ldr	r2, [pc, #68]	@ (8001aac <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001a66:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001a74:	480c      	ldr	r0, [pc, #48]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a76:	f000 fae9 	bl	800204c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001a7a:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001a7c:	f000 fa38 	bl	8001ef0 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	210e      	movs	r1, #14
 8001a84:	202f      	movs	r0, #47	@ 0x2f
 8001a86:	f000 f9fc 	bl	8001e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001a8a:	202f      	movs	r0, #47	@ 0x2f
 8001a8c:	f000 fa15 	bl	8001eba <HAL_NVIC_EnableIRQ>
}
 8001a90:	bf00      	nop
 8001a92:	3730      	adds	r7, #48	@ 0x30
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40020800 	.word	0x40020800
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	40003c00 	.word	0x40003c00
 8001aa8:	20000368 	.word	0x20000368
 8001aac:	400260b8 	.word	0x400260b8

08001ab0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/**
  * @brief  Manages the DMA Half Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001ad4:	4b17      	ldr	r3, [pc, #92]	@ (8001b34 <I2S3_Init+0x68>)
 8001ad6:	4a18      	ldr	r2, [pc, #96]	@ (8001b38 <I2S3_Init+0x6c>)
 8001ad8:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001ada:	4b16      	ldr	r3, [pc, #88]	@ (8001b34 <I2S3_Init+0x68>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	69da      	ldr	r2, [r3, #28]
 8001ae0:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <I2S3_Init+0x68>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ae8:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8001aea:	4a12      	ldr	r2, [pc, #72]	@ (8001b34 <I2S3_Init+0x68>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001af0:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <I2S3_Init+0x68>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001af6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b34 <I2S3_Init+0x68>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001afc:	4b0d      	ldr	r3, [pc, #52]	@ (8001b34 <I2S3_Init+0x68>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001b02:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <I2S3_Init+0x68>)
 8001b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b08:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <I2S3_Init+0x68>)
 8001b0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b10:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001b12:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <I2S3_Init+0x68>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001b18:	4806      	ldr	r0, [pc, #24]	@ (8001b34 <I2S3_Init+0x68>)
 8001b1a:	f002 f881 	bl	8003c20 <HAL_I2S_Init>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e000      	b.n	8001b2a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001b28:	2300      	movs	r3, #0
  }
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000320 	.word	0x20000320
 8001b38:	40003c00 	.word	0x40003c00

08001b3c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001b44:	f000 f804 	bl	8001b50 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001b62:	bf00      	nop
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a07      	ldr	r2, [pc, #28]	@ (8001b98 <HAL_I2S_ErrorCallback+0x2c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d101      	bne.n	8001b82 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001b7e:	f7ff ff9e 	bl	8001abe <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <HAL_I2S_ErrorCallback+0x30>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d101      	bne.n	8001b90 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001b8c:	f7ff ffe7 	bl	8001b5e <BSP_AUDIO_IN_Error_Callback>
  }
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40003c00 	.word	0x40003c00
 8001b9c:	40003800 	.word	0x40003800

08001ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <HAL_Init+0x40>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <HAL_Init+0x40>)
 8001baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <HAL_Init+0x40>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <HAL_Init+0x40>)
 8001bb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bbc:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <HAL_Init+0x40>)
 8001bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f000 f94f 	bl	8001e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f000 f808 	bl	8001be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd4:	f7fe ff1e 	bl	8000a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023c00 	.word	0x40023c00

08001be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <HAL_InitTick+0x54>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <HAL_InitTick+0x58>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 f967 	bl	8001ed6 <HAL_SYSTICK_Config>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00e      	b.n	8001c30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b0f      	cmp	r3, #15
 8001c16:	d80a      	bhi.n	8001c2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f000 f92f 	bl	8001e82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c24:	4a06      	ldr	r2, [pc, #24]	@ (8001c40 <HAL_InitTick+0x5c>)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20000040 	.word	0x20000040
 8001c40:	2000003c 	.word	0x2000003c

08001c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x20>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000040 	.word	0x20000040
 8001c68:	200003c8 	.word	0x200003c8

08001c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetTick+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	200003c8 	.word	0x200003c8

08001c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff ffee 	bl	8001c6c <HAL_GetTick>
 8001c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9c:	d005      	beq.n	8001caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_Delay+0x44>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001caa:	bf00      	nop
 8001cac:	f7ff ffde 	bl	8001c6c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d8f7      	bhi.n	8001cac <HAL_Delay+0x28>
  {
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000040 	.word	0x20000040

08001ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfe:	4a04      	ldr	r2, [pc, #16]	@ (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	60d3      	str	r3, [r2, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d18:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <__NVIC_GetPriorityGrouping+0x18>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	0a1b      	lsrs	r3, r3, #8
 8001d1e:	f003 0307 	and.w	r3, r3, #7
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	db0b      	blt.n	8001d5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f003 021f 	and.w	r2, r3, #31
 8001d48:	4907      	ldr	r1, [pc, #28]	@ (8001d68 <__NVIC_EnableIRQ+0x38>)
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	095b      	lsrs	r3, r3, #5
 8001d50:	2001      	movs	r0, #1
 8001d52:	fa00 f202 	lsl.w	r2, r0, r2
 8001d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	6039      	str	r1, [r7, #0]
 8001d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	db0a      	blt.n	8001d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	490c      	ldr	r1, [pc, #48]	@ (8001db8 <__NVIC_SetPriority+0x4c>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	0112      	lsls	r2, r2, #4
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	440b      	add	r3, r1
 8001d90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d94:	e00a      	b.n	8001dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	4908      	ldr	r1, [pc, #32]	@ (8001dbc <__NVIC_SetPriority+0x50>)
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	3b04      	subs	r3, #4
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	440b      	add	r3, r1
 8001daa:	761a      	strb	r2, [r3, #24]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	e000e100 	.word	0xe000e100
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	@ 0x24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f1c3 0307 	rsb	r3, r3, #7
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	bf28      	it	cs
 8001dde:	2304      	movcs	r3, #4
 8001de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3304      	adds	r3, #4
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d902      	bls.n	8001df0 <NVIC_EncodePriority+0x30>
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3b03      	subs	r3, #3
 8001dee:	e000      	b.n	8001df2 <NVIC_EncodePriority+0x32>
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43da      	mvns	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	401a      	ands	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e08:	f04f 31ff 	mov.w	r1, #4294967295
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43d9      	mvns	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	4313      	orrs	r3, r2
         );
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3724      	adds	r7, #36	@ 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
	...

08001e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e38:	d301      	bcc.n	8001e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00f      	b.n	8001e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <SysTick_Config+0x40>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e46:	210f      	movs	r1, #15
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295
 8001e4c:	f7ff ff8e 	bl	8001d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e50:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <SysTick_Config+0x40>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e56:	4b04      	ldr	r3, [pc, #16]	@ (8001e68 <SysTick_Config+0x40>)
 8001e58:	2207      	movs	r2, #7
 8001e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	e000e010 	.word	0xe000e010

08001e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff29 	bl	8001ccc <__NVIC_SetPriorityGrouping>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e94:	f7ff ff3e 	bl	8001d14 <__NVIC_GetPriorityGrouping>
 8001e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	6978      	ldr	r0, [r7, #20]
 8001ea0:	f7ff ff8e 	bl	8001dc0 <NVIC_EncodePriority>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff5d 	bl	8001d6c <__NVIC_SetPriority>
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff31 	bl	8001d30 <__NVIC_EnableIRQ>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffa2 	bl	8001e28 <SysTick_Config>
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001efc:	f7ff feb6 	bl	8001c6c <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e099      	b.n	8002040 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2202      	movs	r2, #2
 8001f10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f2c:	e00f      	b.n	8001f4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f2e:	f7ff fe9d 	bl	8001c6c <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b05      	cmp	r3, #5
 8001f3a:	d908      	bls.n	8001f4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2203      	movs	r2, #3
 8001f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e078      	b.n	8002040 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0301 	and.w	r3, r3, #1
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1e8      	bne.n	8001f2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	4b38      	ldr	r3, [pc, #224]	@ (8002048 <HAL_DMA_Init+0x158>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d107      	bne.n	8001fb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f023 0307 	bic.w	r3, r3, #7
 8001fce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d117      	bne.n	8002012 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d00e      	beq.n	8002012 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 facd 	bl	8002594 <DMA_CheckFifoParam>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d008      	beq.n	8002012 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2240      	movs	r2, #64	@ 0x40
 8002004:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800200e:	2301      	movs	r3, #1
 8002010:	e016      	b.n	8002040 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 fa84 	bl	8002528 <DMA_CalcBaseAndBitshift>
 8002020:	4603      	mov	r3, r0
 8002022:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002028:	223f      	movs	r2, #63	@ 0x3f
 800202a:	409a      	lsls	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	f010803f 	.word	0xf010803f

0800204c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e050      	b.n	8002100 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d101      	bne.n	800206e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800206a:	2302      	movs	r3, #2
 800206c:	e048      	b.n	8002100 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 0201 	bic.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2200      	movs	r2, #0
 800208c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2221      	movs	r2, #33	@ 0x21
 80020ac:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 fa3a 	bl	8002528 <DMA_CalcBaseAndBitshift>
 80020b4:	4603      	mov	r3, r0
 80020b6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e0:	223f      	movs	r2, #63	@ 0x3f
 80020e2:	409a      	lsls	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002116:	2300      	movs	r3, #0
 8002118:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002126:	2b01      	cmp	r3, #1
 8002128:	d101      	bne.n	800212e <HAL_DMA_Start_IT+0x26>
 800212a:	2302      	movs	r3, #2
 800212c:	e040      	b.n	80021b0 <HAL_DMA_Start_IT+0xa8>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d12f      	bne.n	80021a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2202      	movs	r2, #2
 8002146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f9b8 	bl	80024cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002160:	223f      	movs	r2, #63	@ 0x3f
 8002162:	409a      	lsls	r2, r3
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f042 0216 	orr.w	r2, r2, #22
 8002176:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	2b00      	cmp	r3, #0
 800217e:	d007      	beq.n	8002190 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0208 	orr.w	r2, r2, #8
 800218e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f042 0201 	orr.w	r2, r2, #1
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	e005      	b.n	80021ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80021aa:	2302      	movs	r3, #2
 80021ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021c4:	4b8e      	ldr	r3, [pc, #568]	@ (8002400 <HAL_DMA_IRQHandler+0x248>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a8e      	ldr	r2, [pc, #568]	@ (8002404 <HAL_DMA_IRQHandler+0x24c>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	0a9b      	lsrs	r3, r3, #10
 80021d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2208      	movs	r2, #8
 80021e4:	409a      	lsls	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d01a      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d013      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0204 	bic.w	r2, r2, #4
 800220a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002210:	2208      	movs	r2, #8
 8002212:	409a      	lsls	r2, r3
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002228:	2201      	movs	r2, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4013      	ands	r3, r2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002246:	2201      	movs	r2, #1
 8002248:	409a      	lsls	r2, r3
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002252:	f043 0202 	orr.w	r2, r3, #2
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225e:	2204      	movs	r2, #4
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d012      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00b      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227c:	2204      	movs	r2, #4
 800227e:	409a      	lsls	r2, r3
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002288:	f043 0204 	orr.w	r2, r3, #4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002294:	2210      	movs	r2, #16
 8002296:	409a      	lsls	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d043      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d03c      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b2:	2210      	movs	r2, #16
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d018      	beq.n	80022fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d108      	bne.n	80022e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d024      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	4798      	blx	r3
 80022e6:	e01f      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01b      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	4798      	blx	r3
 80022f8:	e016      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d107      	bne.n	8002318 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0208 	bic.w	r2, r2, #8
 8002316:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232c:	2220      	movs	r2, #32
 800232e:	409a      	lsls	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 808f 	beq.w	8002458 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 8087 	beq.w	8002458 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234e:	2220      	movs	r2, #32
 8002350:	409a      	lsls	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b05      	cmp	r3, #5
 8002360:	d136      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0216 	bic.w	r2, r2, #22
 8002370:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695a      	ldr	r2, [r3, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002380:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d103      	bne.n	8002392 <HAL_DMA_IRQHandler+0x1da>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800238e:	2b00      	cmp	r3, #0
 8002390:	d007      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0208 	bic.w	r2, r2, #8
 80023a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a6:	223f      	movs	r2, #63	@ 0x3f
 80023a8:	409a      	lsls	r2, r3
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d07e      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	4798      	blx	r3
        }
        return;
 80023ce:	e079      	b.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d01d      	beq.n	800241a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d10d      	bne.n	8002408 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d031      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
 80023fc:	e02c      	b.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
 80023fe:	bf00      	nop
 8002400:	20000000 	.word	0x20000000
 8002404:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800240c:	2b00      	cmp	r3, #0
 800240e:	d023      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e01e      	b.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10f      	bne.n	8002448 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0210 	bic.w	r2, r2, #16
 8002436:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245c:	2b00      	cmp	r3, #0
 800245e:	d032      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	2b00      	cmp	r3, #0
 800246a:	d022      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2205      	movs	r2, #5
 8002470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0201 	bic.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	3301      	adds	r3, #1
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	429a      	cmp	r2, r3
 800248e:	d307      	bcc.n	80024a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f2      	bne.n	8002484 <HAL_DMA_IRQHandler+0x2cc>
 800249e:	e000      	b.n	80024a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	4798      	blx	r3
 80024c2:	e000      	b.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024c4:	bf00      	nop
    }
  }
}
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b40      	cmp	r3, #64	@ 0x40
 80024f8:	d108      	bne.n	800250c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800250a:	e007      	b.n	800251c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	60da      	str	r2, [r3, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3b10      	subs	r3, #16
 8002538:	4a14      	ldr	r2, [pc, #80]	@ (800258c <DMA_CalcBaseAndBitshift+0x64>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002542:	4a13      	ldr	r2, [pc, #76]	@ (8002590 <DMA_CalcBaseAndBitshift+0x68>)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b03      	cmp	r3, #3
 8002554:	d909      	bls.n	800256a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800255e:	f023 0303 	bic.w	r3, r3, #3
 8002562:	1d1a      	adds	r2, r3, #4
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	659a      	str	r2, [r3, #88]	@ 0x58
 8002568:	e007      	b.n	800257a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	aaaaaaab 	.word	0xaaaaaaab
 8002590:	0800abf4 	.word	0x0800abf4

08002594 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11f      	bne.n	80025ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d856      	bhi.n	8002662 <DMA_CheckFifoParam+0xce>
 80025b4:	a201      	add	r2, pc, #4	@ (adr r2, 80025bc <DMA_CheckFifoParam+0x28>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025df 	.word	0x080025df
 80025c4:	080025cd 	.word	0x080025cd
 80025c8:	08002663 	.word	0x08002663
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d046      	beq.n	8002666 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025dc:	e043      	b.n	8002666 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025e6:	d140      	bne.n	800266a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ec:	e03d      	b.n	800266a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025f6:	d121      	bne.n	800263c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d837      	bhi.n	800266e <DMA_CheckFifoParam+0xda>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <DMA_CheckFifoParam+0x70>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	08002615 	.word	0x08002615
 8002608:	0800261b 	.word	0x0800261b
 800260c:	08002615 	.word	0x08002615
 8002610:	0800262d 	.word	0x0800262d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
      break;
 8002618:	e030      	b.n	800267c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d025      	beq.n	8002672 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262a:	e022      	b.n	8002672 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002630:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002634:	d11f      	bne.n	8002676 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800263a:	e01c      	b.n	8002676 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d903      	bls.n	800264a <DMA_CheckFifoParam+0xb6>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d003      	beq.n	8002650 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002648:	e018      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
      break;
 800264e:	e015      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00e      	beq.n	800267a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e00b      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002662:	bf00      	nop
 8002664:	e00a      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 8002666:	bf00      	nop
 8002668:	e008      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800266a:	bf00      	nop
 800266c:	e006      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800266e:	bf00      	nop
 8002670:	e004      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 8002672:	bf00      	nop
 8002674:	e002      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;   
 8002676:	bf00      	nop
 8002678:	e000      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800267a:	bf00      	nop
    }
  } 
  
  return status; 
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop

0800268c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800268c:	b480      	push	{r7}
 800268e:	b089      	sub	sp, #36	@ 0x24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e16b      	b.n	8002980 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 815a 	bne.w	800297a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d005      	beq.n	80026de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d130      	bne.n	8002740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	2203      	movs	r2, #3
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002714:	2201      	movs	r2, #1
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 0201 	and.w	r2, r3, #1
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b03      	cmp	r3, #3
 800274a:	d017      	beq.n	800277c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d123      	bne.n	80027d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	08da      	lsrs	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3208      	adds	r2, #8
 8002790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	220f      	movs	r2, #15
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	08da      	lsrs	r2, r3, #3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3208      	adds	r2, #8
 80027ca:	69b9      	ldr	r1, [r7, #24]
 80027cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2203      	movs	r2, #3
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0203 	and.w	r2, r3, #3
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80b4 	beq.w	800297a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281a:	4a5f      	ldr	r2, [pc, #380]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 800281c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002820:	6453      	str	r3, [r2, #68]	@ 0x44
 8002822:	4b5d      	ldr	r3, [pc, #372]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800282e:	4a5b      	ldr	r2, [pc, #364]	@ (800299c <HAL_GPIO_Init+0x310>)
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	089b      	lsrs	r3, r3, #2
 8002834:	3302      	adds	r3, #2
 8002836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	220f      	movs	r2, #15
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a52      	ldr	r2, [pc, #328]	@ (80029a0 <HAL_GPIO_Init+0x314>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d02b      	beq.n	80028b2 <HAL_GPIO_Init+0x226>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a51      	ldr	r2, [pc, #324]	@ (80029a4 <HAL_GPIO_Init+0x318>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d025      	beq.n	80028ae <HAL_GPIO_Init+0x222>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a50      	ldr	r2, [pc, #320]	@ (80029a8 <HAL_GPIO_Init+0x31c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d01f      	beq.n	80028aa <HAL_GPIO_Init+0x21e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4f      	ldr	r2, [pc, #316]	@ (80029ac <HAL_GPIO_Init+0x320>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d019      	beq.n	80028a6 <HAL_GPIO_Init+0x21a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4e      	ldr	r2, [pc, #312]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_GPIO_Init+0x216>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a4d      	ldr	r2, [pc, #308]	@ (80029b4 <HAL_GPIO_Init+0x328>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00d      	beq.n	800289e <HAL_GPIO_Init+0x212>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a4c      	ldr	r2, [pc, #304]	@ (80029b8 <HAL_GPIO_Init+0x32c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d007      	beq.n	800289a <HAL_GPIO_Init+0x20e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4b      	ldr	r2, [pc, #300]	@ (80029bc <HAL_GPIO_Init+0x330>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d101      	bne.n	8002896 <HAL_GPIO_Init+0x20a>
 8002892:	2307      	movs	r3, #7
 8002894:	e00e      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 8002896:	2308      	movs	r3, #8
 8002898:	e00c      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 800289a:	2306      	movs	r3, #6
 800289c:	e00a      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 800289e:	2305      	movs	r3, #5
 80028a0:	e008      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028a2:	2304      	movs	r3, #4
 80028a4:	e006      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028a6:	2303      	movs	r3, #3
 80028a8:	e004      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e002      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028ae:	2301      	movs	r3, #1
 80028b0:	e000      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028b2:	2300      	movs	r3, #0
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	f002 0203 	and.w	r2, r2, #3
 80028ba:	0092      	lsls	r2, r2, #2
 80028bc:	4093      	lsls	r3, r2
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028c4:	4935      	ldr	r1, [pc, #212]	@ (800299c <HAL_GPIO_Init+0x310>)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028d2:	4b3b      	ldr	r3, [pc, #236]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028f6:	4a32      	ldr	r2, [pc, #200]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028fc:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002920:	4a27      	ldr	r2, [pc, #156]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002926:	4b26      	ldr	r3, [pc, #152]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800294a:	4a1d      	ldr	r2, [pc, #116]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002950:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002974:	4a12      	ldr	r2, [pc, #72]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3301      	adds	r3, #1
 800297e:	61fb      	str	r3, [r7, #28]
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2b0f      	cmp	r3, #15
 8002984:	f67f ae90 	bls.w	80026a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40023800 	.word	0x40023800
 800299c:	40013800 	.word	0x40013800
 80029a0:	40020000 	.word	0x40020000
 80029a4:	40020400 	.word	0x40020400
 80029a8:	40020800 	.word	0x40020800
 80029ac:	40020c00 	.word	0x40020c00
 80029b0:	40021000 	.word	0x40021000
 80029b4:	40021400 	.word	0x40021400
 80029b8:	40021800 	.word	0x40021800
 80029bc:	40021c00 	.word	0x40021c00
 80029c0:	40013c00 	.word	0x40013c00

080029c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]
 80029de:	e0cd      	b.n	8002b7c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029e0:	2201      	movs	r2, #1
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4013      	ands	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	f040 80bd 	bne.w	8002b76 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80029fc:	4a65      	ldr	r2, [pc, #404]	@ (8002b94 <HAL_GPIO_DeInit+0x1d0>)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	089b      	lsrs	r3, r3, #2
 8002a02:	3302      	adds	r3, #2
 8002a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a08:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	220f      	movs	r2, #15
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a5d      	ldr	r2, [pc, #372]	@ (8002b98 <HAL_GPIO_DeInit+0x1d4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d02b      	beq.n	8002a7e <HAL_GPIO_DeInit+0xba>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a5c      	ldr	r2, [pc, #368]	@ (8002b9c <HAL_GPIO_DeInit+0x1d8>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d025      	beq.n	8002a7a <HAL_GPIO_DeInit+0xb6>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a5b      	ldr	r2, [pc, #364]	@ (8002ba0 <HAL_GPIO_DeInit+0x1dc>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d01f      	beq.n	8002a76 <HAL_GPIO_DeInit+0xb2>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a5a      	ldr	r2, [pc, #360]	@ (8002ba4 <HAL_GPIO_DeInit+0x1e0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d019      	beq.n	8002a72 <HAL_GPIO_DeInit+0xae>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a59      	ldr	r2, [pc, #356]	@ (8002ba8 <HAL_GPIO_DeInit+0x1e4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <HAL_GPIO_DeInit+0xaa>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a58      	ldr	r2, [pc, #352]	@ (8002bac <HAL_GPIO_DeInit+0x1e8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d00d      	beq.n	8002a6a <HAL_GPIO_DeInit+0xa6>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a57      	ldr	r2, [pc, #348]	@ (8002bb0 <HAL_GPIO_DeInit+0x1ec>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d007      	beq.n	8002a66 <HAL_GPIO_DeInit+0xa2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a56      	ldr	r2, [pc, #344]	@ (8002bb4 <HAL_GPIO_DeInit+0x1f0>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d101      	bne.n	8002a62 <HAL_GPIO_DeInit+0x9e>
 8002a5e:	2307      	movs	r3, #7
 8002a60:	e00e      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a62:	2308      	movs	r3, #8
 8002a64:	e00c      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a66:	2306      	movs	r3, #6
 8002a68:	e00a      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a6a:	2305      	movs	r3, #5
 8002a6c:	e008      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a6e:	2304      	movs	r3, #4
 8002a70:	e006      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a72:	2303      	movs	r3, #3
 8002a74:	e004      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e002      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_GPIO_DeInit+0xbc>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	f002 0203 	and.w	r2, r2, #3
 8002a86:	0092      	lsls	r2, r2, #2
 8002a88:	4093      	lsls	r3, r2
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d132      	bne.n	8002af6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002a90:	4b49      	ldr	r3, [pc, #292]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	4947      	ldr	r1, [pc, #284]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002a9e:	4b46      	ldr	r3, [pc, #280]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	4944      	ldr	r1, [pc, #272]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002aac:	4b42      	ldr	r3, [pc, #264]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	4940      	ldr	r1, [pc, #256]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002aba:	4b3f      	ldr	r3, [pc, #252]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	493d      	ldr	r1, [pc, #244]	@ (8002bb8 <HAL_GPIO_DeInit+0x1f4>)
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002ad8:	4a2e      	ldr	r2, [pc, #184]	@ (8002b94 <HAL_GPIO_DeInit+0x1d0>)
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	3302      	adds	r3, #2
 8002ae0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	482a      	ldr	r0, [pc, #168]	@ (8002b94 <HAL_GPIO_DeInit+0x1d0>)
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	089b      	lsrs	r3, r3, #2
 8002aee:	400a      	ands	r2, r1
 8002af0:	3302      	adds	r3, #2
 8002af2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	2103      	movs	r1, #3
 8002b00:	fa01 f303 	lsl.w	r3, r1, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	401a      	ands	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	08da      	lsrs	r2, r3, #3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3208      	adds	r2, #8
 8002b14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	220f      	movs	r2, #15
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	697a      	ldr	r2, [r7, #20]
 8002b2a:	08d2      	lsrs	r2, r2, #3
 8002b2c:	4019      	ands	r1, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3208      	adds	r2, #8
 8002b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2103      	movs	r1, #3
 8002b40:	fa01 f303 	lsl.w	r3, r1, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	401a      	ands	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	2101      	movs	r1, #1
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	fa01 f303 	lsl.w	r3, r1, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2103      	movs	r1, #3
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	401a      	ands	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	617b      	str	r3, [r7, #20]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2b0f      	cmp	r3, #15
 8002b80:	f67f af2e 	bls.w	80029e0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	371c      	adds	r7, #28
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40013800 	.word	0x40013800
 8002b98:	40020000 	.word	0x40020000
 8002b9c:	40020400 	.word	0x40020400
 8002ba0:	40020800 	.word	0x40020800
 8002ba4:	40020c00 	.word	0x40020c00
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	40021400 	.word	0x40021400
 8002bb0:	40021800 	.word	0x40021800
 8002bb4:	40021c00 	.word	0x40021c00
 8002bb8:	40013c00 	.word	0x40013c00

08002bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bcc:	787b      	ldrb	r3, [r7, #1]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd2:	887a      	ldrh	r2, [r7, #2]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bd8:	e003      	b.n	8002be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	041a      	lsls	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	619a      	str	r2, [r3, #24]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b085      	sub	sp, #20
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c00:	887a      	ldrh	r2, [r7, #2]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	4013      	ands	r3, r2
 8002c06:	041a      	lsls	r2, r3, #16
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	43d9      	mvns	r1, r3
 8002c0c:	887b      	ldrh	r3, [r7, #2]
 8002c0e:	400b      	ands	r3, r1
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	619a      	str	r2, [r3, #24]
}
 8002c16:	bf00      	nop
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e12b      	b.n	8002e8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d106      	bne.n	8002c50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7fd ff0a 	bl	8000a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2224      	movs	r2, #36	@ 0x24
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f022 0201 	bic.w	r2, r2, #1
 8002c66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c88:	f003 fc44 	bl	8006514 <HAL_RCC_GetPCLK1Freq>
 8002c8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	4a81      	ldr	r2, [pc, #516]	@ (8002e98 <HAL_I2C_Init+0x274>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d807      	bhi.n	8002ca8 <HAL_I2C_Init+0x84>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4a80      	ldr	r2, [pc, #512]	@ (8002e9c <HAL_I2C_Init+0x278>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	bf94      	ite	ls
 8002ca0:	2301      	movls	r3, #1
 8002ca2:	2300      	movhi	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	e006      	b.n	8002cb6 <HAL_I2C_Init+0x92>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4a7d      	ldr	r2, [pc, #500]	@ (8002ea0 <HAL_I2C_Init+0x27c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	bf94      	ite	ls
 8002cb0:	2301      	movls	r3, #1
 8002cb2:	2300      	movhi	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e0e7      	b.n	8002e8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	4a78      	ldr	r2, [pc, #480]	@ (8002ea4 <HAL_I2C_Init+0x280>)
 8002cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc6:	0c9b      	lsrs	r3, r3, #18
 8002cc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	4a6a      	ldr	r2, [pc, #424]	@ (8002e98 <HAL_I2C_Init+0x274>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d802      	bhi.n	8002cf8 <HAL_I2C_Init+0xd4>
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	e009      	b.n	8002d0c <HAL_I2C_Init+0xe8>
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	4a69      	ldr	r2, [pc, #420]	@ (8002ea8 <HAL_I2C_Init+0x284>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	099b      	lsrs	r3, r3, #6
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	430b      	orrs	r3, r1
 8002d12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	495c      	ldr	r1, [pc, #368]	@ (8002e98 <HAL_I2C_Init+0x274>)
 8002d28:	428b      	cmp	r3, r1
 8002d2a:	d819      	bhi.n	8002d60 <HAL_I2C_Init+0x13c>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1e59      	subs	r1, r3, #1
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d3a:	1c59      	adds	r1, r3, #1
 8002d3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d40:	400b      	ands	r3, r1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00a      	beq.n	8002d5c <HAL_I2C_Init+0x138>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	1e59      	subs	r1, r3, #1
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d5a:	e051      	b.n	8002e00 <HAL_I2C_Init+0x1dc>
 8002d5c:	2304      	movs	r3, #4
 8002d5e:	e04f      	b.n	8002e00 <HAL_I2C_Init+0x1dc>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d111      	bne.n	8002d8c <HAL_I2C_Init+0x168>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	1e58      	subs	r0, r3, #1
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6859      	ldr	r1, [r3, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	440b      	add	r3, r1
 8002d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	bf0c      	ite	eq
 8002d84:	2301      	moveq	r3, #1
 8002d86:	2300      	movne	r3, #0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	e012      	b.n	8002db2 <HAL_I2C_Init+0x18e>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	1e58      	subs	r0, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6859      	ldr	r1, [r3, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	0099      	lsls	r1, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002da2:	3301      	adds	r3, #1
 8002da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf0c      	ite	eq
 8002dac:	2301      	moveq	r3, #1
 8002dae:	2300      	movne	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_Init+0x196>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e022      	b.n	8002e00 <HAL_I2C_Init+0x1dc>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10e      	bne.n	8002de0 <HAL_I2C_Init+0x1bc>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	1e58      	subs	r0, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6859      	ldr	r1, [r3, #4]
 8002dca:	460b      	mov	r3, r1
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	440b      	add	r3, r1
 8002dd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dde:	e00f      	b.n	8002e00 <HAL_I2C_Init+0x1dc>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	1e58      	subs	r0, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	0099      	lsls	r1, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df6:	3301      	adds	r3, #1
 8002df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	6809      	ldr	r1, [r1, #0]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69da      	ldr	r2, [r3, #28]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6911      	ldr	r1, [r2, #16]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	68d2      	ldr	r2, [r2, #12]
 8002e3a:	4311      	orrs	r1, r2
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	430b      	orrs	r3, r1
 8002e42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	000186a0 	.word	0x000186a0
 8002e9c:	001e847f 	.word	0x001e847f
 8002ea0:	003d08ff 	.word	0x003d08ff
 8002ea4:	431bde83 	.word	0x431bde83
 8002ea8:	10624dd3 	.word	0x10624dd3

08002eac <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e021      	b.n	8002f02 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2224      	movs	r2, #36	@ 0x24
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0201 	bic.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fd fe0c 	bl	8000af4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	4608      	mov	r0, r1
 8002f16:	4611      	mov	r1, r2
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	817b      	strh	r3, [r7, #10]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	813b      	strh	r3, [r7, #8]
 8002f22:	4613      	mov	r3, r2
 8002f24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f26:	f7fe fea1 	bl	8001c6c <HAL_GetTick>
 8002f2a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	f040 80d9 	bne.w	80030ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	2319      	movs	r3, #25
 8002f40:	2201      	movs	r2, #1
 8002f42:	496d      	ldr	r1, [pc, #436]	@ (80030f8 <HAL_I2C_Mem_Write+0x1ec>)
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fc8d 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f50:	2302      	movs	r3, #2
 8002f52:	e0cc      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_I2C_Mem_Write+0x56>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e0c5      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d007      	beq.n	8002f88 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0201 	orr.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2221      	movs	r2, #33	@ 0x21
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2240      	movs	r2, #64	@ 0x40
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6a3a      	ldr	r2, [r7, #32]
 8002fb2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4a4d      	ldr	r2, [pc, #308]	@ (80030fc <HAL_I2C_Mem_Write+0x1f0>)
 8002fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fca:	88f8      	ldrh	r0, [r7, #6]
 8002fcc:	893a      	ldrh	r2, [r7, #8]
 8002fce:	8979      	ldrh	r1, [r7, #10]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	4603      	mov	r3, r0
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 fac4 	bl	8003568 <I2C_RequestMemoryWrite>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d052      	beq.n	800308c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e081      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 fd0e 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00d      	beq.n	8003016 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d107      	bne.n	8003012 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003010:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e06b      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301a:	781a      	ldrb	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	1c5a      	adds	r2, r3, #1
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b04      	cmp	r3, #4
 8003052:	d11b      	bne.n	800308c <HAL_I2C_Mem_Write+0x180>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003058:	2b00      	cmp	r3, #0
 800305a:	d017      	beq.n	800308c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003060:	781a      	ldrb	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1aa      	bne.n	8002fea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f000 fcfa 	bl	8003a92 <I2C_WaitOnBTFFlagUntilTimeout>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00d      	beq.n	80030c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d107      	bne.n	80030bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e016      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e000      	b.n	80030ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
  }
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	00100002 	.word	0x00100002
 80030fc:	ffff0000 	.word	0xffff0000

08003100 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08c      	sub	sp, #48	@ 0x30
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	461a      	mov	r2, r3
 800310e:	4603      	mov	r3, r0
 8003110:	817b      	strh	r3, [r7, #10]
 8003112:	460b      	mov	r3, r1
 8003114:	813b      	strh	r3, [r7, #8]
 8003116:	4613      	mov	r3, r2
 8003118:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800311a:	f7fe fda7 	bl	8001c6c <HAL_GetTick>
 800311e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b20      	cmp	r3, #32
 800312a:	f040 8208 	bne.w	800353e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	2319      	movs	r3, #25
 8003134:	2201      	movs	r2, #1
 8003136:	497b      	ldr	r1, [pc, #492]	@ (8003324 <HAL_I2C_Mem_Read+0x224>)
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 fb93 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003144:	2302      	movs	r3, #2
 8003146:	e1fb      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800314e:	2b01      	cmp	r3, #1
 8003150:	d101      	bne.n	8003156 <HAL_I2C_Mem_Read+0x56>
 8003152:	2302      	movs	r3, #2
 8003154:	e1f4      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b01      	cmp	r3, #1
 800316a:	d007      	beq.n	800317c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800318a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2222      	movs	r2, #34	@ 0x22
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2240      	movs	r2, #64	@ 0x40
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80031ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003328 <HAL_I2C_Mem_Read+0x228>)
 80031bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031be:	88f8      	ldrh	r0, [r7, #6]
 80031c0:	893a      	ldrh	r2, [r7, #8]
 80031c2:	8979      	ldrh	r1, [r7, #10]
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c6:	9301      	str	r3, [sp, #4]
 80031c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	4603      	mov	r3, r0
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 fa60 	bl	8003694 <I2C_RequestMemoryRead>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1b0      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d113      	bne.n	800320e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e6:	2300      	movs	r3, #0
 80031e8:	623b      	str	r3, [r7, #32]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	623b      	str	r3, [r7, #32]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	623b      	str	r3, [r7, #32]
 80031fa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	e184      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003212:	2b01      	cmp	r3, #1
 8003214:	d11b      	bne.n	800324e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003224:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	61fb      	str	r3, [r7, #28]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	61fb      	str	r3, [r7, #28]
 800323a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e164      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	2b02      	cmp	r3, #2
 8003254:	d11b      	bne.n	800328e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003264:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003274:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003276:	2300      	movs	r3, #0
 8003278:	61bb      	str	r3, [r7, #24]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	61bb      	str	r3, [r7, #24]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	61bb      	str	r3, [r7, #24]
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	e144      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	617b      	str	r3, [r7, #20]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80032a4:	e138      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	f200 80f1 	bhi.w	8003492 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d123      	bne.n	8003300 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 fc29 	bl	8003b14 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e139      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	691a      	ldr	r2, [r3, #16]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032de:	1c5a      	adds	r2, r3, #1
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032fe:	e10b      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003304:	2b02      	cmp	r3, #2
 8003306:	d14e      	bne.n	80033a6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800330e:	2200      	movs	r2, #0
 8003310:	4906      	ldr	r1, [pc, #24]	@ (800332c <HAL_I2C_Mem_Read+0x22c>)
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 faa6 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d008      	beq.n	8003330 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e10e      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
 8003322:	bf00      	nop
 8003324:	00100002 	.word	0x00100002
 8003328:	ffff0000 	.word	0xffff0000
 800332c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800333e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691a      	ldr	r2, [r3, #16]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	b2d2      	uxtb	r2, r2
 800334c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	691a      	ldr	r2, [r3, #16]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	b2d2      	uxtb	r2, r2
 800337e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339a:	b29b      	uxth	r3, r3
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033a4:	e0b8      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	2200      	movs	r2, #0
 80033ae:	4966      	ldr	r1, [pc, #408]	@ (8003548 <HAL_I2C_Mem_Read+0x448>)
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f000 fa57 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e0bf      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003408:	2200      	movs	r2, #0
 800340a:	494f      	ldr	r1, [pc, #316]	@ (8003548 <HAL_I2C_Mem_Read+0x448>)
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fa29 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e091      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800342a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	691a      	ldr	r2, [r3, #16]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	1c5a      	adds	r2, r3, #1
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003486:	b29b      	uxth	r3, r3
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003490:	e042      	b.n	8003518 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003494:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fb3c 	bl	8003b14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e04c      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	691a      	ldr	r2, [r3, #16]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c2:	3b01      	subs	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d118      	bne.n	8003518 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f8:	1c5a      	adds	r2, r3, #1
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350e:	b29b      	uxth	r3, r3
 8003510:	3b01      	subs	r3, #1
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351c:	2b00      	cmp	r3, #0
 800351e:	f47f aec2 	bne.w	80032a6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	e000      	b.n	8003540 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800353e:	2302      	movs	r3, #2
  }
}
 8003540:	4618      	mov	r0, r3
 8003542:	3728      	adds	r7, #40	@ 0x28
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	00010004 	.word	0x00010004

0800354c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800355a:	b2db      	uxtb	r3, r3
}
 800355c:	4618      	mov	r0, r3
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af02      	add	r7, sp, #8
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	4608      	mov	r0, r1
 8003572:	4611      	mov	r1, r2
 8003574:	461a      	mov	r2, r3
 8003576:	4603      	mov	r3, r0
 8003578:	817b      	strh	r3, [r7, #10]
 800357a:	460b      	mov	r3, r1
 800357c:	813b      	strh	r3, [r7, #8]
 800357e:	4613      	mov	r3, r2
 8003580:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003590:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	2200      	movs	r2, #0
 800359a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f960 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00d      	beq.n	80035c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035b8:	d103      	bne.n	80035c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e05f      	b.n	8003686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035c6:	897b      	ldrh	r3, [r7, #10]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	461a      	mov	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	6a3a      	ldr	r2, [r7, #32]
 80035da:	492d      	ldr	r1, [pc, #180]	@ (8003690 <I2C_RequestMemoryWrite+0x128>)
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 f998 	bl	8003912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e04c      	b.n	8003686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003604:	6a39      	ldr	r1, [r7, #32]
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa02 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00d      	beq.n	800362e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	2b04      	cmp	r3, #4
 8003618:	d107      	bne.n	800362a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003628:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e02b      	b.n	8003686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800362e:	88fb      	ldrh	r3, [r7, #6]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d105      	bne.n	8003640 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003634:	893b      	ldrh	r3, [r7, #8]
 8003636:	b2da      	uxtb	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	611a      	str	r2, [r3, #16]
 800363e:	e021      	b.n	8003684 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003640:	893b      	ldrh	r3, [r7, #8]
 8003642:	0a1b      	lsrs	r3, r3, #8
 8003644:	b29b      	uxth	r3, r3
 8003646:	b2da      	uxtb	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800364e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003650:	6a39      	ldr	r1, [r7, #32]
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 f9dc 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00d      	beq.n	800367a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003662:	2b04      	cmp	r3, #4
 8003664:	d107      	bne.n	8003676 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003674:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e005      	b.n	8003686 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800367a:	893b      	ldrh	r3, [r7, #8]
 800367c:	b2da      	uxtb	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	00010002 	.word	0x00010002

08003694 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	4608      	mov	r0, r1
 800369e:	4611      	mov	r1, r2
 80036a0:	461a      	mov	r2, r3
 80036a2:	4603      	mov	r3, r0
 80036a4:	817b      	strh	r3, [r7, #10]
 80036a6:	460b      	mov	r3, r1
 80036a8:	813b      	strh	r3, [r7, #8]
 80036aa:	4613      	mov	r3, r2
 80036ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f8c2 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00d      	beq.n	8003702 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036f4:	d103      	bne.n	80036fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e0aa      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003702:	897b      	ldrh	r3, [r7, #10]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	461a      	mov	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003710:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	6a3a      	ldr	r2, [r7, #32]
 8003716:	4952      	ldr	r1, [pc, #328]	@ (8003860 <I2C_RequestMemoryRead+0x1cc>)
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f8fa 	bl	8003912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e097      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	617b      	str	r3, [r7, #20]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800373e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003740:	6a39      	ldr	r1, [r7, #32]
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f964 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00d      	beq.n	800376a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	2b04      	cmp	r3, #4
 8003754:	d107      	bne.n	8003766 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003764:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e076      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d105      	bne.n	800377c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003770:	893b      	ldrh	r3, [r7, #8]
 8003772:	b2da      	uxtb	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	611a      	str	r2, [r3, #16]
 800377a:	e021      	b.n	80037c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800377c:	893b      	ldrh	r3, [r7, #8]
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	b29b      	uxth	r3, r3
 8003782:	b2da      	uxtb	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800378a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800378c:	6a39      	ldr	r1, [r7, #32]
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f000 f93e 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00d      	beq.n	80037b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d107      	bne.n	80037b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e050      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037b6:	893b      	ldrh	r3, [r7, #8]
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c2:	6a39      	ldr	r1, [r7, #32]
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 f923 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00d      	beq.n	80037ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d107      	bne.n	80037e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e035      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	6a3b      	ldr	r3, [r7, #32]
 8003802:	2200      	movs	r2, #0
 8003804:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f82b 	bl	8003864 <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00d      	beq.n	8003830 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003822:	d103      	bne.n	800382c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e013      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003830:	897b      	ldrh	r3, [r7, #10]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	f043 0301 	orr.w	r3, r3, #1
 8003838:	b2da      	uxtb	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	6a3a      	ldr	r2, [r7, #32]
 8003844:	4906      	ldr	r1, [pc, #24]	@ (8003860 <I2C_RequestMemoryRead+0x1cc>)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f863 	bl	8003912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	00010002 	.word	0x00010002

08003864 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	603b      	str	r3, [r7, #0]
 8003870:	4613      	mov	r3, r2
 8003872:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003874:	e025      	b.n	80038c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387c:	d021      	beq.n	80038c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387e:	f7fe f9f5 	bl	8001c6c <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d302      	bcc.n	8003894 <I2C_WaitOnFlagUntilTimeout+0x30>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d116      	bne.n	80038c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	f043 0220 	orr.w	r2, r3, #32
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e023      	b.n	800390a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d10d      	bne.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4013      	ands	r3, r2
 80038d8:	b29b      	uxth	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	bf0c      	ite	eq
 80038de:	2301      	moveq	r3, #1
 80038e0:	2300      	movne	r3, #0
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	461a      	mov	r2, r3
 80038e6:	e00c      	b.n	8003902 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	43da      	mvns	r2, r3
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	4013      	ands	r3, r2
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bf0c      	ite	eq
 80038fa:	2301      	moveq	r3, #1
 80038fc:	2300      	movne	r3, #0
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	461a      	mov	r2, r3
 8003902:	79fb      	ldrb	r3, [r7, #7]
 8003904:	429a      	cmp	r2, r3
 8003906:	d0b6      	beq.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b084      	sub	sp, #16
 8003916:	af00      	add	r7, sp, #0
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	607a      	str	r2, [r7, #4]
 800391e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003920:	e051      	b.n	80039c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695b      	ldr	r3, [r3, #20]
 8003928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800392c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003930:	d123      	bne.n	800397a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003940:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800394a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2220      	movs	r2, #32
 8003956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	f043 0204 	orr.w	r2, r3, #4
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e046      	b.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003980:	d021      	beq.n	80039c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003982:	f7fe f973 	bl	8001c6c <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	429a      	cmp	r2, r3
 8003990:	d302      	bcc.n	8003998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d116      	bne.n	80039c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b2:	f043 0220 	orr.w	r2, r3, #32
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e020      	b.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	0c1b      	lsrs	r3, r3, #16
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d10c      	bne.n	80039ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	43da      	mvns	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4013      	ands	r3, r2
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bf14      	ite	ne
 80039e2:	2301      	movne	r3, #1
 80039e4:	2300      	moveq	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	e00b      	b.n	8003a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	43da      	mvns	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	4013      	ands	r3, r2
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	bf14      	ite	ne
 80039fc:	2301      	movne	r3, #1
 80039fe:	2300      	moveq	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d18d      	bne.n	8003922 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a1c:	e02d      	b.n	8003a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f8ce 	bl	8003bc0 <I2C_IsAcknowledgeFailed>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e02d      	b.n	8003a8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a34:	d021      	beq.n	8003a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a36:	f7fe f919 	bl	8001c6c <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d302      	bcc.n	8003a4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d116      	bne.n	8003a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	f043 0220 	orr.w	r2, r3, #32
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e007      	b.n	8003a8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a84:	2b80      	cmp	r3, #128	@ 0x80
 8003a86:	d1ca      	bne.n	8003a1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a9e:	e02d      	b.n	8003afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 f88d 	bl	8003bc0 <I2C_IsAcknowledgeFailed>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e02d      	b.n	8003b0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab6:	d021      	beq.n	8003afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab8:	f7fe f8d8 	bl	8001c6c <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d302      	bcc.n	8003ace <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d116      	bne.n	8003afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e007      	b.n	8003b0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d1ca      	bne.n	8003aa0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b20:	e042      	b.n	8003ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b10      	cmp	r3, #16
 8003b2e:	d119      	bne.n	8003b64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f06f 0210 	mvn.w	r2, #16
 8003b38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e029      	b.n	8003bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b64:	f7fe f882 	bl	8001c6c <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d302      	bcc.n	8003b7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d116      	bne.n	8003ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	f043 0220 	orr.w	r2, r3, #32
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e007      	b.n	8003bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb2:	2b40      	cmp	r3, #64	@ 0x40
 8003bb4:	d1b5      	bne.n	8003b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd6:	d11b      	bne.n	8003c10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003be0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2220      	movs	r2, #32
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	f043 0204 	orr.w	r2, r3, #4
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
	...

08003c20 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e128      	b.n	8003e84 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d109      	bne.n	8003c52 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a90      	ldr	r2, [pc, #576]	@ (8003e8c <HAL_I2S_Init+0x26c>)
 8003c4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7fc ff73 	bl	8000b38 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2202      	movs	r2, #2
 8003c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	6812      	ldr	r2, [r2, #0]
 8003c64:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c68:	f023 030f 	bic.w	r3, r3, #15
 8003c6c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2202      	movs	r2, #2
 8003c74:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d060      	beq.n	8003d40 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d102      	bne.n	8003c8c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003c86:	2310      	movs	r3, #16
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	e001      	b.n	8003c90 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003c8c:	2320      	movs	r3, #32
 8003c8e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	d802      	bhi.n	8003c9e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	f002 fd5a 	bl	8006758 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ca4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cae:	d125      	bne.n	8003cfc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d010      	beq.n	8003cda <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	461a      	mov	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd4:	3305      	adds	r3, #5
 8003cd6:	613b      	str	r3, [r7, #16]
 8003cd8:	e01f      	b.n	8003d1a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	461a      	mov	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf6:	3305      	adds	r3, #5
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	e00e      	b.n	8003d1a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d04:	4613      	mov	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d16:	3305      	adds	r3, #5
 8003d18:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	4a5c      	ldr	r2, [pc, #368]	@ (8003e90 <HAL_I2S_Init+0x270>)
 8003d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d22:	08db      	lsrs	r3, r3, #3
 8003d24:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	085b      	lsrs	r3, r3, #1
 8003d36:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	021b      	lsls	r3, r3, #8
 8003d3c:	61bb      	str	r3, [r7, #24]
 8003d3e:	e003      	b.n	8003d48 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003d40:	2302      	movs	r3, #2
 8003d42:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d902      	bls.n	8003d54 <HAL_I2S_Init+0x134>
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	2bff      	cmp	r3, #255	@ 0xff
 8003d52:	d907      	bls.n	8003d64 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d58:	f043 0210 	orr.w	r2, r3, #16
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e08f      	b.n	8003e84 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691a      	ldr	r2, [r3, #16]
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	ea42 0103 	orr.w	r1, r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69fa      	ldr	r2, [r7, #28]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d82:	f023 030f 	bic.w	r3, r3, #15
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6851      	ldr	r1, [r2, #4]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6892      	ldr	r2, [r2, #8]
 8003d8e:	4311      	orrs	r1, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	68d2      	ldr	r2, [r2, #12]
 8003d94:	4311      	orrs	r1, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6992      	ldr	r2, [r2, #24]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003da6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d161      	bne.n	8003e74 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a38      	ldr	r2, [pc, #224]	@ (8003e94 <HAL_I2S_Init+0x274>)
 8003db4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a37      	ldr	r2, [pc, #220]	@ (8003e98 <HAL_I2S_Init+0x278>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d101      	bne.n	8003dc4 <HAL_I2S_Init+0x1a4>
 8003dc0:	4b36      	ldr	r3, [pc, #216]	@ (8003e9c <HAL_I2S_Init+0x27c>)
 8003dc2:	e001      	b.n	8003dc8 <HAL_I2S_Init+0x1a8>
 8003dc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	4932      	ldr	r1, [pc, #200]	@ (8003e98 <HAL_I2S_Init+0x278>)
 8003dd0:	428a      	cmp	r2, r1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_I2S_Init+0x1b8>
 8003dd4:	4a31      	ldr	r2, [pc, #196]	@ (8003e9c <HAL_I2S_Init+0x27c>)
 8003dd6:	e001      	b.n	8003ddc <HAL_I2S_Init+0x1bc>
 8003dd8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003ddc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003de0:	f023 030f 	bic.w	r3, r3, #15
 8003de4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a2b      	ldr	r2, [pc, #172]	@ (8003e98 <HAL_I2S_Init+0x278>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d101      	bne.n	8003df4 <HAL_I2S_Init+0x1d4>
 8003df0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e9c <HAL_I2S_Init+0x27c>)
 8003df2:	e001      	b.n	8003df8 <HAL_I2S_Init+0x1d8>
 8003df4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003df8:	2202      	movs	r2, #2
 8003dfa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a25      	ldr	r2, [pc, #148]	@ (8003e98 <HAL_I2S_Init+0x278>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d101      	bne.n	8003e0a <HAL_I2S_Init+0x1ea>
 8003e06:	4b25      	ldr	r3, [pc, #148]	@ (8003e9c <HAL_I2S_Init+0x27c>)
 8003e08:	e001      	b.n	8003e0e <HAL_I2S_Init+0x1ee>
 8003e0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e1a:	d003      	beq.n	8003e24 <HAL_I2S_Init+0x204>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d103      	bne.n	8003e2c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003e24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	e001      	b.n	8003e30 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e44:	4313      	orrs	r3, r2
 8003e46:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	897b      	ldrh	r3, [r7, #10]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e5c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a0d      	ldr	r2, [pc, #52]	@ (8003e98 <HAL_I2S_Init+0x278>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d101      	bne.n	8003e6c <HAL_I2S_Init+0x24c>
 8003e68:	4b0c      	ldr	r3, [pc, #48]	@ (8003e9c <HAL_I2S_Init+0x27c>)
 8003e6a:	e001      	b.n	8003e70 <HAL_I2S_Init+0x250>
 8003e6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e70:	897a      	ldrh	r2, [r7, #10]
 8003e72:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3720      	adds	r7, #32
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	08004171 	.word	0x08004171
 8003e90:	cccccccd 	.word	0xcccccccd
 8003e94:	08004285 	.word	0x08004285
 8003e98:	40003800 	.word	0x40003800
 8003e9c:	40003400 	.word	0x40003400

08003ea0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <HAL_I2S_Transmit_DMA+0x1a>
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e08e      	b.n	8003fdc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <HAL_I2S_Transmit_DMA+0x2e>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e086      	b.n	8003fdc <HAL_I2S_Transmit_DMA+0x13c>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d005      	beq.n	8003eee <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8003eea:	2302      	movs	r3, #2
 8003eec:	e076      	b.n	8003fdc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2b03      	cmp	r3, #3
 8003f12:	d002      	beq.n	8003f1a <HAL_I2S_Transmit_DMA+0x7a>
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	2b05      	cmp	r3, #5
 8003f18:	d10a      	bne.n	8003f30 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003f1a:	88fb      	ldrh	r3, [r7, #6]
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003f24:	88fb      	ldrh	r3, [r7, #6]
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f2e:	e005      	b.n	8003f3c <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	88fa      	ldrh	r2, [r7, #6]
 8003f34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	88fa      	ldrh	r2, [r7, #6]
 8003f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f40:	4a28      	ldr	r2, [pc, #160]	@ (8003fe4 <HAL_I2S_Transmit_DMA+0x144>)
 8003f42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f48:	4a27      	ldr	r2, [pc, #156]	@ (8003fe8 <HAL_I2S_Transmit_DMA+0x148>)
 8003f4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f50:	4a26      	ldr	r2, [pc, #152]	@ (8003fec <HAL_I2S_Transmit_DMA+0x14c>)
 8003f52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003f5c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003f64:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003f6c:	f7fe f8cc 	bl	8002108 <HAL_DMA_Start_IT>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00f      	beq.n	8003f96 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	f043 0208 	orr.w	r2, r3, #8
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e022      	b.n	8003fdc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d107      	bne.n	8003fb4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69da      	ldr	r2, [r3, #28]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fb2:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d107      	bne.n	8003fd2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f042 0202 	orr.w	r2, r2, #2
 8003fd0:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	0800404f 	.word	0x0800404f
 8003fe8:	0800400d 	.word	0x0800400d
 8003fec:	0800406b 	.word	0x0800406b

08003ff0 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ffe:	b2db      	uxtb	r3, r3
}
 8004000:	4618      	mov	r0, r3
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004018:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10e      	bne.n	8004040 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0202 	bic.w	r2, r2, #2
 8004030:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f7fd fbf7 	bl	8001834 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004046:	bf00      	nop
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b084      	sub	sp, #16
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f7fd fbfb 	bl	8001858 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b084      	sub	sp, #16
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004076:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0203 	bic.w	r2, r2, #3
 8004086:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a0:	f043 0208 	orr.w	r2, r3, #8
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f7fd fd5f 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	881a      	ldrh	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	1c9a      	adds	r2, r3, #2
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d8:	b29b      	uxth	r3, r3
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10e      	bne.n	800410a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040fa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f7fd fb95 	bl	8001834 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b082      	sub	sp, #8
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68da      	ldr	r2, [r3, #12]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004124:	b292      	uxth	r2, r2
 8004126:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412c:	1c9a      	adds	r2, r3, #2
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10e      	bne.n	8004168 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004158:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7fd fcea 	bl	8001b3c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004168:	bf00      	nop
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b04      	cmp	r3, #4
 800418a:	d13a      	bne.n	8004202 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b01      	cmp	r3, #1
 8004194:	d109      	bne.n	80041aa <I2S_IRQHandler+0x3a>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a0:	2b40      	cmp	r3, #64	@ 0x40
 80041a2:	d102      	bne.n	80041aa <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff ffb4 	bl	8004112 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b0:	2b40      	cmp	r3, #64	@ 0x40
 80041b2:	d126      	bne.n	8004202 <I2S_IRQHandler+0x92>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d11f      	bne.n	8004202 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041d0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f4:	f043 0202 	orr.w	r2, r3, #2
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f7fd fcb5 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b03      	cmp	r3, #3
 800420c:	d136      	bne.n	800427c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b02      	cmp	r3, #2
 8004216:	d109      	bne.n	800422c <I2S_IRQHandler+0xbc>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004222:	2b80      	cmp	r3, #128	@ 0x80
 8004224:	d102      	bne.n	800422c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ff45 	bl	80040b6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b08      	cmp	r3, #8
 8004234:	d122      	bne.n	800427c <I2S_IRQHandler+0x10c>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f003 0320 	and.w	r3, r3, #32
 8004240:	2b20      	cmp	r3, #32
 8004242:	d11b      	bne.n	800427c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004252:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004254:	2300      	movs	r3, #0
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426e:	f043 0204 	orr.w	r2, r3, #4
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fd fc78 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800427c:	bf00      	nop
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a92      	ldr	r2, [pc, #584]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d101      	bne.n	80042a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800429e:	4b92      	ldr	r3, [pc, #584]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042a0:	e001      	b.n	80042a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80042a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a8b      	ldr	r2, [pc, #556]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d101      	bne.n	80042c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80042bc:	4b8a      	ldr	r3, [pc, #552]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042be:	e001      	b.n	80042c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80042c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d0:	d004      	beq.n	80042dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f040 8099 	bne.w	800440e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d107      	bne.n	80042f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 f925 	bl	8004540 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d107      	bne.n	8004310 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f9c8 	bl	80046a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004316:	2b40      	cmp	r3, #64	@ 0x40
 8004318:	d13a      	bne.n	8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	f003 0320 	and.w	r3, r3, #32
 8004320:	2b00      	cmp	r3, #0
 8004322:	d035      	beq.n	8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a6e      	ldr	r2, [pc, #440]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d101      	bne.n	8004332 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800432e:	4b6e      	ldr	r3, [pc, #440]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004330:	e001      	b.n	8004336 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004332:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4969      	ldr	r1, [pc, #420]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800433e:	428b      	cmp	r3, r1
 8004340:	d101      	bne.n	8004346 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004342:	4b69      	ldr	r3, [pc, #420]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004344:	e001      	b.n	800434a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004346:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800434a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800434e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800435e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004382:	f043 0202 	orr.w	r2, r3, #2
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fd fbee 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b08      	cmp	r3, #8
 8004398:	f040 80c3 	bne.w	8004522 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 0320 	and.w	r3, r3, #32
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 80bd 	beq.w	8004522 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a49      	ldr	r2, [pc, #292]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80043c2:	4b49      	ldr	r3, [pc, #292]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043c4:	e001      	b.n	80043ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80043c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4944      	ldr	r1, [pc, #272]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043d2:	428b      	cmp	r3, r1
 80043d4:	d101      	bne.n	80043da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80043d6:	4b44      	ldr	r3, [pc, #272]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043d8:	e001      	b.n	80043de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80043da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80043e4:	2300      	movs	r3, #0
 80043e6:	60bb      	str	r3, [r7, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fe:	f043 0204 	orr.w	r2, r3, #4
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7fd fbb0 	bl	8001b6c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800440c:	e089      	b.n	8004522 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b02      	cmp	r3, #2
 8004416:	d107      	bne.n	8004428 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 f8be 	bl	80045a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f8fd 	bl	800463c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004448:	2b40      	cmp	r3, #64	@ 0x40
 800444a:	d12f      	bne.n	80044ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f003 0320 	and.w	r3, r3, #32
 8004452:	2b00      	cmp	r3, #0
 8004454:	d02a      	beq.n	80044ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004464:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d101      	bne.n	8004474 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004470:	4b1d      	ldr	r3, [pc, #116]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004472:	e001      	b.n	8004478 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004474:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4919      	ldr	r1, [pc, #100]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004480:	428b      	cmp	r3, r1
 8004482:	d101      	bne.n	8004488 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004484:	4b18      	ldr	r3, [pc, #96]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004486:	e001      	b.n	800448c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004488:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800448c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004490:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	f043 0202 	orr.w	r2, r3, #2
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fd fb60 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	2b08      	cmp	r3, #8
 80044b4:	d136      	bne.n	8004524 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d031      	beq.n	8004524 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a07      	ldr	r2, [pc, #28]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80044ca:	4b07      	ldr	r3, [pc, #28]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044cc:	e001      	b.n	80044d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80044ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4902      	ldr	r1, [pc, #8]	@ (80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044da:	428b      	cmp	r3, r1
 80044dc:	d106      	bne.n	80044ec <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80044de:	4b02      	ldr	r3, [pc, #8]	@ (80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044e0:	e006      	b.n	80044f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80044e2:	bf00      	nop
 80044e4:	40003800 	.word	0x40003800
 80044e8:	40003400 	.word	0x40003400
 80044ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80044f4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004504:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004512:	f043 0204 	orr.w	r2, r3, #4
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fd fb26 	bl	8001b6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004520:	e000      	b.n	8004524 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004522:	bf00      	nop
}
 8004524:	bf00      	nop
 8004526:	3720      	adds	r7, #32
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004534:	bf00      	nop
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454c:	1c99      	adds	r1, r3, #2
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6251      	str	r1, [r2, #36]	@ 0x24
 8004552:	881a      	ldrh	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d113      	bne.n	800459a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004580:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004586:	b29b      	uxth	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d106      	bne.n	800459a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7ff ffc9 	bl	800452c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800459a:	bf00      	nop
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b0:	1c99      	adds	r1, r3, #2
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6251      	str	r1, [r2, #36]	@ 0x24
 80045b6:	8819      	ldrh	r1, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004634 <I2SEx_TxISR_I2SExt+0x90>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d101      	bne.n	80045c6 <I2SEx_TxISR_I2SExt+0x22>
 80045c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <I2SEx_TxISR_I2SExt+0x94>)
 80045c4:	e001      	b.n	80045ca <I2SEx_TxISR_I2SExt+0x26>
 80045c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045ca:	460a      	mov	r2, r1
 80045cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d121      	bne.n	800462a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a12      	ldr	r2, [pc, #72]	@ (8004634 <I2SEx_TxISR_I2SExt+0x90>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d101      	bne.n	80045f4 <I2SEx_TxISR_I2SExt+0x50>
 80045f0:	4b11      	ldr	r3, [pc, #68]	@ (8004638 <I2SEx_TxISR_I2SExt+0x94>)
 80045f2:	e001      	b.n	80045f8 <I2SEx_TxISR_I2SExt+0x54>
 80045f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	490d      	ldr	r1, [pc, #52]	@ (8004634 <I2SEx_TxISR_I2SExt+0x90>)
 8004600:	428b      	cmp	r3, r1
 8004602:	d101      	bne.n	8004608 <I2SEx_TxISR_I2SExt+0x64>
 8004604:	4b0c      	ldr	r3, [pc, #48]	@ (8004638 <I2SEx_TxISR_I2SExt+0x94>)
 8004606:	e001      	b.n	800460c <I2SEx_TxISR_I2SExt+0x68>
 8004608:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800460c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004610:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004616:	b29b      	uxth	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	d106      	bne.n	800462a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff ff81 	bl	800452c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40003800 	.word	0x40003800
 8004638:	40003400 	.word	0x40003400

0800463c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68d8      	ldr	r0, [r3, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	1c99      	adds	r1, r3, #2
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004654:	b282      	uxth	r2, r0
 8004656:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800466a:	b29b      	uxth	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	d113      	bne.n	8004698 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800467e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff ff4a 	bl	800452c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004698:	bf00      	nop
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a20      	ldr	r2, [pc, #128]	@ (8004730 <I2SEx_RxISR_I2SExt+0x90>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d101      	bne.n	80046b6 <I2SEx_RxISR_I2SExt+0x16>
 80046b2:	4b20      	ldr	r3, [pc, #128]	@ (8004734 <I2SEx_RxISR_I2SExt+0x94>)
 80046b4:	e001      	b.n	80046ba <I2SEx_RxISR_I2SExt+0x1a>
 80046b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046ba:	68d8      	ldr	r0, [r3, #12]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c0:	1c99      	adds	r1, r3, #2
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80046c6:	b282      	uxth	r2, r0
 80046c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80046dc:	b29b      	uxth	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d121      	bne.n	8004726 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a12      	ldr	r2, [pc, #72]	@ (8004730 <I2SEx_RxISR_I2SExt+0x90>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d101      	bne.n	80046f0 <I2SEx_RxISR_I2SExt+0x50>
 80046ec:	4b11      	ldr	r3, [pc, #68]	@ (8004734 <I2SEx_RxISR_I2SExt+0x94>)
 80046ee:	e001      	b.n	80046f4 <I2SEx_RxISR_I2SExt+0x54>
 80046f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	490d      	ldr	r1, [pc, #52]	@ (8004730 <I2SEx_RxISR_I2SExt+0x90>)
 80046fc:	428b      	cmp	r3, r1
 80046fe:	d101      	bne.n	8004704 <I2SEx_RxISR_I2SExt+0x64>
 8004700:	4b0c      	ldr	r3, [pc, #48]	@ (8004734 <I2SEx_RxISR_I2SExt+0x94>)
 8004702:	e001      	b.n	8004708 <I2SEx_RxISR_I2SExt+0x68>
 8004704:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004708:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800470c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d106      	bne.n	8004726 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff ff03 	bl	800452c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40003800 	.word	0x40003800
 8004734:	40003400 	.word	0x40003400

08004738 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800473a:	b08f      	sub	sp, #60	@ 0x3c
 800473c:	af0a      	add	r7, sp, #40	@ 0x28
 800473e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e10f      	b.n	800496a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d106      	bne.n	800476a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f005 fe8b 	bl	800a480 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2203      	movs	r2, #3
 800476e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477a:	2b00      	cmp	r3, #0
 800477c:	d102      	bne.n	8004784 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4618      	mov	r0, r3
 800478a:	f002 f9e0 	bl	8006b4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	687e      	ldr	r6, [r7, #4]
 8004796:	466d      	mov	r5, sp
 8004798:	f106 0410 	add.w	r4, r6, #16
 800479c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800479e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80047ac:	1d33      	adds	r3, r6, #4
 80047ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047b0:	6838      	ldr	r0, [r7, #0]
 80047b2:	f002 f8b8 	bl	8006926 <USB_CoreInit>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d005      	beq.n	80047c8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0d0      	b.n	800496a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2100      	movs	r1, #0
 80047ce:	4618      	mov	r0, r3
 80047d0:	f002 f9ce 	bl	8006b70 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047d4:	2300      	movs	r3, #0
 80047d6:	73fb      	strb	r3, [r7, #15]
 80047d8:	e04a      	b.n	8004870 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80047da:	7bfa      	ldrb	r2, [r7, #15]
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	333d      	adds	r3, #61	@ 0x3d
 80047ea:	2201      	movs	r2, #1
 80047ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80047ee:	7bfa      	ldrb	r2, [r7, #15]
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	333c      	adds	r3, #60	@ 0x3c
 80047fe:	7bfa      	ldrb	r2, [r7, #15]
 8004800:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004802:	7bfa      	ldrb	r2, [r7, #15]
 8004804:	7bfb      	ldrb	r3, [r7, #15]
 8004806:	b298      	uxth	r0, r3
 8004808:	6879      	ldr	r1, [r7, #4]
 800480a:	4613      	mov	r3, r2
 800480c:	00db      	lsls	r3, r3, #3
 800480e:	4413      	add	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	440b      	add	r3, r1
 8004814:	3344      	adds	r3, #68	@ 0x44
 8004816:	4602      	mov	r2, r0
 8004818:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800481a:	7bfa      	ldrb	r2, [r7, #15]
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	4413      	add	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	3340      	adds	r3, #64	@ 0x40
 800482a:	2200      	movs	r2, #0
 800482c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800482e:	7bfa      	ldrb	r2, [r7, #15]
 8004830:	6879      	ldr	r1, [r7, #4]
 8004832:	4613      	mov	r3, r2
 8004834:	00db      	lsls	r3, r3, #3
 8004836:	4413      	add	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	440b      	add	r3, r1
 800483c:	3348      	adds	r3, #72	@ 0x48
 800483e:	2200      	movs	r2, #0
 8004840:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004842:	7bfa      	ldrb	r2, [r7, #15]
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	4613      	mov	r3, r2
 8004848:	00db      	lsls	r3, r3, #3
 800484a:	4413      	add	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	440b      	add	r3, r1
 8004850:	334c      	adds	r3, #76	@ 0x4c
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004856:	7bfa      	ldrb	r2, [r7, #15]
 8004858:	6879      	ldr	r1, [r7, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	4413      	add	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	440b      	add	r3, r1
 8004864:	3354      	adds	r3, #84	@ 0x54
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	3301      	adds	r3, #1
 800486e:	73fb      	strb	r3, [r7, #15]
 8004870:	7bfa      	ldrb	r2, [r7, #15]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	429a      	cmp	r2, r3
 8004878:	d3af      	bcc.n	80047da <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800487a:	2300      	movs	r3, #0
 800487c:	73fb      	strb	r3, [r7, #15]
 800487e:	e044      	b.n	800490a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004880:	7bfa      	ldrb	r2, [r7, #15]
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	4613      	mov	r3, r2
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	4413      	add	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	440b      	add	r3, r1
 800488e:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8004892:	2200      	movs	r2, #0
 8004894:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004896:	7bfa      	ldrb	r2, [r7, #15]
 8004898:	6879      	ldr	r1, [r7, #4]
 800489a:	4613      	mov	r3, r2
 800489c:	00db      	lsls	r3, r3, #3
 800489e:	4413      	add	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	440b      	add	r3, r1
 80048a4:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80048a8:	7bfa      	ldrb	r2, [r7, #15]
 80048aa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048ac:	7bfa      	ldrb	r2, [r7, #15]
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	4613      	mov	r3, r2
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	4413      	add	r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80048be:	2200      	movs	r2, #0
 80048c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80048c2:	7bfa      	ldrb	r2, [r7, #15]
 80048c4:	6879      	ldr	r1, [r7, #4]
 80048c6:	4613      	mov	r3, r2
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	4413      	add	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	440b      	add	r3, r1
 80048d0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80048d4:	2200      	movs	r2, #0
 80048d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80048d8:	7bfa      	ldrb	r2, [r7, #15]
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	4613      	mov	r3, r2
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80048ee:	7bfa      	ldrb	r2, [r7, #15]
 80048f0:	6879      	ldr	r1, [r7, #4]
 80048f2:	4613      	mov	r3, r2
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8004900:	2200      	movs	r2, #0
 8004902:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004904:	7bfb      	ldrb	r3, [r7, #15]
 8004906:	3301      	adds	r3, #1
 8004908:	73fb      	strb	r3, [r7, #15]
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	429a      	cmp	r2, r3
 8004912:	d3b5      	bcc.n	8004880 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	603b      	str	r3, [r7, #0]
 800491a:	687e      	ldr	r6, [r7, #4]
 800491c:	466d      	mov	r5, sp
 800491e:	f106 0410 	add.w	r4, r6, #16
 8004922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800492a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800492e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004932:	1d33      	adds	r3, r6, #4
 8004934:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004936:	6838      	ldr	r0, [r7, #0]
 8004938:	f002 f966 	bl	8006c08 <USB_DevInit>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d005      	beq.n	800494e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2202      	movs	r2, #2
 8004946:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e00d      	b.n	800496a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f003 fab5 	bl	8007ed2 <USB_DevDisconnect>

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004972 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004986:	2b01      	cmp	r3, #1
 8004988:	d101      	bne.n	800498e <HAL_PCD_Start+0x1c>
 800498a:	2302      	movs	r3, #2
 800498c:	e020      	b.n	80049d0 <HAL_PCD_Start+0x5e>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499a:	2b01      	cmp	r3, #1
 800499c:	d109      	bne.n	80049b2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d005      	beq.n	80049b2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049aa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f002 f8b8 	bl	8006b2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f003 fa65 	bl	8007e90 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80049d8:	b590      	push	{r4, r7, lr}
 80049da:	b08d      	sub	sp, #52	@ 0x34
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f003 fb23 	bl	800803a <USB_GetMode>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f040 848a 	bne.w	8005310 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f003 fa87 	bl	8007f14 <USB_ReadInterrupts>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 8480 	beq.w	800530e <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	0a1b      	lsrs	r3, r3, #8
 8004a18:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f003 fa74 	bl	8007f14 <USB_ReadInterrupts>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d107      	bne.n	8004a46 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	695a      	ldr	r2, [r3, #20]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f002 0202 	and.w	r2, r2, #2
 8004a44:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f003 fa62 	bl	8007f14 <USB_ReadInterrupts>
 8004a50:	4603      	mov	r3, r0
 8004a52:	f003 0310 	and.w	r3, r3, #16
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d161      	bne.n	8004b1e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0210 	bic.w	r2, r2, #16
 8004a68:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004a6a:	6a3b      	ldr	r3, [r7, #32]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f003 020f 	and.w	r2, r3, #15
 8004a76:	4613      	mov	r3, r2
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	4413      	add	r3, r2
 8004a86:	3304      	adds	r3, #4
 8004a88:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	0c5b      	lsrs	r3, r3, #17
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d124      	bne.n	8004ae0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d035      	beq.n	8004b0e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	091b      	lsrs	r3, r3, #4
 8004aaa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004aac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	6a38      	ldr	r0, [r7, #32]
 8004ab6:	f003 f899 	bl	8007bec <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	091b      	lsrs	r3, r3, #4
 8004ac2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ac6:	441a      	add	r2, r3
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	6a1a      	ldr	r2, [r3, #32]
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	091b      	lsrs	r3, r3, #4
 8004ad4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ad8:	441a      	add	r2, r3
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	621a      	str	r2, [r3, #32]
 8004ade:	e016      	b.n	8004b0e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	0c5b      	lsrs	r3, r3, #17
 8004ae4:	f003 030f 	and.w	r3, r3, #15
 8004ae8:	2b06      	cmp	r3, #6
 8004aea:	d110      	bne.n	8004b0e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004af2:	2208      	movs	r2, #8
 8004af4:	4619      	mov	r1, r3
 8004af6:	6a38      	ldr	r0, [r7, #32]
 8004af8:	f003 f878 	bl	8007bec <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	091b      	lsrs	r3, r3, #4
 8004b04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b08:	441a      	add	r2, r3
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	699a      	ldr	r2, [r3, #24]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0210 	orr.w	r2, r2, #16
 8004b1c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f003 f9f6 	bl	8007f14 <USB_ReadInterrupts>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b32:	f040 80a7 	bne.w	8004c84 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f003 f9fb 	bl	8007f3a <USB_ReadDevAllOutEpInterrupt>
 8004b44:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004b46:	e099      	b.n	8004c7c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f000 808e 	beq.w	8004c70 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5a:	b2d2      	uxtb	r2, r2
 8004b5c:	4611      	mov	r1, r2
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f003 fa1f 	bl	8007fa2 <USB_ReadDevOutEPInterrupt>
 8004b64:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00c      	beq.n	8004b8a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	2301      	movs	r3, #1
 8004b80:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004b82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 fec3 	bl	8005910 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f003 0308 	and.w	r3, r3, #8
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00c      	beq.n	8004bae <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	2308      	movs	r3, #8
 8004ba4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ba6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 ff99 	bl	8005ae0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d008      	beq.n	8004bca <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	2310      	movs	r3, #16
 8004bc8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d030      	beq.n	8004c36 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bdc:	2b80      	cmp	r3, #128	@ 0x80
 8004bde:	d109      	bne.n	8004bf4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	69fa      	ldr	r2, [r7, #28]
 8004bea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004bf2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	00db      	lsls	r3, r3, #3
 8004bfa:	4413      	add	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	4413      	add	r3, r2
 8004c06:	3304      	adds	r3, #4
 8004c08:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	78db      	ldrb	r3, [r3, #3]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d108      	bne.n	8004c24 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2200      	movs	r2, #0
 8004c16:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f005 fd42 	bl	800a6a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c26:	015a      	lsls	r2, r3, #5
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c30:	461a      	mov	r2, r3
 8004c32:	2302      	movs	r3, #2
 8004c34:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2320      	movs	r3, #32
 8004c50:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d009      	beq.n	8004c70 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c68:	461a      	mov	r2, r3
 8004c6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c6e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c72:	3301      	adds	r3, #1
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c78:	085b      	lsrs	r3, r3, #1
 8004c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f47f af62 	bne.w	8004b48 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f003 f943 	bl	8007f14 <USB_ReadInterrupts>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c98:	f040 80db 	bne.w	8004e52 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f003 f964 	bl	8007f6e <USB_ReadDevAllInEpInterrupt>
 8004ca6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004cac:	e0cd      	b.n	8004e4a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 80c2 	beq.w	8004e3e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc0:	b2d2      	uxtb	r2, r2
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f003 f98a 	bl	8007fde <USB_ReadDevInEPInterrupt>
 8004cca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d057      	beq.n	8004d86 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	f003 030f 	and.w	r3, r3, #15
 8004cdc:	2201      	movs	r2, #1
 8004cde:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	43db      	mvns	r3, r3
 8004cf0:	69f9      	ldr	r1, [r7, #28]
 8004cf2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	015a      	lsls	r2, r3, #5
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	4413      	add	r3, r2
 8004d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d06:	461a      	mov	r2, r3
 8004d08:	2301      	movs	r3, #1
 8004d0a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d132      	bne.n	8004d7a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d18:	4613      	mov	r3, r2
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	4413      	add	r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	334c      	adds	r3, #76	@ 0x4c
 8004d24:	6819      	ldr	r1, [r3, #0]
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	4413      	add	r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	4403      	add	r3, r0
 8004d34:	3348      	adds	r3, #72	@ 0x48
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4419      	add	r1, r3
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d3e:	4613      	mov	r3, r2
 8004d40:	00db      	lsls	r3, r3, #3
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	4403      	add	r3, r0
 8004d48:	334c      	adds	r3, #76	@ 0x4c
 8004d4a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d113      	bne.n	8004d7a <HAL_PCD_IRQHandler+0x3a2>
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	4613      	mov	r3, r2
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	4413      	add	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	440b      	add	r3, r1
 8004d60:	3354      	adds	r3, #84	@ 0x54
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d108      	bne.n	8004d7a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6818      	ldr	r0, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004d72:	461a      	mov	r2, r3
 8004d74:	2101      	movs	r1, #1
 8004d76:	f003 f991 	bl	800809c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	4619      	mov	r1, r3
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f005 fc0c 	bl	800a59e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f003 0308 	and.w	r3, r3, #8
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d008      	beq.n	8004da2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	2308      	movs	r3, #8
 8004da0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f003 0310 	and.w	r3, r3, #16
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d008      	beq.n	8004dbe <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dae:	015a      	lsls	r2, r3, #5
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	4413      	add	r3, r2
 8004db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004db8:	461a      	mov	r2, r3
 8004dba:	2310      	movs	r3, #16
 8004dbc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dca:	015a      	lsls	r2, r3, #5
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	2340      	movs	r3, #64	@ 0x40
 8004dd8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d023      	beq.n	8004e2c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004de4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004de6:	6a38      	ldr	r0, [r7, #32]
 8004de8:	f002 f872 	bl	8006ed0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dee:	4613      	mov	r3, r2
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	3338      	adds	r3, #56	@ 0x38
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	78db      	ldrb	r3, [r3, #3]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d108      	bne.n	8004e1a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	4619      	mov	r1, r3
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f005 fc59 	bl	800a6cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e26:	461a      	mov	r2, r3
 8004e28:	2302      	movs	r3, #2
 8004e2a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004e36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fcdb 	bl	80057f4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	3301      	adds	r3, #1
 8004e42:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e46:	085b      	lsrs	r3, r3, #1
 8004e48:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f47f af2e 	bne.w	8004cae <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f003 f85c 	bl	8007f14 <USB_ReadInterrupts>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e66:	d122      	bne.n	8004eae <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	69fa      	ldr	r2, [r7, #28]
 8004e72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d108      	bne.n	8004e98 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004e8e:	2100      	movs	r1, #0
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 fec3 	bl	8005c1c <HAL_PCDEx_LPM_Callback>
 8004e96:	e002      	b.n	8004e9e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f005 fbf7 	bl	800a68c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695a      	ldr	r2, [r3, #20]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004eac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f003 f82e 	bl	8007f14 <USB_ReadInterrupts>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ebe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec2:	d112      	bne.n	8004eea <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d102      	bne.n	8004eda <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f005 fbb3 	bl	800a640 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	695a      	ldr	r2, [r3, #20]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004ee8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f003 f810 	bl	8007f14 <USB_ReadInterrupts>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004efe:	f040 80b7 	bne.w	8005070 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	69fa      	ldr	r2, [r7, #28]
 8004f0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2110      	movs	r1, #16
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f001 ffd7 	bl	8006ed0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f22:	2300      	movs	r3, #0
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f26:	e046      	b.n	8004fb6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f34:	461a      	mov	r2, r3
 8004f36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f3a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f4c:	0151      	lsls	r1, r2, #5
 8004f4e:	69fa      	ldr	r2, [r7, #28]
 8004f50:	440a      	add	r2, r1
 8004f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f68:	461a      	mov	r2, r3
 8004f6a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f6e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f80:	0151      	lsls	r1, r2, #5
 8004f82:	69fa      	ldr	r2, [r7, #28]
 8004f84:	440a      	add	r2, r1
 8004f86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f8e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f92:	015a      	lsls	r2, r3, #5
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	4413      	add	r3, r2
 8004f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa0:	0151      	lsls	r1, r2, #5
 8004fa2:	69fa      	ldr	r2, [r7, #28]
 8004fa4:	440a      	add	r2, r1
 8004fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004faa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004fae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d3b3      	bcc.n	8004f28 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc6:	69db      	ldr	r3, [r3, #28]
 8004fc8:	69fa      	ldr	r2, [r7, #28]
 8004fca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004fd2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d016      	beq.n	800500a <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fec:	f043 030b 	orr.w	r3, r3, #11
 8004ff0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffc:	69fa      	ldr	r2, [r7, #28]
 8004ffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005002:	f043 030b 	orr.w	r3, r3, #11
 8005006:	6453      	str	r3, [r2, #68]	@ 0x44
 8005008:	e015      	b.n	8005036 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	69fa      	ldr	r2, [r7, #28]
 8005014:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005018:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800501c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005020:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005030:	f043 030b 	orr.w	r3, r3, #11
 8005034:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69fa      	ldr	r2, [r7, #28]
 8005040:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005044:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005048:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800505a:	461a      	mov	r2, r3
 800505c:	f003 f81e 	bl	800809c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695a      	ldr	r2, [r3, #20]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800506e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4618      	mov	r0, r3
 8005076:	f002 ff4d 	bl	8007f14 <USB_ReadInterrupts>
 800507a:	4603      	mov	r3, r0
 800507c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005084:	d124      	bne.n	80050d0 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f002 ffe3 	bl	8008056 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f001 ff98 	bl	8006fca <USB_GetDevSpeed>
 800509a:	4603      	mov	r3, r0
 800509c:	461a      	mov	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681c      	ldr	r4, [r3, #0]
 80050a6:	f001 fa29 	bl	80064fc <HAL_RCC_GetHCLKFreq>
 80050aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	461a      	mov	r2, r3
 80050b4:	4620      	mov	r0, r4
 80050b6:	f001 fc97 	bl	80069e8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f005 fa97 	bl	800a5ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695a      	ldr	r2, [r3, #20]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80050ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f002 ff1d 	bl	8007f14 <USB_ReadInterrupts>
 80050da:	4603      	mov	r3, r0
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d10a      	bne.n	80050fa <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f005 fa74 	bl	800a5d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f002 0208 	and.w	r2, r2, #8
 80050f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4618      	mov	r0, r3
 8005100:	f002 ff08 	bl	8007f14 <USB_ReadInterrupts>
 8005104:	4603      	mov	r3, r0
 8005106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800510a:	2b80      	cmp	r3, #128	@ 0x80
 800510c:	d122      	bne.n	8005154 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800510e:	6a3b      	ldr	r3, [r7, #32]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800511a:	2301      	movs	r3, #1
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24
 800511e:	e014      	b.n	800514a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005120:	6879      	ldr	r1, [r7, #4]
 8005122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005124:	4613      	mov	r3, r2
 8005126:	00db      	lsls	r3, r3, #3
 8005128:	4413      	add	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d105      	bne.n	8005144 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513a:	b2db      	uxtb	r3, r3
 800513c:	4619      	mov	r1, r3
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fb27 	bl	8005792 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	3301      	adds	r3, #1
 8005148:	627b      	str	r3, [r7, #36]	@ 0x24
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005150:	429a      	cmp	r2, r3
 8005152:	d3e5      	bcc.n	8005120 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4618      	mov	r0, r3
 800515a:	f002 fedb 	bl	8007f14 <USB_ReadInterrupts>
 800515e:	4603      	mov	r3, r0
 8005160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005168:	d13b      	bne.n	80051e2 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800516a:	2301      	movs	r3, #1
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
 800516e:	e02b      	b.n	80051c8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	4413      	add	r3, r2
 8005178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005180:	6879      	ldr	r1, [r7, #4]
 8005182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005184:	4613      	mov	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	440b      	add	r3, r1
 800518e:	3340      	adds	r3, #64	@ 0x40
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d115      	bne.n	80051c2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005196:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005198:	2b00      	cmp	r3, #0
 800519a:	da12      	bge.n	80051c2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800519c:	6879      	ldr	r1, [r7, #4]
 800519e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a0:	4613      	mov	r3, r2
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	4413      	add	r3, r2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	440b      	add	r3, r1
 80051aa:	333f      	adds	r3, #63	@ 0x3f
 80051ac:	2201      	movs	r2, #1
 80051ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	4619      	mov	r1, r3
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 fae8 	bl	8005792 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	3301      	adds	r3, #1
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d3ce      	bcc.n	8005170 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80051e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f002 fe94 	bl	8007f14 <USB_ReadInterrupts>
 80051ec:	4603      	mov	r3, r0
 80051ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051f6:	d155      	bne.n	80052a4 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051f8:	2301      	movs	r3, #1
 80051fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80051fc:	e045      	b.n	800528a <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	4413      	add	r3, r2
 8005206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005212:	4613      	mov	r3, r2
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d12e      	bne.n	8005284 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005226:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005228:	2b00      	cmp	r3, #0
 800522a:	da2b      	bge.n	8005284 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8005238:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800523c:	429a      	cmp	r2, r3
 800523e:	d121      	bne.n	8005284 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005252:	2201      	movs	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800525e:	6a3b      	ldr	r3, [r7, #32]
 8005260:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10a      	bne.n	8005284 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	69fa      	ldr	r2, [r7, #28]
 8005278:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800527c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005280:	6053      	str	r3, [r2, #4]
            break;
 8005282:	e007      	b.n	8005294 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	3301      	adds	r3, #1
 8005288:	627b      	str	r3, [r7, #36]	@ 0x24
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005290:	429a      	cmp	r2, r3
 8005292:	d3b4      	bcc.n	80051fe <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	695a      	ldr	r2, [r3, #20]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80052a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f002 fe33 	bl	8007f14 <USB_ReadInterrupts>
 80052ae:	4603      	mov	r3, r0
 80052b0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80052b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b8:	d10a      	bne.n	80052d0 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f005 fa18 	bl	800a6f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695a      	ldr	r2, [r3, #20]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80052ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f002 fe1d 	bl	8007f14 <USB_ReadInterrupts>
 80052da:	4603      	mov	r3, r0
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d115      	bne.n	8005310 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f005 fa08 	bl	800a70c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6859      	ldr	r1, [r3, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	430a      	orrs	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
 800530c:	e000      	b.n	8005310 <HAL_PCD_IRQHandler+0x938>
      return;
 800530e:	bf00      	nop
    }
  }
}
 8005310:	3734      	adds	r7, #52	@ 0x34
 8005312:	46bd      	mov	sp, r7
 8005314:	bd90      	pop	{r4, r7, pc}

08005316 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b082      	sub	sp, #8
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	460b      	mov	r3, r1
 8005320:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_PCD_SetAddress+0x1a>
 800532c:	2302      	movs	r3, #2
 800532e:	e013      	b.n	8005358 <HAL_PCD_SetAddress+0x42>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	78fa      	ldrb	r2, [r7, #3]
 800533c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	78fa      	ldrb	r2, [r7, #3]
 8005346:	4611      	mov	r1, r2
 8005348:	4618      	mov	r0, r3
 800534a:	f002 fd7b 	bl	8007e44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3708      	adds	r7, #8
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	4608      	mov	r0, r1
 800536a:	4611      	mov	r1, r2
 800536c:	461a      	mov	r2, r3
 800536e:	4603      	mov	r3, r0
 8005370:	70fb      	strb	r3, [r7, #3]
 8005372:	460b      	mov	r3, r1
 8005374:	803b      	strh	r3, [r7, #0]
 8005376:	4613      	mov	r3, r2
 8005378:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800537e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005382:	2b00      	cmp	r3, #0
 8005384:	da0f      	bge.n	80053a6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005386:	78fb      	ldrb	r3, [r7, #3]
 8005388:	f003 020f 	and.w	r2, r3, #15
 800538c:	4613      	mov	r3, r2
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	4413      	add	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	3338      	adds	r3, #56	@ 0x38
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	4413      	add	r3, r2
 800539a:	3304      	adds	r3, #4
 800539c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2201      	movs	r2, #1
 80053a2:	705a      	strb	r2, [r3, #1]
 80053a4:	e00f      	b.n	80053c6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053a6:	78fb      	ldrb	r3, [r7, #3]
 80053a8:	f003 020f 	and.w	r2, r3, #15
 80053ac:	4613      	mov	r3, r2
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4413      	add	r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	4413      	add	r3, r2
 80053bc:	3304      	adds	r3, #4
 80053be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80053c6:	78fb      	ldrb	r3, [r7, #3]
 80053c8:	f003 030f 	and.w	r3, r3, #15
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80053d2:	883a      	ldrh	r2, [r7, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	78ba      	ldrb	r2, [r7, #2]
 80053dc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	785b      	ldrb	r3, [r3, #1]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d004      	beq.n	80053f0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	461a      	mov	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80053f0:	78bb      	ldrb	r3, [r7, #2]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d102      	bne.n	80053fc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_PCD_EP_Open+0xaa>
 8005406:	2302      	movs	r3, #2
 8005408:	e00e      	b.n	8005428 <HAL_PCD_EP_Open+0xc8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68f9      	ldr	r1, [r7, #12]
 8005418:	4618      	mov	r0, r3
 800541a:	f001 fdfb 	bl	8007014 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8005426:	7afb      	ldrb	r3, [r7, #11]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	460b      	mov	r3, r1
 800543a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800543c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005440:	2b00      	cmp	r3, #0
 8005442:	da0f      	bge.n	8005464 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005444:	78fb      	ldrb	r3, [r7, #3]
 8005446:	f003 020f 	and.w	r2, r3, #15
 800544a:	4613      	mov	r3, r2
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	4413      	add	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	3338      	adds	r3, #56	@ 0x38
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	4413      	add	r3, r2
 8005458:	3304      	adds	r3, #4
 800545a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	705a      	strb	r2, [r3, #1]
 8005462:	e00f      	b.n	8005484 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005464:	78fb      	ldrb	r3, [r7, #3]
 8005466:	f003 020f 	and.w	r2, r3, #15
 800546a:	4613      	mov	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4413      	add	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	4413      	add	r3, r2
 800547a:	3304      	adds	r3, #4
 800547c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005484:	78fb      	ldrb	r3, [r7, #3]
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	b2da      	uxtb	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005496:	2b01      	cmp	r3, #1
 8005498:	d101      	bne.n	800549e <HAL_PCD_EP_Close+0x6e>
 800549a:	2302      	movs	r3, #2
 800549c:	e00e      	b.n	80054bc <HAL_PCD_EP_Close+0x8c>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68f9      	ldr	r1, [r7, #12]
 80054ac:	4618      	mov	r0, r3
 80054ae:	f001 fe39 	bl	8007124 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	607a      	str	r2, [r7, #4]
 80054ce:	603b      	str	r3, [r7, #0]
 80054d0:	460b      	mov	r3, r1
 80054d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054d4:	7afb      	ldrb	r3, [r7, #11]
 80054d6:	f003 020f 	and.w	r2, r3, #15
 80054da:	4613      	mov	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	4413      	add	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4413      	add	r3, r2
 80054ea:	3304      	adds	r3, #4
 80054ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2200      	movs	r2, #0
 80054fe:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	2200      	movs	r2, #0
 8005504:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005506:	7afb      	ldrb	r3, [r7, #11]
 8005508:	f003 030f 	and.w	r3, r3, #15
 800550c:	b2da      	uxtb	r2, r3
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d102      	bne.n	8005520 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005520:	7afb      	ldrb	r3, [r7, #11]
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6818      	ldr	r0, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	6979      	ldr	r1, [r7, #20]
 8005538:	f002 f918 	bl	800776c <USB_EP0StartXfer>
 800553c:	e008      	b.n	8005550 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	b2db      	uxtb	r3, r3
 8005548:	461a      	mov	r2, r3
 800554a:	6979      	ldr	r1, [r7, #20]
 800554c:	f001 fec6 	bl	80072dc <USB_EPStartXfer>
  }

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
 8005562:	460b      	mov	r3, r1
 8005564:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005566:	78fb      	ldrb	r3, [r7, #3]
 8005568:	f003 020f 	and.w	r2, r3, #15
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800557c:	681b      	ldr	r3, [r3, #0]
}
 800557e:	4618      	mov	r0, r3
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b086      	sub	sp, #24
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	607a      	str	r2, [r7, #4]
 8005594:	603b      	str	r3, [r7, #0]
 8005596:	460b      	mov	r3, r1
 8005598:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800559a:	7afb      	ldrb	r3, [r7, #11]
 800559c:	f003 020f 	and.w	r2, r3, #15
 80055a0:	4613      	mov	r3, r2
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	4413      	add	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	3338      	adds	r3, #56	@ 0x38
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4413      	add	r3, r2
 80055ae:	3304      	adds	r3, #4
 80055b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	2200      	movs	r2, #0
 80055c2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2201      	movs	r2, #1
 80055c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055ca:	7afb      	ldrb	r3, [r7, #11]
 80055cc:	f003 030f 	and.w	r3, r3, #15
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d102      	bne.n	80055e4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80055e4:	7afb      	ldrb	r3, [r7, #11]
 80055e6:	f003 030f 	and.w	r3, r3, #15
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d109      	bne.n	8005602 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6818      	ldr	r0, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	461a      	mov	r2, r3
 80055fa:	6979      	ldr	r1, [r7, #20]
 80055fc:	f002 f8b6 	bl	800776c <USB_EP0StartXfer>
 8005600:	e008      	b.n	8005614 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	b2db      	uxtb	r3, r3
 800560c:	461a      	mov	r2, r3
 800560e:	6979      	ldr	r1, [r7, #20]
 8005610:	f001 fe64 	bl	80072dc <USB_EPStartXfer>
  }

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b084      	sub	sp, #16
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	460b      	mov	r3, r1
 8005628:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800562a:	78fb      	ldrb	r3, [r7, #3]
 800562c:	f003 020f 	and.w	r2, r3, #15
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	429a      	cmp	r2, r3
 8005636:	d901      	bls.n	800563c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e050      	b.n	80056de <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800563c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005640:	2b00      	cmp	r3, #0
 8005642:	da0f      	bge.n	8005664 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005644:	78fb      	ldrb	r3, [r7, #3]
 8005646:	f003 020f 	and.w	r2, r3, #15
 800564a:	4613      	mov	r3, r2
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	4413      	add	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	3338      	adds	r3, #56	@ 0x38
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	4413      	add	r3, r2
 8005658:	3304      	adds	r3, #4
 800565a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2201      	movs	r2, #1
 8005660:	705a      	strb	r2, [r3, #1]
 8005662:	e00d      	b.n	8005680 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005664:	78fa      	ldrb	r2, [r7, #3]
 8005666:	4613      	mov	r3, r2
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	4413      	add	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	4413      	add	r3, r2
 8005676:	3304      	adds	r3, #4
 8005678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	b2da      	uxtb	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005698:	2b01      	cmp	r3, #1
 800569a:	d101      	bne.n	80056a0 <HAL_PCD_EP_SetStall+0x82>
 800569c:	2302      	movs	r3, #2
 800569e:	e01e      	b.n	80056de <HAL_PCD_EP_SetStall+0xc0>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68f9      	ldr	r1, [r7, #12]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f002 faf4 	bl	8007c9c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056b4:	78fb      	ldrb	r3, [r7, #3]
 80056b6:	f003 030f 	and.w	r3, r3, #15
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10a      	bne.n	80056d4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6818      	ldr	r0, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	b2d9      	uxtb	r1, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80056ce:	461a      	mov	r2, r3
 80056d0:	f002 fce4 	bl	800809c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b084      	sub	sp, #16
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
 80056ee:	460b      	mov	r3, r1
 80056f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	f003 020f 	and.w	r2, r3, #15
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d901      	bls.n	8005704 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e042      	b.n	800578a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005708:	2b00      	cmp	r3, #0
 800570a:	da0f      	bge.n	800572c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	f003 020f 	and.w	r2, r3, #15
 8005712:	4613      	mov	r3, r2
 8005714:	00db      	lsls	r3, r3, #3
 8005716:	4413      	add	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	3338      	adds	r3, #56	@ 0x38
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	4413      	add	r3, r2
 8005720:	3304      	adds	r3, #4
 8005722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2201      	movs	r2, #1
 8005728:	705a      	strb	r2, [r3, #1]
 800572a:	e00f      	b.n	800574c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	f003 020f 	and.w	r2, r3, #15
 8005732:	4613      	mov	r3, r2
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	4413      	add	r3, r2
 8005742:	3304      	adds	r3, #4
 8005744:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005752:	78fb      	ldrb	r3, [r7, #3]
 8005754:	f003 030f 	and.w	r3, r3, #15
 8005758:	b2da      	uxtb	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_PCD_EP_ClrStall+0x86>
 8005768:	2302      	movs	r3, #2
 800576a:	e00e      	b.n	800578a <HAL_PCD_EP_ClrStall+0xa4>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68f9      	ldr	r1, [r7, #12]
 800577a:	4618      	mov	r0, r3
 800577c:	f002 fafc 	bl	8007d78 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}

08005792 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b084      	sub	sp, #16
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	460b      	mov	r3, r1
 800579c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800579e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	da0c      	bge.n	80057c0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057a6:	78fb      	ldrb	r3, [r7, #3]
 80057a8:	f003 020f 	and.w	r2, r3, #15
 80057ac:	4613      	mov	r3, r2
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	3338      	adds	r3, #56	@ 0x38
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	4413      	add	r3, r2
 80057ba:	3304      	adds	r3, #4
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	e00c      	b.n	80057da <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057c0:	78fb      	ldrb	r3, [r7, #3]
 80057c2:	f003 020f 	and.w	r2, r3, #15
 80057c6:	4613      	mov	r3, r2
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	4413      	add	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	4413      	add	r3, r2
 80057d6:	3304      	adds	r3, #4
 80057d8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68f9      	ldr	r1, [r7, #12]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f002 f91b 	bl	8007a1c <USB_EPStopXfer>
 80057e6:	4603      	mov	r3, r0
 80057e8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80057ea:	7afb      	ldrb	r3, [r7, #11]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08a      	sub	sp, #40	@ 0x28
 80057f8:	af02      	add	r7, sp, #8
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	4613      	mov	r3, r2
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	4413      	add	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	3338      	adds	r3, #56	@ 0x38
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	4413      	add	r3, r2
 8005818:	3304      	adds	r3, #4
 800581a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6a1a      	ldr	r2, [r3, #32]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	429a      	cmp	r2, r3
 8005826:	d901      	bls.n	800582c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e06c      	b.n	8005906 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	699a      	ldr	r2, [r3, #24]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	69fa      	ldr	r2, [r7, #28]
 800583e:	429a      	cmp	r2, r3
 8005840:	d902      	bls.n	8005848 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	3303      	adds	r3, #3
 800584c:	089b      	lsrs	r3, r3, #2
 800584e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005850:	e02b      	b.n	80058aa <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	69fa      	ldr	r2, [r7, #28]
 8005864:	429a      	cmp	r2, r3
 8005866:	d902      	bls.n	800586e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	3303      	adds	r3, #3
 8005872:	089b      	lsrs	r3, r3, #2
 8005874:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6919      	ldr	r1, [r3, #16]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	b2da      	uxtb	r2, r3
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005886:	b2db      	uxtb	r3, r3
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	4603      	mov	r3, r0
 800588c:	6978      	ldr	r0, [r7, #20]
 800588e:	f002 f96f 	bl	8007b70 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	691a      	ldr	r2, [r3, #16]
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	441a      	add	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6a1a      	ldr	r2, [r3, #32]
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	441a      	add	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	4413      	add	r3, r2
 80058b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d809      	bhi.n	80058d4 <PCD_WriteEmptyTxFifo+0xe0>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6a1a      	ldr	r2, [r3, #32]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d203      	bcs.n	80058d4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1be      	bne.n	8005852 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	699a      	ldr	r2, [r3, #24]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d811      	bhi.n	8005904 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	f003 030f 	and.w	r3, r3, #15
 80058e6:	2201      	movs	r2, #1
 80058e8:	fa02 f303 	lsl.w	r3, r2, r3
 80058ec:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	43db      	mvns	r3, r3
 80058fa:	6939      	ldr	r1, [r7, #16]
 80058fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005900:	4013      	ands	r3, r2
 8005902:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3720      	adds	r7, #32
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
	...

08005910 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	333c      	adds	r3, #60	@ 0x3c
 8005928:	3304      	adds	r3, #4
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	015a      	lsls	r2, r3, #5
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	4413      	add	r3, r2
 8005936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b01      	cmp	r3, #1
 8005944:	d17b      	bne.n	8005a3e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	f003 0308 	and.w	r3, r3, #8
 800594c:	2b00      	cmp	r3, #0
 800594e:	d015      	beq.n	800597c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	4a61      	ldr	r2, [pc, #388]	@ (8005ad8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005954:	4293      	cmp	r3, r2
 8005956:	f240 80b9 	bls.w	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 80b3 	beq.w	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	015a      	lsls	r2, r3, #5
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	4413      	add	r3, r2
 800596e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005972:	461a      	mov	r2, r3
 8005974:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005978:	6093      	str	r3, [r2, #8]
 800597a:	e0a7      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b00      	cmp	r3, #0
 8005984:	d009      	beq.n	800599a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005992:	461a      	mov	r2, r3
 8005994:	2320      	movs	r3, #32
 8005996:	6093      	str	r3, [r2, #8]
 8005998:	e098      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f040 8093 	bne.w	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	4a4b      	ldr	r2, [pc, #300]	@ (8005ad8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d90f      	bls.n	80059ce <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00a      	beq.n	80059ce <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	015a      	lsls	r2, r3, #5
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	4413      	add	r3, r2
 80059c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059c4:	461a      	mov	r2, r3
 80059c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059ca:	6093      	str	r3, [r2, #8]
 80059cc:	e07e      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	4613      	mov	r3, r2
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	4413      	add	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	4413      	add	r3, r2
 80059e0:	3304      	adds	r3, #4
 80059e2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	69da      	ldr	r2, [r3, #28]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	0159      	lsls	r1, r3, #5
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	440b      	add	r3, r1
 80059f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059fa:	1ad2      	subs	r2, r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d114      	bne.n	8005a30 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d109      	bne.n	8005a22 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6818      	ldr	r0, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005a18:	461a      	mov	r2, r3
 8005a1a:	2101      	movs	r1, #1
 8005a1c:	f002 fb3e 	bl	800809c <USB_EP0_OutStart>
 8005a20:	e006      	b.n	8005a30 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	441a      	add	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	4619      	mov	r1, r3
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f004 fd96 	bl	800a568 <HAL_PCD_DataOutStageCallback>
 8005a3c:	e046      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	4a26      	ldr	r2, [pc, #152]	@ (8005adc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d124      	bne.n	8005a90 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00a      	beq.n	8005a66 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a62:	6093      	str	r3, [r2, #8]
 8005a64:	e032      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f003 0320 	and.w	r3, r3, #32
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d008      	beq.n	8005a82 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	015a      	lsls	r2, r3, #5
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	4413      	add	r3, r2
 8005a78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	2320      	movs	r3, #32
 8005a80:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f004 fd6d 	bl	800a568 <HAL_PCD_DataOutStageCallback>
 8005a8e:	e01d      	b.n	8005acc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d114      	bne.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005a96:	6879      	ldr	r1, [r7, #4]
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	00db      	lsls	r3, r3, #3
 8005a9e:	4413      	add	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	440b      	add	r3, r1
 8005aa4:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d108      	bne.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6818      	ldr	r0, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005ab8:	461a      	mov	r2, r3
 8005aba:	2100      	movs	r1, #0
 8005abc:	f002 faee 	bl	800809c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f004 fd4e 	bl	800a568 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3720      	adds	r7, #32
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	4f54300a 	.word	0x4f54300a
 8005adc:	4f54310a 	.word	0x4f54310a

08005ae0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	333c      	adds	r3, #60	@ 0x3c
 8005af8:	3304      	adds	r3, #4
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	015a      	lsls	r2, r3, #5
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4413      	add	r3, r2
 8005b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	4a15      	ldr	r2, [pc, #84]	@ (8005b68 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d90e      	bls.n	8005b34 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d009      	beq.n	8005b34 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	015a      	lsls	r2, r3, #5
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	4413      	add	r3, r2
 8005b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b32:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f004 fd05 	bl	800a544 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b68 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d90c      	bls.n	8005b5c <PCD_EP_OutSetupPacket_int+0x7c>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d108      	bne.n	8005b5c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6818      	ldr	r0, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005b54:	461a      	mov	r2, r3
 8005b56:	2101      	movs	r1, #1
 8005b58:	f002 faa0 	bl	800809c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3718      	adds	r7, #24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	4f54300a 	.word	0x4f54300a

08005b6c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	70fb      	strb	r3, [r7, #3]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b82:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005b84:	78fb      	ldrb	r3, [r7, #3]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d107      	bne.n	8005b9a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005b8a:	883b      	ldrh	r3, [r7, #0]
 8005b8c:	0419      	lsls	r1, r3, #16
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b98:	e028      	b.n	8005bec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba0:	0c1b      	lsrs	r3, r3, #16
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ba8:	2300      	movs	r3, #0
 8005baa:	73fb      	strb	r3, [r7, #15]
 8005bac:	e00d      	b.n	8005bca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	7bfb      	ldrb	r3, [r7, #15]
 8005bb4:	3340      	adds	r3, #64	@ 0x40
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	4413      	add	r3, r2
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	0c1b      	lsrs	r3, r3, #16
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	73fb      	strb	r3, [r7, #15]
 8005bca:	7bfa      	ldrb	r2, [r7, #15]
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d3ec      	bcc.n	8005bae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005bd4:	883b      	ldrh	r3, [r7, #0]
 8005bd6:	0418      	lsls	r0, r3, #16
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6819      	ldr	r1, [r3, #0]
 8005bdc:	78fb      	ldrb	r3, [r7, #3]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	4302      	orrs	r2, r0
 8005be4:	3340      	adds	r3, #64	@ 0x40
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	440b      	add	r3, r1
 8005bea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
 8005c02:	460b      	mov	r3, r1
 8005c04:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	887a      	ldrh	r2, [r7, #2]
 8005c0c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e267      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d075      	beq.n	8005d3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c52:	4b88      	ldr	r3, [pc, #544]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	d00c      	beq.n	8005c78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c5e:	4b85      	ldr	r3, [pc, #532]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c66:	2b08      	cmp	r3, #8
 8005c68:	d112      	bne.n	8005c90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c6a:	4b82      	ldr	r3, [pc, #520]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c76:	d10b      	bne.n	8005c90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c78:	4b7e      	ldr	r3, [pc, #504]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d05b      	beq.n	8005d3c <HAL_RCC_OscConfig+0x108>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d157      	bne.n	8005d3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e242      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c98:	d106      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x74>
 8005c9a:	4b76      	ldr	r3, [pc, #472]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a75      	ldr	r2, [pc, #468]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	e01d      	b.n	8005ce4 <HAL_RCC_OscConfig+0xb0>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cb0:	d10c      	bne.n	8005ccc <HAL_RCC_OscConfig+0x98>
 8005cb2:	4b70      	ldr	r3, [pc, #448]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6c      	ldr	r2, [pc, #432]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	e00b      	b.n	8005ce4 <HAL_RCC_OscConfig+0xb0>
 8005ccc:	4b69      	ldr	r3, [pc, #420]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a68      	ldr	r2, [pc, #416]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cd6:	6013      	str	r3, [r2, #0]
 8005cd8:	4b66      	ldr	r3, [pc, #408]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a65      	ldr	r2, [pc, #404]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d013      	beq.n	8005d14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cec:	f7fb ffbe 	bl	8001c6c <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cf4:	f7fb ffba 	bl	8001c6c <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b64      	cmp	r3, #100	@ 0x64
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e207      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d06:	4b5b      	ldr	r3, [pc, #364]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f0      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xc0>
 8005d12:	e014      	b.n	8005d3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d14:	f7fb ffaa 	bl	8001c6c <HAL_GetTick>
 8005d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d1a:	e008      	b.n	8005d2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d1c:	f7fb ffa6 	bl	8001c6c <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	2b64      	cmp	r3, #100	@ 0x64
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e1f3      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d2e:	4b51      	ldr	r3, [pc, #324]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1f0      	bne.n	8005d1c <HAL_RCC_OscConfig+0xe8>
 8005d3a:	e000      	b.n	8005d3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d063      	beq.n	8005e12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f003 030c 	and.w	r3, r3, #12
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00b      	beq.n	8005d6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d56:	4b47      	ldr	r3, [pc, #284]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d11c      	bne.n	8005d9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d62:	4b44      	ldr	r3, [pc, #272]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d116      	bne.n	8005d9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d6e:	4b41      	ldr	r3, [pc, #260]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d005      	beq.n	8005d86 <HAL_RCC_OscConfig+0x152>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d001      	beq.n	8005d86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e1c7      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d86:	4b3b      	ldr	r3, [pc, #236]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	4937      	ldr	r1, [pc, #220]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d9a:	e03a      	b.n	8005e12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d020      	beq.n	8005de6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005da4:	4b34      	ldr	r3, [pc, #208]	@ (8005e78 <HAL_RCC_OscConfig+0x244>)
 8005da6:	2201      	movs	r2, #1
 8005da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005daa:	f7fb ff5f 	bl	8001c6c <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005db2:	f7fb ff5b 	bl	8001c6c <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e1a8      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd0:	4b28      	ldr	r3, [pc, #160]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	4925      	ldr	r1, [pc, #148]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	600b      	str	r3, [r1, #0]
 8005de4:	e015      	b.n	8005e12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005de6:	4b24      	ldr	r3, [pc, #144]	@ (8005e78 <HAL_RCC_OscConfig+0x244>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7fb ff3e 	bl	8001c6c <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005df4:	f7fb ff3a 	bl	8001c6c <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e187      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e06:	4b1b      	ldr	r3, [pc, #108]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d036      	beq.n	8005e8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d016      	beq.n	8005e54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e26:	4b15      	ldr	r3, [pc, #84]	@ (8005e7c <HAL_RCC_OscConfig+0x248>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e2c:	f7fb ff1e 	bl	8001c6c <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e34:	f7fb ff1a 	bl	8001c6c <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e167      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e46:	4b0b      	ldr	r3, [pc, #44]	@ (8005e74 <HAL_RCC_OscConfig+0x240>)
 8005e48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0x200>
 8005e52:	e01b      	b.n	8005e8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e54:	4b09      	ldr	r3, [pc, #36]	@ (8005e7c <HAL_RCC_OscConfig+0x248>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5a:	f7fb ff07 	bl	8001c6c <HAL_GetTick>
 8005e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e60:	e00e      	b.n	8005e80 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e62:	f7fb ff03 	bl	8001c6c <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d907      	bls.n	8005e80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e150      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
 8005e74:	40023800 	.word	0x40023800
 8005e78:	42470000 	.word	0x42470000
 8005e7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e80:	4b88      	ldr	r3, [pc, #544]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e84:	f003 0302 	and.w	r3, r3, #2
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1ea      	bne.n	8005e62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 8097 	beq.w	8005fc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e9e:	4b81      	ldr	r3, [pc, #516]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10f      	bne.n	8005eca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60bb      	str	r3, [r7, #8]
 8005eae:	4b7d      	ldr	r3, [pc, #500]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eba:	4b7a      	ldr	r3, [pc, #488]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ec2:	60bb      	str	r3, [r7, #8]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eca:	4b77      	ldr	r3, [pc, #476]	@ (80060a8 <HAL_RCC_OscConfig+0x474>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d118      	bne.n	8005f08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ed6:	4b74      	ldr	r3, [pc, #464]	@ (80060a8 <HAL_RCC_OscConfig+0x474>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a73      	ldr	r2, [pc, #460]	@ (80060a8 <HAL_RCC_OscConfig+0x474>)
 8005edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ee2:	f7fb fec3 	bl	8001c6c <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eea:	f7fb febf 	bl	8001c6c <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e10c      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005efc:	4b6a      	ldr	r3, [pc, #424]	@ (80060a8 <HAL_RCC_OscConfig+0x474>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0f0      	beq.n	8005eea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d106      	bne.n	8005f1e <HAL_RCC_OscConfig+0x2ea>
 8005f10:	4b64      	ldr	r3, [pc, #400]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f14:	4a63      	ldr	r2, [pc, #396]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f16:	f043 0301 	orr.w	r3, r3, #1
 8005f1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f1c:	e01c      	b.n	8005f58 <HAL_RCC_OscConfig+0x324>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	2b05      	cmp	r3, #5
 8005f24:	d10c      	bne.n	8005f40 <HAL_RCC_OscConfig+0x30c>
 8005f26:	4b5f      	ldr	r3, [pc, #380]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2a:	4a5e      	ldr	r2, [pc, #376]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f2c:	f043 0304 	orr.w	r3, r3, #4
 8005f30:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f32:	4b5c      	ldr	r3, [pc, #368]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f36:	4a5b      	ldr	r2, [pc, #364]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f38:	f043 0301 	orr.w	r3, r3, #1
 8005f3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f3e:	e00b      	b.n	8005f58 <HAL_RCC_OscConfig+0x324>
 8005f40:	4b58      	ldr	r3, [pc, #352]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f44:	4a57      	ldr	r2, [pc, #348]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f46:	f023 0301 	bic.w	r3, r3, #1
 8005f4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f4c:	4b55      	ldr	r3, [pc, #340]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f50:	4a54      	ldr	r2, [pc, #336]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f52:	f023 0304 	bic.w	r3, r3, #4
 8005f56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d015      	beq.n	8005f8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f60:	f7fb fe84 	bl	8001c6c <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f66:	e00a      	b.n	8005f7e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f68:	f7fb fe80 	bl	8001c6c <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e0cb      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f7e:	4b49      	ldr	r3, [pc, #292]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0ee      	beq.n	8005f68 <HAL_RCC_OscConfig+0x334>
 8005f8a:	e014      	b.n	8005fb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f8c:	f7fb fe6e 	bl	8001c6c <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f92:	e00a      	b.n	8005faa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f94:	f7fb fe6a 	bl	8001c6c <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e0b5      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005faa:	4b3e      	ldr	r3, [pc, #248]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1ee      	bne.n	8005f94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fb6:	7dfb      	ldrb	r3, [r7, #23]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d105      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fbc:	4b39      	ldr	r3, [pc, #228]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc0:	4a38      	ldr	r2, [pc, #224]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 80a1 	beq.w	8006114 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fd2:	4b34      	ldr	r3, [pc, #208]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 030c 	and.w	r3, r3, #12
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d05c      	beq.n	8006098 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d141      	bne.n	800606a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fe6:	4b31      	ldr	r3, [pc, #196]	@ (80060ac <HAL_RCC_OscConfig+0x478>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fec:	f7fb fe3e 	bl	8001c6c <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ff2:	e008      	b.n	8006006 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ff4:	f7fb fe3a 	bl	8001c6c <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e087      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006006:	4b27      	ldr	r3, [pc, #156]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d1f0      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	69da      	ldr	r2, [r3, #28]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006020:	019b      	lsls	r3, r3, #6
 8006022:	431a      	orrs	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006028:	085b      	lsrs	r3, r3, #1
 800602a:	3b01      	subs	r3, #1
 800602c:	041b      	lsls	r3, r3, #16
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006034:	061b      	lsls	r3, r3, #24
 8006036:	491b      	ldr	r1, [pc, #108]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 8006038:	4313      	orrs	r3, r2
 800603a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800603c:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <HAL_RCC_OscConfig+0x478>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006042:	f7fb fe13 	bl	8001c6c <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800604a:	f7fb fe0f 	bl	8001c6c <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b02      	cmp	r3, #2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e05c      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800605c:	4b11      	ldr	r3, [pc, #68]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f0      	beq.n	800604a <HAL_RCC_OscConfig+0x416>
 8006068:	e054      	b.n	8006114 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800606a:	4b10      	ldr	r3, [pc, #64]	@ (80060ac <HAL_RCC_OscConfig+0x478>)
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006070:	f7fb fdfc 	bl	8001c6c <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006078:	f7fb fdf8 	bl	8001c6c <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e045      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800608a:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <HAL_RCC_OscConfig+0x470>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f0      	bne.n	8006078 <HAL_RCC_OscConfig+0x444>
 8006096:	e03d      	b.n	8006114 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d107      	bne.n	80060b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e038      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
 80060a4:	40023800 	.word	0x40023800
 80060a8:	40007000 	.word	0x40007000
 80060ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006120 <HAL_RCC_OscConfig+0x4ec>)
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d028      	beq.n	8006110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d121      	bne.n	8006110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d11a      	bne.n	8006110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060e0:	4013      	ands	r3, r2
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d111      	bne.n	8006110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d107      	bne.n	8006110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d001      	beq.n	8006114 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e000      	b.n	8006116 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	40023800 	.word	0x40023800

08006124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e0cc      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006138:	4b68      	ldr	r3, [pc, #416]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0307 	and.w	r3, r3, #7
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	429a      	cmp	r2, r3
 8006144:	d90c      	bls.n	8006160 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006146:	4b65      	ldr	r3, [pc, #404]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800614e:	4b63      	ldr	r3, [pc, #396]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0307 	and.w	r3, r3, #7
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	429a      	cmp	r2, r3
 800615a:	d001      	beq.n	8006160 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e0b8      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0302 	and.w	r3, r3, #2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d020      	beq.n	80061ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006178:	4b59      	ldr	r3, [pc, #356]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4a58      	ldr	r2, [pc, #352]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006182:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0308 	and.w	r3, r3, #8
 800618c:	2b00      	cmp	r3, #0
 800618e:	d005      	beq.n	800619c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006190:	4b53      	ldr	r3, [pc, #332]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	4a52      	ldr	r2, [pc, #328]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800619a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800619c:	4b50      	ldr	r3, [pc, #320]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	494d      	ldr	r1, [pc, #308]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d044      	beq.n	8006244 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d107      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061c2:	4b47      	ldr	r3, [pc, #284]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d119      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e07f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d003      	beq.n	80061e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061de:	2b03      	cmp	r3, #3
 80061e0:	d107      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061e2:	4b3f      	ldr	r3, [pc, #252]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d109      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e06f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f2:	4b3b      	ldr	r3, [pc, #236]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e067      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006202:	4b37      	ldr	r3, [pc, #220]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f023 0203 	bic.w	r2, r3, #3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	4934      	ldr	r1, [pc, #208]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006210:	4313      	orrs	r3, r2
 8006212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006214:	f7fb fd2a 	bl	8001c6c <HAL_GetTick>
 8006218:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800621a:	e00a      	b.n	8006232 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800621c:	f7fb fd26 	bl	8001c6c <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800622a:	4293      	cmp	r3, r2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e04f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006232:	4b2b      	ldr	r3, [pc, #172]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 020c 	and.w	r2, r3, #12
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	429a      	cmp	r2, r3
 8006242:	d1eb      	bne.n	800621c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006244:	4b25      	ldr	r3, [pc, #148]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d20c      	bcs.n	800626c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006252:	4b22      	ldr	r3, [pc, #136]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	b2d2      	uxtb	r2, r2
 8006258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800625a:	4b20      	ldr	r3, [pc, #128]	@ (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d001      	beq.n	800626c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e032      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d008      	beq.n	800628a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006278:	4b19      	ldr	r3, [pc, #100]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	4916      	ldr	r1, [pc, #88]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	4313      	orrs	r3, r2
 8006288:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d009      	beq.n	80062aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006296:	4b12      	ldr	r3, [pc, #72]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	490e      	ldr	r1, [pc, #56]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062a6:	4313      	orrs	r3, r2
 80062a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062aa:	f000 f821 	bl	80062f0 <HAL_RCC_GetSysClockFreq>
 80062ae:	4602      	mov	r2, r0
 80062b0:	4b0b      	ldr	r3, [pc, #44]	@ (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	091b      	lsrs	r3, r3, #4
 80062b6:	f003 030f 	and.w	r3, r3, #15
 80062ba:	490a      	ldr	r1, [pc, #40]	@ (80062e4 <HAL_RCC_ClockConfig+0x1c0>)
 80062bc:	5ccb      	ldrb	r3, [r1, r3]
 80062be:	fa22 f303 	lsr.w	r3, r2, r3
 80062c2:	4a09      	ldr	r2, [pc, #36]	@ (80062e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062c6:	4b09      	ldr	r3, [pc, #36]	@ (80062ec <HAL_RCC_ClockConfig+0x1c8>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fb fc8a 	bl	8001be4 <HAL_InitTick>

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023c00 	.word	0x40023c00
 80062e0:	40023800 	.word	0x40023800
 80062e4:	0800ab7c 	.word	0x0800ab7c
 80062e8:	20000000 	.word	0x20000000
 80062ec:	2000003c 	.word	0x2000003c

080062f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062f4:	b094      	sub	sp, #80	@ 0x50
 80062f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80062fc:	2300      	movs	r3, #0
 80062fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006300:	2300      	movs	r3, #0
 8006302:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006308:	4b79      	ldr	r3, [pc, #484]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f003 030c 	and.w	r3, r3, #12
 8006310:	2b08      	cmp	r3, #8
 8006312:	d00d      	beq.n	8006330 <HAL_RCC_GetSysClockFreq+0x40>
 8006314:	2b08      	cmp	r3, #8
 8006316:	f200 80e1 	bhi.w	80064dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_RCC_GetSysClockFreq+0x34>
 800631e:	2b04      	cmp	r3, #4
 8006320:	d003      	beq.n	800632a <HAL_RCC_GetSysClockFreq+0x3a>
 8006322:	e0db      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006324:	4b73      	ldr	r3, [pc, #460]	@ (80064f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006326:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006328:	e0db      	b.n	80064e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800632a:	4b73      	ldr	r3, [pc, #460]	@ (80064f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800632c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800632e:	e0d8      	b.n	80064e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006330:	4b6f      	ldr	r3, [pc, #444]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006338:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800633a:	4b6d      	ldr	r3, [pc, #436]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d063      	beq.n	800640e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006346:	4b6a      	ldr	r3, [pc, #424]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	099b      	lsrs	r3, r3, #6
 800634c:	2200      	movs	r2, #0
 800634e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006350:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006358:	633b      	str	r3, [r7, #48]	@ 0x30
 800635a:	2300      	movs	r3, #0
 800635c:	637b      	str	r3, [r7, #52]	@ 0x34
 800635e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006362:	4622      	mov	r2, r4
 8006364:	462b      	mov	r3, r5
 8006366:	f04f 0000 	mov.w	r0, #0
 800636a:	f04f 0100 	mov.w	r1, #0
 800636e:	0159      	lsls	r1, r3, #5
 8006370:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006374:	0150      	lsls	r0, r2, #5
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4621      	mov	r1, r4
 800637c:	1a51      	subs	r1, r2, r1
 800637e:	6139      	str	r1, [r7, #16]
 8006380:	4629      	mov	r1, r5
 8006382:	eb63 0301 	sbc.w	r3, r3, r1
 8006386:	617b      	str	r3, [r7, #20]
 8006388:	f04f 0200 	mov.w	r2, #0
 800638c:	f04f 0300 	mov.w	r3, #0
 8006390:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006394:	4659      	mov	r1, fp
 8006396:	018b      	lsls	r3, r1, #6
 8006398:	4651      	mov	r1, sl
 800639a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800639e:	4651      	mov	r1, sl
 80063a0:	018a      	lsls	r2, r1, #6
 80063a2:	4651      	mov	r1, sl
 80063a4:	ebb2 0801 	subs.w	r8, r2, r1
 80063a8:	4659      	mov	r1, fp
 80063aa:	eb63 0901 	sbc.w	r9, r3, r1
 80063ae:	f04f 0200 	mov.w	r2, #0
 80063b2:	f04f 0300 	mov.w	r3, #0
 80063b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063c2:	4690      	mov	r8, r2
 80063c4:	4699      	mov	r9, r3
 80063c6:	4623      	mov	r3, r4
 80063c8:	eb18 0303 	adds.w	r3, r8, r3
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	462b      	mov	r3, r5
 80063d0:	eb49 0303 	adc.w	r3, r9, r3
 80063d4:	60fb      	str	r3, [r7, #12]
 80063d6:	f04f 0200 	mov.w	r2, #0
 80063da:	f04f 0300 	mov.w	r3, #0
 80063de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063e2:	4629      	mov	r1, r5
 80063e4:	024b      	lsls	r3, r1, #9
 80063e6:	4621      	mov	r1, r4
 80063e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063ec:	4621      	mov	r1, r4
 80063ee:	024a      	lsls	r2, r1, #9
 80063f0:	4610      	mov	r0, r2
 80063f2:	4619      	mov	r1, r3
 80063f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063f6:	2200      	movs	r2, #0
 80063f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006400:	f7f9 fee2 	bl	80001c8 <__aeabi_uldivmod>
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4613      	mov	r3, r2
 800640a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800640c:	e058      	b.n	80064c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800640e:	4b38      	ldr	r3, [pc, #224]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	099b      	lsrs	r3, r3, #6
 8006414:	2200      	movs	r2, #0
 8006416:	4618      	mov	r0, r3
 8006418:	4611      	mov	r1, r2
 800641a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800641e:	623b      	str	r3, [r7, #32]
 8006420:	2300      	movs	r3, #0
 8006422:	627b      	str	r3, [r7, #36]	@ 0x24
 8006424:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006428:	4642      	mov	r2, r8
 800642a:	464b      	mov	r3, r9
 800642c:	f04f 0000 	mov.w	r0, #0
 8006430:	f04f 0100 	mov.w	r1, #0
 8006434:	0159      	lsls	r1, r3, #5
 8006436:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800643a:	0150      	lsls	r0, r2, #5
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	4641      	mov	r1, r8
 8006442:	ebb2 0a01 	subs.w	sl, r2, r1
 8006446:	4649      	mov	r1, r9
 8006448:	eb63 0b01 	sbc.w	fp, r3, r1
 800644c:	f04f 0200 	mov.w	r2, #0
 8006450:	f04f 0300 	mov.w	r3, #0
 8006454:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006458:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800645c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006460:	ebb2 040a 	subs.w	r4, r2, sl
 8006464:	eb63 050b 	sbc.w	r5, r3, fp
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	00eb      	lsls	r3, r5, #3
 8006472:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006476:	00e2      	lsls	r2, r4, #3
 8006478:	4614      	mov	r4, r2
 800647a:	461d      	mov	r5, r3
 800647c:	4643      	mov	r3, r8
 800647e:	18e3      	adds	r3, r4, r3
 8006480:	603b      	str	r3, [r7, #0]
 8006482:	464b      	mov	r3, r9
 8006484:	eb45 0303 	adc.w	r3, r5, r3
 8006488:	607b      	str	r3, [r7, #4]
 800648a:	f04f 0200 	mov.w	r2, #0
 800648e:	f04f 0300 	mov.w	r3, #0
 8006492:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006496:	4629      	mov	r1, r5
 8006498:	028b      	lsls	r3, r1, #10
 800649a:	4621      	mov	r1, r4
 800649c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064a0:	4621      	mov	r1, r4
 80064a2:	028a      	lsls	r2, r1, #10
 80064a4:	4610      	mov	r0, r2
 80064a6:	4619      	mov	r1, r3
 80064a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064aa:	2200      	movs	r2, #0
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	61fa      	str	r2, [r7, #28]
 80064b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064b4:	f7f9 fe88 	bl	80001c8 <__aeabi_uldivmod>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4613      	mov	r3, r2
 80064be:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064c0:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	0c1b      	lsrs	r3, r3, #16
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	3301      	adds	r3, #1
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80064d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064da:	e002      	b.n	80064e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064dc:	4b05      	ldr	r3, [pc, #20]	@ (80064f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80064de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3750      	adds	r7, #80	@ 0x50
 80064e8:	46bd      	mov	sp, r7
 80064ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064ee:	bf00      	nop
 80064f0:	40023800 	.word	0x40023800
 80064f4:	00f42400 	.word	0x00f42400
 80064f8:	007a1200 	.word	0x007a1200

080064fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006500:	4b03      	ldr	r3, [pc, #12]	@ (8006510 <HAL_RCC_GetHCLKFreq+0x14>)
 8006502:	681b      	ldr	r3, [r3, #0]
}
 8006504:	4618      	mov	r0, r3
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	20000000 	.word	0x20000000

08006514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006518:	f7ff fff0 	bl	80064fc <HAL_RCC_GetHCLKFreq>
 800651c:	4602      	mov	r2, r0
 800651e:	4b05      	ldr	r3, [pc, #20]	@ (8006534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	0a9b      	lsrs	r3, r3, #10
 8006524:	f003 0307 	and.w	r3, r3, #7
 8006528:	4903      	ldr	r1, [pc, #12]	@ (8006538 <HAL_RCC_GetPCLK1Freq+0x24>)
 800652a:	5ccb      	ldrb	r3, [r1, r3]
 800652c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006530:	4618      	mov	r0, r3
 8006532:	bd80      	pop	{r7, pc}
 8006534:	40023800 	.word	0x40023800
 8006538:	0800ab8c 	.word	0x0800ab8c

0800653c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	2b00      	cmp	r3, #0
 8006556:	d105      	bne.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006560:	2b00      	cmp	r3, #0
 8006562:	d035      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006564:	4b62      	ldr	r3, [pc, #392]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006566:	2200      	movs	r2, #0
 8006568:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800656a:	f7fb fb7f 	bl	8001c6c <HAL_GetTick>
 800656e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006570:	e008      	b.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006572:	f7fb fb7b 	bl	8001c6c <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	2b02      	cmp	r3, #2
 800657e:	d901      	bls.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e0b0      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006584:	4b5b      	ldr	r3, [pc, #364]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1f0      	bne.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	019a      	lsls	r2, r3, #6
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	071b      	lsls	r3, r3, #28
 800659c:	4955      	ldr	r1, [pc, #340]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80065a4:	4b52      	ldr	r3, [pc, #328]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80065a6:	2201      	movs	r2, #1
 80065a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065aa:	f7fb fb5f 	bl	8001c6c <HAL_GetTick>
 80065ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065b0:	e008      	b.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065b2:	f7fb fb5b 	bl	8001c6c <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d901      	bls.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e090      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065c4:	4b4b      	ldr	r3, [pc, #300]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d0f0      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f000 8083 	beq.w	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
 80065e2:	4b44      	ldr	r3, [pc, #272]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	4a43      	ldr	r2, [pc, #268]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80065ee:	4b41      	ldr	r3, [pc, #260]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80065fa:	4b3f      	ldr	r3, [pc, #252]	@ (80066f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a3e      	ldr	r2, [pc, #248]	@ (80066f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006604:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006606:	f7fb fb31 	bl	8001c6c <HAL_GetTick>
 800660a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800660c:	e008      	b.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800660e:	f7fb fb2d 	bl	8001c6c <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	2b02      	cmp	r3, #2
 800661a:	d901      	bls.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e062      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006620:	4b35      	ldr	r3, [pc, #212]	@ (80066f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006628:	2b00      	cmp	r3, #0
 800662a:	d0f0      	beq.n	800660e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800662c:	4b31      	ldr	r3, [pc, #196]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800662e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006630:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006634:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d02f      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	429a      	cmp	r2, r3
 8006648:	d028      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800664a:	4b2a      	ldr	r3, [pc, #168]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800664c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800664e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006652:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006654:	4b29      	ldr	r3, [pc, #164]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006656:	2201      	movs	r2, #1
 8006658:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800665a:	4b28      	ldr	r3, [pc, #160]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800665c:	2200      	movs	r2, #0
 800665e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006660:	4a24      	ldr	r2, [pc, #144]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006666:	4b23      	ldr	r3, [pc, #140]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b01      	cmp	r3, #1
 8006670:	d114      	bne.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006672:	f7fb fafb 	bl	8001c6c <HAL_GetTick>
 8006676:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006678:	e00a      	b.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800667a:	f7fb faf7 	bl	8001c6c <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006688:	4293      	cmp	r3, r2
 800668a:	d901      	bls.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e02a      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006690:	4b18      	ldr	r3, [pc, #96]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0ee      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066a8:	d10d      	bne.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80066aa:	4b12      	ldr	r3, [pc, #72]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80066ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066be:	490d      	ldr	r1, [pc, #52]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	608b      	str	r3, [r1, #8]
 80066c4:	e005      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80066c6:	4b0b      	ldr	r3, [pc, #44]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	4a0a      	ldr	r2, [pc, #40]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066cc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80066d0:	6093      	str	r3, [r2, #8]
 80066d2:	4b08      	ldr	r3, [pc, #32]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066d4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066de:	4905      	ldr	r1, [pc, #20]	@ (80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	42470068 	.word	0x42470068
 80066f4:	40023800 	.word	0x40023800
 80066f8:	40007000 	.word	0x40007000
 80066fc:	42470e40 	.word	0x42470e40

08006700 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2203      	movs	r2, #3
 800670c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800670e:	4b11      	ldr	r3, [pc, #68]	@ (8006754 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006714:	099b      	lsrs	r3, r3, #6
 8006716:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800671e:	4b0d      	ldr	r3, [pc, #52]	@ (8006754 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006720:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006724:	0f1b      	lsrs	r3, r3, #28
 8006726:	f003 0207 	and.w	r2, r3, #7
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800672e:	4b09      	ldr	r3, [pc, #36]	@ (8006754 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006736:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006738:	4b06      	ldr	r3, [pc, #24]	@ (8006754 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800673a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800673c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006748:	bf00      	nop
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	40023800 	.word	0x40023800

08006758 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006758:	b480      	push	{r7}
 800675a:	b087      	sub	sp, #28
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006768:	2300      	movs	r3, #0
 800676a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d13e      	bne.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006776:	4b23      	ldr	r3, [pc, #140]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800677e:	60fb      	str	r3, [r7, #12]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d005      	beq.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d12f      	bne.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800678c:	4b1e      	ldr	r3, [pc, #120]	@ (8006808 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800678e:	617b      	str	r3, [r7, #20]
          break;
 8006790:	e02f      	b.n	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006792:	4b1c      	ldr	r3, [pc, #112]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800679a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800679e:	d108      	bne.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80067a0:	4b18      	ldr	r3, [pc, #96]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067a8:	4a18      	ldr	r2, [pc, #96]	@ (800680c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80067aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ae:	613b      	str	r3, [r7, #16]
 80067b0:	e007      	b.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80067b2:	4b14      	ldr	r3, [pc, #80]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067ba:	4a15      	ldr	r2, [pc, #84]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80067bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80067c0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80067c2:	4b10      	ldr	r3, [pc, #64]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80067c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067c8:	099b      	lsrs	r3, r3, #6
 80067ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	fb02 f303 	mul.w	r3, r2, r3
 80067d4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80067d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80067d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067dc:	0f1b      	lsrs	r3, r3, #28
 80067de:	f003 0307 	and.w	r3, r3, #7
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e8:	617b      	str	r3, [r7, #20]
          break;
 80067ea:	e002      	b.n	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80067ec:	2300      	movs	r3, #0
 80067ee:	617b      	str	r3, [r7, #20]
          break;
 80067f0:	bf00      	nop
        }
      }
      break;
 80067f2:	bf00      	nop
    }
  }
  return frequency;
 80067f4:	697b      	ldr	r3, [r7, #20]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40023800 	.word	0x40023800
 8006808:	00bb8000 	.word	0x00bb8000
 800680c:	007a1200 	.word	0x007a1200
 8006810:	00f42400 	.word	0x00f42400

08006814 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b082      	sub	sp, #8
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e07b      	b.n	800691e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	2b00      	cmp	r3, #0
 800682c:	d108      	bne.n	8006840 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006836:	d009      	beq.n	800684c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	61da      	str	r2, [r3, #28]
 800683e:	e005      	b.n	800684c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fa fa1a 	bl	8000ca0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006882:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006894:	431a      	orrs	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800689e:	431a      	orrs	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	431a      	orrs	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	431a      	orrs	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068bc:	431a      	orrs	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068c6:	431a      	orrs	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a1b      	ldr	r3, [r3, #32]
 80068cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d0:	ea42 0103 	orr.w	r1, r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	0c1b      	lsrs	r3, r3, #16
 80068ea:	f003 0104 	and.w	r1, r3, #4
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	f003 0210 	and.w	r2, r3, #16
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69da      	ldr	r2, [r3, #28]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800690c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006926:	b084      	sub	sp, #16
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	f107 001c 	add.w	r0, r7, #28
 8006934:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693a:	2b01      	cmp	r3, #1
 800693c:	d122      	bne.n	8006984 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006942:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006952:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006968:	2b01      	cmp	r3, #1
 800696a:	d105      	bne.n	8006978 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f001 fbed 	bl	8008158 <USB_CoreReset>
 800697e:	4603      	mov	r3, r0
 8006980:	73fb      	strb	r3, [r7, #15]
 8006982:	e01a      	b.n	80069ba <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f001 fbe1 	bl	8008158 <USB_CoreReset>
 8006996:	4603      	mov	r3, r0
 8006998:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800699a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d106      	bne.n	80069ae <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80069ac:	e005      	b.n	80069ba <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80069ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d10b      	bne.n	80069d8 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f043 0206 	orr.w	r2, r3, #6
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f043 0220 	orr.w	r2, r3, #32
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069e4:	b004      	add	sp, #16
 80069e6:	4770      	bx	lr

080069e8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	4613      	mov	r3, r2
 80069f4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d165      	bne.n	8006ac8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	4a41      	ldr	r2, [pc, #260]	@ (8006b04 <USB_SetTurnaroundTime+0x11c>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d906      	bls.n	8006a12 <USB_SetTurnaroundTime+0x2a>
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	4a40      	ldr	r2, [pc, #256]	@ (8006b08 <USB_SetTurnaroundTime+0x120>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d202      	bcs.n	8006a12 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006a0c:	230f      	movs	r3, #15
 8006a0e:	617b      	str	r3, [r7, #20]
 8006a10:	e062      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	4a3c      	ldr	r2, [pc, #240]	@ (8006b08 <USB_SetTurnaroundTime+0x120>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d306      	bcc.n	8006a28 <USB_SetTurnaroundTime+0x40>
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8006b0c <USB_SetTurnaroundTime+0x124>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d202      	bcs.n	8006a28 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006a22:	230e      	movs	r3, #14
 8006a24:	617b      	str	r3, [r7, #20]
 8006a26:	e057      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	4a38      	ldr	r2, [pc, #224]	@ (8006b0c <USB_SetTurnaroundTime+0x124>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d306      	bcc.n	8006a3e <USB_SetTurnaroundTime+0x56>
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	4a37      	ldr	r2, [pc, #220]	@ (8006b10 <USB_SetTurnaroundTime+0x128>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d202      	bcs.n	8006a3e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006a38:	230d      	movs	r3, #13
 8006a3a:	617b      	str	r3, [r7, #20]
 8006a3c:	e04c      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	4a33      	ldr	r2, [pc, #204]	@ (8006b10 <USB_SetTurnaroundTime+0x128>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d306      	bcc.n	8006a54 <USB_SetTurnaroundTime+0x6c>
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	4a32      	ldr	r2, [pc, #200]	@ (8006b14 <USB_SetTurnaroundTime+0x12c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d802      	bhi.n	8006a54 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006a4e:	230c      	movs	r3, #12
 8006a50:	617b      	str	r3, [r7, #20]
 8006a52:	e041      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	4a2f      	ldr	r2, [pc, #188]	@ (8006b14 <USB_SetTurnaroundTime+0x12c>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d906      	bls.n	8006a6a <USB_SetTurnaroundTime+0x82>
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	4a2e      	ldr	r2, [pc, #184]	@ (8006b18 <USB_SetTurnaroundTime+0x130>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d802      	bhi.n	8006a6a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006a64:	230b      	movs	r3, #11
 8006a66:	617b      	str	r3, [r7, #20]
 8006a68:	e036      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006b18 <USB_SetTurnaroundTime+0x130>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d906      	bls.n	8006a80 <USB_SetTurnaroundTime+0x98>
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	4a29      	ldr	r2, [pc, #164]	@ (8006b1c <USB_SetTurnaroundTime+0x134>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d802      	bhi.n	8006a80 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006a7a:	230a      	movs	r3, #10
 8006a7c:	617b      	str	r3, [r7, #20]
 8006a7e:	e02b      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4a26      	ldr	r2, [pc, #152]	@ (8006b1c <USB_SetTurnaroundTime+0x134>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d906      	bls.n	8006a96 <USB_SetTurnaroundTime+0xae>
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	4a25      	ldr	r2, [pc, #148]	@ (8006b20 <USB_SetTurnaroundTime+0x138>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d202      	bcs.n	8006a96 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006a90:	2309      	movs	r3, #9
 8006a92:	617b      	str	r3, [r7, #20]
 8006a94:	e020      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	4a21      	ldr	r2, [pc, #132]	@ (8006b20 <USB_SetTurnaroundTime+0x138>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d306      	bcc.n	8006aac <USB_SetTurnaroundTime+0xc4>
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	4a20      	ldr	r2, [pc, #128]	@ (8006b24 <USB_SetTurnaroundTime+0x13c>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d802      	bhi.n	8006aac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006aa6:	2308      	movs	r3, #8
 8006aa8:	617b      	str	r3, [r7, #20]
 8006aaa:	e015      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	4a1d      	ldr	r2, [pc, #116]	@ (8006b24 <USB_SetTurnaroundTime+0x13c>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d906      	bls.n	8006ac2 <USB_SetTurnaroundTime+0xda>
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8006b28 <USB_SetTurnaroundTime+0x140>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d202      	bcs.n	8006ac2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006abc:	2307      	movs	r3, #7
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	e00a      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006ac2:	2306      	movs	r3, #6
 8006ac4:	617b      	str	r3, [r7, #20]
 8006ac6:	e007      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ac8:	79fb      	ldrb	r3, [r7, #7]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d102      	bne.n	8006ad4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ace:	2309      	movs	r3, #9
 8006ad0:	617b      	str	r3, [r7, #20]
 8006ad2:	e001      	b.n	8006ad8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ad4:	2309      	movs	r3, #9
 8006ad6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	68da      	ldr	r2, [r3, #12]
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	029b      	lsls	r3, r3, #10
 8006aec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006af0:	431a      	orrs	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr
 8006b04:	00d8acbf 	.word	0x00d8acbf
 8006b08:	00e4e1c0 	.word	0x00e4e1c0
 8006b0c:	00f42400 	.word	0x00f42400
 8006b10:	01067380 	.word	0x01067380
 8006b14:	011a499f 	.word	0x011a499f
 8006b18:	01312cff 	.word	0x01312cff
 8006b1c:	014ca43f 	.word	0x014ca43f
 8006b20:	016e3600 	.word	0x016e3600
 8006b24:	01a6ab1f 	.word	0x01a6ab1f
 8006b28:	01e84800 	.word	0x01e84800

08006b2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f043 0201 	orr.w	r2, r3, #1
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	370c      	adds	r7, #12
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr

08006b4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b083      	sub	sp, #12
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f023 0201 	bic.w	r2, r3, #1
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b8c:	78fb      	ldrb	r3, [r7, #3]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d115      	bne.n	8006bbe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b9e:	2001      	movs	r0, #1
 8006ba0:	f7fb f870 	bl	8001c84 <HAL_Delay>
      ms++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f001 fa45 	bl	800803a <USB_GetMode>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d01e      	beq.n	8006bf4 <USB_SetCurrentMode+0x84>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2b31      	cmp	r3, #49	@ 0x31
 8006bba:	d9f0      	bls.n	8006b9e <USB_SetCurrentMode+0x2e>
 8006bbc:	e01a      	b.n	8006bf4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006bbe:	78fb      	ldrb	r3, [r7, #3]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d115      	bne.n	8006bf0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006bd0:	2001      	movs	r0, #1
 8006bd2:	f7fb f857 	bl	8001c84 <HAL_Delay>
      ms++;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f001 fa2c 	bl	800803a <USB_GetMode>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d005      	beq.n	8006bf4 <USB_SetCurrentMode+0x84>
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2b31      	cmp	r3, #49	@ 0x31
 8006bec:	d9f0      	bls.n	8006bd0 <USB_SetCurrentMode+0x60>
 8006bee:	e001      	b.n	8006bf4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e005      	b.n	8006c00 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2b32      	cmp	r3, #50	@ 0x32
 8006bf8:	d101      	bne.n	8006bfe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e000      	b.n	8006c00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c08:	b084      	sub	sp, #16
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b086      	sub	sp, #24
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
 8006c12:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006c16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006c22:	2300      	movs	r3, #0
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	e009      	b.n	8006c3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	3340      	adds	r3, #64	@ 0x40
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	4413      	add	r3, r2
 8006c32:	2200      	movs	r2, #0
 8006c34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	613b      	str	r3, [r7, #16]
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	2b0e      	cmp	r3, #14
 8006c40:	d9f2      	bls.n	8006c28 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006c42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d11c      	bne.n	8006c82 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c56:	f043 0302 	orr.w	r3, r3, #2
 8006c5a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c60:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6c:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c78:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c80:	e00b      	b.n	8006c9a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c86:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c92:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cac:	4619      	mov	r1, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	680b      	ldr	r3, [r1, #0]
 8006cb8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d10c      	bne.n	8006cda <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d104      	bne.n	8006cd0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 f965 	bl	8006f98 <USB_SetDevSpeed>
 8006cce:	e008      	b.n	8006ce2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006cd0:	2101      	movs	r1, #1
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f960 	bl	8006f98 <USB_SetDevSpeed>
 8006cd8:	e003      	b.n	8006ce2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006cda:	2103      	movs	r1, #3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f95b 	bl	8006f98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ce2:	2110      	movs	r1, #16
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f8f3 	bl	8006ed0 <USB_FlushTxFifo>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d001      	beq.n	8006cf4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f91f 	bl	8006f38 <USB_FlushRxFifo>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d001      	beq.n	8006d04 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d16:	461a      	mov	r2, r3
 8006d18:	2300      	movs	r3, #0
 8006d1a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d22:	461a      	mov	r2, r3
 8006d24:	2300      	movs	r3, #0
 8006d26:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d28:	2300      	movs	r3, #0
 8006d2a:	613b      	str	r3, [r7, #16]
 8006d2c:	e043      	b.n	8006db6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	015a      	lsls	r2, r3, #5
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	4413      	add	r3, r2
 8006d36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d44:	d118      	bne.n	8006d78 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10a      	bne.n	8006d62 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d58:	461a      	mov	r2, r3
 8006d5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	e013      	b.n	8006d8a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	015a      	lsls	r2, r3, #5
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	4413      	add	r3, r2
 8006d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	e008      	b.n	8006d8a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d84:	461a      	mov	r2, r3
 8006d86:	2300      	movs	r3, #0
 8006d88:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d96:	461a      	mov	r2, r3
 8006d98:	2300      	movs	r3, #0
 8006d9a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da8:	461a      	mov	r2, r3
 8006daa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006dae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	3301      	adds	r3, #1
 8006db4:	613b      	str	r3, [r7, #16]
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d3b7      	bcc.n	8006d2e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	613b      	str	r3, [r7, #16]
 8006dc2:	e043      	b.n	8006e4c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dda:	d118      	bne.n	8006e0e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d10a      	bne.n	8006df8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	015a      	lsls	r2, r3, #5
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	4413      	add	r3, r2
 8006dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dee:	461a      	mov	r2, r3
 8006df0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	e013      	b.n	8006e20 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e04:	461a      	mov	r2, r3
 8006e06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006e0a:	6013      	str	r3, [r2, #0]
 8006e0c:	e008      	b.n	8006e20 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	015a      	lsls	r2, r3, #5
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	2300      	movs	r3, #0
 8006e30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	015a      	lsls	r2, r3, #5
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e3e:	461a      	mov	r2, r3
 8006e40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006e44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	613b      	str	r3, [r7, #16]
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d3b7      	bcc.n	8006dc4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e66:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006e74:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d105      	bne.n	8006e88 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	f043 0210 	orr.w	r2, r3, #16
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	699a      	ldr	r2, [r3, #24]
 8006e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006ecc <USB_DevInit+0x2c4>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006e94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d005      	beq.n	8006ea6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	f043 0208 	orr.w	r2, r3, #8
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d107      	bne.n	8006ebc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006eb4:	f043 0304 	orr.w	r3, r3, #4
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3718      	adds	r7, #24
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ec8:	b004      	add	sp, #16
 8006eca:	4770      	bx	lr
 8006ecc:	803c3800 	.word	0x803c3800

08006ed0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4a13      	ldr	r2, [pc, #76]	@ (8006f34 <USB_FlushTxFifo+0x64>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d901      	bls.n	8006ef0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e01b      	b.n	8006f28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	daf2      	bge.n	8006ede <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	019b      	lsls	r3, r3, #6
 8006f00:	f043 0220 	orr.w	r2, r3, #32
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	4a08      	ldr	r2, [pc, #32]	@ (8006f34 <USB_FlushTxFifo+0x64>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d901      	bls.n	8006f1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e006      	b.n	8006f28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b20      	cmp	r3, #32
 8006f24:	d0f0      	beq.n	8006f08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	00030d40 	.word	0x00030d40

08006f38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	3301      	adds	r3, #1
 8006f48:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	4a11      	ldr	r2, [pc, #68]	@ (8006f94 <USB_FlushRxFifo+0x5c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d901      	bls.n	8006f56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e018      	b.n	8006f88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	daf2      	bge.n	8006f44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2210      	movs	r2, #16
 8006f66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	4a08      	ldr	r2, [pc, #32]	@ (8006f94 <USB_FlushRxFifo+0x5c>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d901      	bls.n	8006f7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e006      	b.n	8006f88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f003 0310 	and.w	r3, r3, #16
 8006f82:	2b10      	cmp	r3, #16
 8006f84:	d0f0      	beq.n	8006f68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	00030d40 	.word	0x00030d40

08006f98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b085      	sub	sp, #20
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	78fb      	ldrb	r3, [r7, #3]
 8006fb2:	68f9      	ldr	r1, [r7, #12]
 8006fb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b087      	sub	sp, #28
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f003 0306 	and.w	r3, r3, #6
 8006fe2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d102      	bne.n	8006ff0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006fea:	2300      	movs	r3, #0
 8006fec:	75fb      	strb	r3, [r7, #23]
 8006fee:	e00a      	b.n	8007006 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d002      	beq.n	8006ffc <USB_GetDevSpeed+0x32>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2b06      	cmp	r3, #6
 8006ffa:	d102      	bne.n	8007002 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	75fb      	strb	r3, [r7, #23]
 8007000:	e001      	b.n	8007006 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007002:	230f      	movs	r3, #15
 8007004:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007006:	7dfb      	ldrb	r3, [r7, #23]
}
 8007008:	4618      	mov	r0, r3
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	785b      	ldrb	r3, [r3, #1]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d13a      	bne.n	80070a6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007036:	69da      	ldr	r2, [r3, #28]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	f003 030f 	and.w	r3, r3, #15
 8007040:	2101      	movs	r1, #1
 8007042:	fa01 f303 	lsl.w	r3, r1, r3
 8007046:	b29b      	uxth	r3, r3
 8007048:	68f9      	ldr	r1, [r7, #12]
 800704a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800704e:	4313      	orrs	r3, r2
 8007050:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	015a      	lsls	r2, r3, #5
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	4413      	add	r3, r2
 800705a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d155      	bne.n	8007114 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	791b      	ldrb	r3, [r3, #4]
 8007082:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007084:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	059b      	lsls	r3, r3, #22
 800708a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800708c:	4313      	orrs	r3, r2
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	0151      	lsls	r1, r2, #5
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	440a      	add	r2, r1
 8007096:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800709a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800709e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070a2:	6013      	str	r3, [r2, #0]
 80070a4:	e036      	b.n	8007114 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ac:	69da      	ldr	r2, [r3, #28]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	f003 030f 	and.w	r3, r3, #15
 80070b6:	2101      	movs	r1, #1
 80070b8:	fa01 f303 	lsl.w	r3, r1, r3
 80070bc:	041b      	lsls	r3, r3, #16
 80070be:	68f9      	ldr	r1, [r7, #12]
 80070c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070c4:	4313      	orrs	r3, r2
 80070c6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d11a      	bne.n	8007114 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	015a      	lsls	r2, r3, #5
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	4413      	add	r3, r2
 80070e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	791b      	ldrb	r3, [r3, #4]
 80070f8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070fa:	430b      	orrs	r3, r1
 80070fc:	4313      	orrs	r3, r2
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	0151      	lsls	r1, r2, #5
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	440a      	add	r2, r1
 8007106:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800710a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800710e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007112:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	785b      	ldrb	r3, [r3, #1]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d161      	bne.n	8007204 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	015a      	lsls	r2, r3, #5
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	4413      	add	r3, r2
 8007148:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007152:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007156:	d11f      	bne.n	8007198 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	4413      	add	r3, r2
 8007160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	0151      	lsls	r1, r2, #5
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	440a      	add	r2, r1
 800716e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007172:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007176:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	015a      	lsls	r2, r3, #5
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4413      	add	r3, r2
 8007180:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	0151      	lsls	r1, r2, #5
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	440a      	add	r2, r1
 800718e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007192:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007196:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800719e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	2101      	movs	r1, #1
 80071aa:	fa01 f303 	lsl.w	r3, r1, r3
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	43db      	mvns	r3, r3
 80071b2:	68f9      	ldr	r1, [r7, #12]
 80071b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071b8:	4013      	ands	r3, r2
 80071ba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071c2:	69da      	ldr	r2, [r3, #28]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	f003 030f 	and.w	r3, r3, #15
 80071cc:	2101      	movs	r1, #1
 80071ce:	fa01 f303 	lsl.w	r3, r1, r3
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	43db      	mvns	r3, r3
 80071d6:	68f9      	ldr	r1, [r7, #12]
 80071d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071dc:	4013      	ands	r3, r2
 80071de:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	0159      	lsls	r1, r3, #5
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	440b      	add	r3, r1
 80071f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fa:	4619      	mov	r1, r3
 80071fc:	4b35      	ldr	r3, [pc, #212]	@ (80072d4 <USB_DeactivateEndpoint+0x1b0>)
 80071fe:	4013      	ands	r3, r2
 8007200:	600b      	str	r3, [r1, #0]
 8007202:	e060      	b.n	80072c6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	015a      	lsls	r2, r3, #5
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	4413      	add	r3, r2
 800720c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007216:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800721a:	d11f      	bne.n	800725c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	0151      	lsls	r1, r2, #5
 800722e:	68fa      	ldr	r2, [r7, #12]
 8007230:	440a      	add	r2, r1
 8007232:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007236:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800723a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	015a      	lsls	r2, r3, #5
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	4413      	add	r3, r2
 8007244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	0151      	lsls	r1, r2, #5
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	440a      	add	r2, r1
 8007252:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007256:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800725a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007262:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	f003 030f 	and.w	r3, r3, #15
 800726c:	2101      	movs	r1, #1
 800726e:	fa01 f303 	lsl.w	r3, r1, r3
 8007272:	041b      	lsls	r3, r3, #16
 8007274:	43db      	mvns	r3, r3
 8007276:	68f9      	ldr	r1, [r7, #12]
 8007278:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800727c:	4013      	ands	r3, r2
 800727e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	f003 030f 	and.w	r3, r3, #15
 8007290:	2101      	movs	r1, #1
 8007292:	fa01 f303 	lsl.w	r3, r1, r3
 8007296:	041b      	lsls	r3, r3, #16
 8007298:	43db      	mvns	r3, r3
 800729a:	68f9      	ldr	r1, [r7, #12]
 800729c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072a0:	4013      	ands	r3, r2
 80072a2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	0159      	lsls	r1, r3, #5
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	440b      	add	r3, r1
 80072ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072be:	4619      	mov	r1, r3
 80072c0:	4b05      	ldr	r3, [pc, #20]	@ (80072d8 <USB_DeactivateEndpoint+0x1b4>)
 80072c2:	4013      	ands	r3, r2
 80072c4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	ec337800 	.word	0xec337800
 80072d8:	eff37800 	.word	0xeff37800

080072dc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b08a      	sub	sp, #40	@ 0x28
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	4613      	mov	r3, r2
 80072e8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	785b      	ldrb	r3, [r3, #1]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	f040 815c 	bne.w	80075b6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d132      	bne.n	800736c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	4413      	add	r3, r2
 800730e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007312:	691b      	ldr	r3, [r3, #16]
 8007314:	69ba      	ldr	r2, [r7, #24]
 8007316:	0151      	lsls	r1, r2, #5
 8007318:	69fa      	ldr	r2, [r7, #28]
 800731a:	440a      	add	r2, r1
 800731c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007320:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007324:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007328:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	015a      	lsls	r2, r3, #5
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	4413      	add	r3, r2
 8007332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	69ba      	ldr	r2, [r7, #24]
 800733a:	0151      	lsls	r1, r2, #5
 800733c:	69fa      	ldr	r2, [r7, #28]
 800733e:	440a      	add	r2, r1
 8007340:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007344:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007348:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	015a      	lsls	r2, r3, #5
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	4413      	add	r3, r2
 8007352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	69ba      	ldr	r2, [r7, #24]
 800735a:	0151      	lsls	r1, r2, #5
 800735c:	69fa      	ldr	r2, [r7, #28]
 800735e:	440a      	add	r2, r1
 8007360:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007364:	0cdb      	lsrs	r3, r3, #19
 8007366:	04db      	lsls	r3, r3, #19
 8007368:	6113      	str	r3, [r2, #16]
 800736a:	e074      	b.n	8007456 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	0151      	lsls	r1, r2, #5
 800737e:	69fa      	ldr	r2, [r7, #28]
 8007380:	440a      	add	r2, r1
 8007382:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007386:	0cdb      	lsrs	r3, r3, #19
 8007388:	04db      	lsls	r3, r3, #19
 800738a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	015a      	lsls	r2, r3, #5
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	4413      	add	r3, r2
 8007394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	69ba      	ldr	r2, [r7, #24]
 800739c:	0151      	lsls	r1, r2, #5
 800739e:	69fa      	ldr	r2, [r7, #28]
 80073a0:	440a      	add	r2, r1
 80073a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073a6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80073aa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80073ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073bc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	6999      	ldr	r1, [r3, #24]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	440b      	add	r3, r1
 80073c8:	1e59      	subs	r1, r3, #1
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80073d2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80073d4:	4b9d      	ldr	r3, [pc, #628]	@ (800764c <USB_EPStartXfer+0x370>)
 80073d6:	400b      	ands	r3, r1
 80073d8:	69b9      	ldr	r1, [r7, #24]
 80073da:	0148      	lsls	r0, r1, #5
 80073dc:	69f9      	ldr	r1, [r7, #28]
 80073de:	4401      	add	r1, r0
 80073e0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80073e4:	4313      	orrs	r3, r2
 80073e6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	015a      	lsls	r2, r3, #5
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	4413      	add	r3, r2
 80073f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f4:	691a      	ldr	r2, [r3, #16]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073fe:	69b9      	ldr	r1, [r7, #24]
 8007400:	0148      	lsls	r0, r1, #5
 8007402:	69f9      	ldr	r1, [r7, #28]
 8007404:	4401      	add	r1, r0
 8007406:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800740a:	4313      	orrs	r3, r2
 800740c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	791b      	ldrb	r3, [r3, #4]
 8007412:	2b01      	cmp	r3, #1
 8007414:	d11f      	bne.n	8007456 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	69ba      	ldr	r2, [r7, #24]
 8007426:	0151      	lsls	r1, r2, #5
 8007428:	69fa      	ldr	r2, [r7, #28]
 800742a:	440a      	add	r2, r1
 800742c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007430:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007434:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	015a      	lsls	r2, r3, #5
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	4413      	add	r3, r2
 800743e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	69ba      	ldr	r2, [r7, #24]
 8007446:	0151      	lsls	r1, r2, #5
 8007448:	69fa      	ldr	r2, [r7, #28]
 800744a:	440a      	add	r2, r1
 800744c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007450:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007454:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007456:	79fb      	ldrb	r3, [r7, #7]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d14b      	bne.n	80074f4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	695b      	ldr	r3, [r3, #20]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d009      	beq.n	8007478 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007470:	461a      	mov	r2, r3
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	791b      	ldrb	r3, [r3, #4]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d128      	bne.n	80074d2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800748c:	2b00      	cmp	r3, #0
 800748e:	d110      	bne.n	80074b2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	015a      	lsls	r2, r3, #5
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	4413      	add	r3, r2
 8007498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	69ba      	ldr	r2, [r7, #24]
 80074a0:	0151      	lsls	r1, r2, #5
 80074a2:	69fa      	ldr	r2, [r7, #28]
 80074a4:	440a      	add	r2, r1
 80074a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80074ae:	6013      	str	r3, [r2, #0]
 80074b0:	e00f      	b.n	80074d2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	015a      	lsls	r2, r3, #5
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	69ba      	ldr	r2, [r7, #24]
 80074c2:	0151      	lsls	r1, r2, #5
 80074c4:	69fa      	ldr	r2, [r7, #28]
 80074c6:	440a      	add	r2, r1
 80074c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074d0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	015a      	lsls	r2, r3, #5
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	4413      	add	r3, r2
 80074da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	69ba      	ldr	r2, [r7, #24]
 80074e2:	0151      	lsls	r1, r2, #5
 80074e4:	69fa      	ldr	r2, [r7, #28]
 80074e6:	440a      	add	r2, r1
 80074e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80074f0:	6013      	str	r3, [r2, #0]
 80074f2:	e133      	b.n	800775c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	015a      	lsls	r2, r3, #5
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	4413      	add	r3, r2
 80074fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	69ba      	ldr	r2, [r7, #24]
 8007504:	0151      	lsls	r1, r2, #5
 8007506:	69fa      	ldr	r2, [r7, #28]
 8007508:	440a      	add	r2, r1
 800750a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800750e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007512:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	791b      	ldrb	r3, [r3, #4]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d015      	beq.n	8007548 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 811b 	beq.w	800775c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800752c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	f003 030f 	and.w	r3, r3, #15
 8007536:	2101      	movs	r1, #1
 8007538:	fa01 f303 	lsl.w	r3, r1, r3
 800753c:	69f9      	ldr	r1, [r7, #28]
 800753e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007542:	4313      	orrs	r3, r2
 8007544:	634b      	str	r3, [r1, #52]	@ 0x34
 8007546:	e109      	b.n	800775c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007554:	2b00      	cmp	r3, #0
 8007556:	d110      	bne.n	800757a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	015a      	lsls	r2, r3, #5
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	4413      	add	r3, r2
 8007560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	0151      	lsls	r1, r2, #5
 800756a:	69fa      	ldr	r2, [r7, #28]
 800756c:	440a      	add	r2, r1
 800756e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007572:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007576:	6013      	str	r3, [r2, #0]
 8007578:	e00f      	b.n	800759a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	015a      	lsls	r2, r3, #5
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	4413      	add	r3, r2
 8007582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	69ba      	ldr	r2, [r7, #24]
 800758a:	0151      	lsls	r1, r2, #5
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	440a      	add	r2, r1
 8007590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007598:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6919      	ldr	r1, [r3, #16]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	781a      	ldrb	r2, [r3, #0]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	b298      	uxth	r0, r3
 80075a8:	79fb      	ldrb	r3, [r7, #7]
 80075aa:	9300      	str	r3, [sp, #0]
 80075ac:	4603      	mov	r3, r0
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 fade 	bl	8007b70 <USB_WritePacket>
 80075b4:	e0d2      	b.n	800775c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	015a      	lsls	r2, r3, #5
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	4413      	add	r3, r2
 80075be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	69ba      	ldr	r2, [r7, #24]
 80075c6:	0151      	lsls	r1, r2, #5
 80075c8:	69fa      	ldr	r2, [r7, #28]
 80075ca:	440a      	add	r2, r1
 80075cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075d0:	0cdb      	lsrs	r3, r3, #19
 80075d2:	04db      	lsls	r3, r3, #19
 80075d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	015a      	lsls	r2, r3, #5
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	4413      	add	r3, r2
 80075de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	0151      	lsls	r1, r2, #5
 80075e8:	69fa      	ldr	r2, [r7, #28]
 80075ea:	440a      	add	r2, r1
 80075ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075f0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075f4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d126      	bne.n	8007650 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	015a      	lsls	r2, r3, #5
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	4413      	add	r3, r2
 800760a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800760e:	691a      	ldr	r2, [r3, #16]
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007618:	69b9      	ldr	r1, [r7, #24]
 800761a:	0148      	lsls	r0, r1, #5
 800761c:	69f9      	ldr	r1, [r7, #28]
 800761e:	4401      	add	r1, r0
 8007620:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007624:	4313      	orrs	r3, r2
 8007626:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	69ba      	ldr	r2, [r7, #24]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	440a      	add	r2, r1
 800763e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007642:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007646:	6113      	str	r3, [r2, #16]
 8007648:	e03a      	b.n	80076c0 <USB_EPStartXfer+0x3e4>
 800764a:	bf00      	nop
 800764c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	699a      	ldr	r2, [r3, #24]
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	4413      	add	r3, r2
 800765a:	1e5a      	subs	r2, r3, #1
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	fbb2 f3f3 	udiv	r3, r2, r3
 8007664:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	8afa      	ldrh	r2, [r7, #22]
 800766c:	fb03 f202 	mul.w	r2, r3, r2
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	4413      	add	r3, r2
 800767c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007680:	691a      	ldr	r2, [r3, #16]
 8007682:	8afb      	ldrh	r3, [r7, #22]
 8007684:	04d9      	lsls	r1, r3, #19
 8007686:	4b38      	ldr	r3, [pc, #224]	@ (8007768 <USB_EPStartXfer+0x48c>)
 8007688:	400b      	ands	r3, r1
 800768a:	69b9      	ldr	r1, [r7, #24]
 800768c:	0148      	lsls	r0, r1, #5
 800768e:	69f9      	ldr	r1, [r7, #28]
 8007690:	4401      	add	r1, r0
 8007692:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007696:	4313      	orrs	r3, r2
 8007698:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	015a      	lsls	r2, r3, #5
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	4413      	add	r3, r2
 80076a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a6:	691a      	ldr	r2, [r3, #16]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	69db      	ldr	r3, [r3, #28]
 80076ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076b0:	69b9      	ldr	r1, [r7, #24]
 80076b2:	0148      	lsls	r0, r1, #5
 80076b4:	69f9      	ldr	r1, [r7, #28]
 80076b6:	4401      	add	r1, r0
 80076b8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80076bc:	4313      	orrs	r3, r2
 80076be:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d10d      	bne.n	80076e2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d009      	beq.n	80076e2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	6919      	ldr	r1, [r3, #16]
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	015a      	lsls	r2, r3, #5
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	4413      	add	r3, r2
 80076da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076de:	460a      	mov	r2, r1
 80076e0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	791b      	ldrb	r3, [r3, #4]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d128      	bne.n	800773c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d110      	bne.n	800771c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	4413      	add	r3, r2
 8007702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	69ba      	ldr	r2, [r7, #24]
 800770a:	0151      	lsls	r1, r2, #5
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	440a      	add	r2, r1
 8007710:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007714:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007718:	6013      	str	r3, [r2, #0]
 800771a:	e00f      	b.n	800773c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	4413      	add	r3, r2
 8007724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	69ba      	ldr	r2, [r7, #24]
 800772c:	0151      	lsls	r1, r2, #5
 800772e:	69fa      	ldr	r2, [r7, #28]
 8007730:	440a      	add	r2, r1
 8007732:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800773a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	69fa      	ldr	r2, [r7, #28]
 8007750:	440a      	add	r2, r1
 8007752:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007756:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800775a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3720      	adds	r7, #32
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	1ff80000 	.word	0x1ff80000

0800776c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800776c:	b480      	push	{r7}
 800776e:	b087      	sub	sp, #28
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	4613      	mov	r3, r2
 8007778:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	785b      	ldrb	r3, [r3, #1]
 8007788:	2b01      	cmp	r3, #1
 800778a:	f040 80ce 	bne.w	800792a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d132      	bne.n	80077fc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	4413      	add	r3, r2
 800779e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	0151      	lsls	r1, r2, #5
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	440a      	add	r2, r1
 80077ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077b0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80077b4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80077b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	0151      	lsls	r1, r2, #5
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	440a      	add	r2, r1
 80077d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	0151      	lsls	r1, r2, #5
 80077ec:	697a      	ldr	r2, [r7, #20]
 80077ee:	440a      	add	r2, r1
 80077f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077f4:	0cdb      	lsrs	r3, r3, #19
 80077f6:	04db      	lsls	r3, r3, #19
 80077f8:	6113      	str	r3, [r2, #16]
 80077fa:	e04e      	b.n	800789a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	015a      	lsls	r2, r3, #5
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	4413      	add	r3, r2
 8007804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	0151      	lsls	r1, r2, #5
 800780e:	697a      	ldr	r2, [r7, #20]
 8007810:	440a      	add	r2, r1
 8007812:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007816:	0cdb      	lsrs	r3, r3, #19
 8007818:	04db      	lsls	r3, r3, #19
 800781a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007836:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800783a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800783e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	699a      	ldr	r2, [r3, #24]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	429a      	cmp	r2, r3
 800784a:	d903      	bls.n	8007854 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	68da      	ldr	r2, [r3, #12]
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	693a      	ldr	r2, [r7, #16]
 8007864:	0151      	lsls	r1, r2, #5
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	440a      	add	r2, r1
 800786a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800786e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007872:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007880:	691a      	ldr	r2, [r3, #16]
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800788a:	6939      	ldr	r1, [r7, #16]
 800788c:	0148      	lsls	r0, r1, #5
 800788e:	6979      	ldr	r1, [r7, #20]
 8007890:	4401      	add	r1, r0
 8007892:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007896:	4313      	orrs	r3, r2
 8007898:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800789a:	79fb      	ldrb	r3, [r7, #7]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d11e      	bne.n	80078de <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d009      	beq.n	80078bc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	015a      	lsls	r2, r3, #5
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078b4:	461a      	mov	r2, r3
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	015a      	lsls	r2, r3, #5
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	0151      	lsls	r1, r2, #5
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	440a      	add	r2, r1
 80078d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	e097      	b.n	8007a0e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	015a      	lsls	r2, r3, #5
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	4413      	add	r3, r2
 80078e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	693a      	ldr	r2, [r7, #16]
 80078ee:	0151      	lsls	r1, r2, #5
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	440a      	add	r2, r1
 80078f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078f8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078fc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	2b00      	cmp	r3, #0
 8007904:	f000 8083 	beq.w	8007a0e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	f003 030f 	and.w	r3, r3, #15
 8007918:	2101      	movs	r1, #1
 800791a:	fa01 f303 	lsl.w	r3, r1, r3
 800791e:	6979      	ldr	r1, [r7, #20]
 8007920:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007924:	4313      	orrs	r3, r2
 8007926:	634b      	str	r3, [r1, #52]	@ 0x34
 8007928:	e071      	b.n	8007a0e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	4413      	add	r3, r2
 8007932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	0151      	lsls	r1, r2, #5
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	440a      	add	r2, r1
 8007940:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007944:	0cdb      	lsrs	r3, r3, #19
 8007946:	04db      	lsls	r3, r3, #19
 8007948:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	015a      	lsls	r2, r3, #5
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007956:	691b      	ldr	r3, [r3, #16]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	0151      	lsls	r1, r2, #5
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	440a      	add	r2, r1
 8007960:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007964:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007968:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800796c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d003      	beq.n	800797e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	68da      	ldr	r2, [r3, #12]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	015a      	lsls	r2, r3, #5
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	4413      	add	r3, r2
 800798e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	0151      	lsls	r1, r2, #5
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	440a      	add	r2, r1
 800799c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	015a      	lsls	r2, r3, #5
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	4413      	add	r3, r2
 80079ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079b2:	691a      	ldr	r2, [r3, #16]
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079bc:	6939      	ldr	r1, [r7, #16]
 80079be:	0148      	lsls	r0, r1, #5
 80079c0:	6979      	ldr	r1, [r7, #20]
 80079c2:	4401      	add	r1, r0
 80079c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079c8:	4313      	orrs	r3, r2
 80079ca:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80079cc:	79fb      	ldrb	r3, [r7, #7]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d10d      	bne.n	80079ee <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d009      	beq.n	80079ee <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6919      	ldr	r1, [r3, #16]
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ea:	460a      	mov	r2, r1
 80079ec:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	0151      	lsls	r1, r2, #5
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	440a      	add	r2, r1
 8007a04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a08:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a0c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	371c      	adds	r7, #28
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d14a      	bne.n	8007ad0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a52:	f040 8086 	bne.w	8007b62 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	7812      	ldrb	r2, [r2, #0]
 8007a6a:	0151      	lsls	r1, r2, #5
 8007a6c:	693a      	ldr	r2, [r7, #16]
 8007a6e:	440a      	add	r2, r1
 8007a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a74:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a78:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	015a      	lsls	r2, r3, #5
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	683a      	ldr	r2, [r7, #0]
 8007a8c:	7812      	ldrb	r2, [r2, #0]
 8007a8e:	0151      	lsls	r1, r2, #5
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	440a      	add	r2, r1
 8007a94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a9c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d902      	bls.n	8007ab4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ab2:	e056      	b.n	8007b62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	015a      	lsls	r2, r3, #5
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	4413      	add	r3, r2
 8007abe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ac8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007acc:	d0e7      	beq.n	8007a9e <USB_EPStopXfer+0x82>
 8007ace:	e048      	b.n	8007b62 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	015a      	lsls	r2, r3, #5
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ae8:	d13b      	bne.n	8007b62 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	7812      	ldrb	r2, [r2, #0]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b08:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b0c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	7812      	ldrb	r2, [r2, #0]
 8007b22:	0151      	lsls	r1, r2, #5
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	440a      	add	r2, r1
 8007b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	3301      	adds	r3, #1
 8007b36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d902      	bls.n	8007b48 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	75fb      	strb	r3, [r7, #23]
          break;
 8007b46:	e00c      	b.n	8007b62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	015a      	lsls	r2, r3, #5
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b60:	d0e7      	beq.n	8007b32 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	371c      	adds	r7, #28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b089      	sub	sp, #36	@ 0x24
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	4611      	mov	r1, r2
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	460b      	mov	r3, r1
 8007b80:	71fb      	strb	r3, [r7, #7]
 8007b82:	4613      	mov	r3, r2
 8007b84:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d123      	bne.n	8007bde <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b96:	88bb      	ldrh	r3, [r7, #4]
 8007b98:	3303      	adds	r3, #3
 8007b9a:	089b      	lsrs	r3, r3, #2
 8007b9c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	e018      	b.n	8007bd6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ba4:	79fb      	ldrb	r3, [r7, #7]
 8007ba6:	031a      	lsls	r2, r3, #12
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	4413      	add	r3, r2
 8007bac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	61bb      	str	r3, [r7, #24]
 8007bd6:	69ba      	ldr	r2, [r7, #24]
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d3e2      	bcc.n	8007ba4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3724      	adds	r7, #36	@ 0x24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b08b      	sub	sp, #44	@ 0x2c
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007c02:	88fb      	ldrh	r3, [r7, #6]
 8007c04:	089b      	lsrs	r3, r3, #2
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007c0a:	88fb      	ldrh	r3, [r7, #6]
 8007c0c:	f003 0303 	and.w	r3, r3, #3
 8007c10:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007c12:	2300      	movs	r3, #0
 8007c14:	623b      	str	r3, [r7, #32]
 8007c16:	e014      	b.n	8007c42 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007c18:	69bb      	ldr	r3, [r7, #24]
 8007c1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c22:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c26:	3301      	adds	r3, #1
 8007c28:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c32:	3301      	adds	r3, #1
 8007c34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c38:	3301      	adds	r3, #1
 8007c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	623b      	str	r3, [r7, #32]
 8007c42:	6a3a      	ldr	r2, [r7, #32]
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d3e6      	bcc.n	8007c18 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c4a:	8bfb      	ldrh	r3, [r7, #30]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d01e      	beq.n	8007c8e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c50:	2300      	movs	r3, #0
 8007c52:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	f107 0310 	add.w	r3, r7, #16
 8007c60:	6812      	ldr	r2, [r2, #0]
 8007c62:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	00db      	lsls	r3, r3, #3
 8007c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c70:	b2da      	uxtb	r2, r3
 8007c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c74:	701a      	strb	r2, [r3, #0]
      i++;
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7e:	3301      	adds	r3, #1
 8007c80:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c82:	8bfb      	ldrh	r3, [r7, #30]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c88:	8bfb      	ldrh	r3, [r7, #30]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1ea      	bne.n	8007c64 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	372c      	adds	r7, #44	@ 0x2c
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	785b      	ldrb	r3, [r3, #1]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d12c      	bne.n	8007d12 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	015a      	lsls	r2, r3, #5
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	db12      	blt.n	8007cf0 <USB_EPSetStall+0x54>
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00f      	beq.n	8007cf0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	0151      	lsls	r1, r2, #5
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	440a      	add	r2, r1
 8007ce6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cee:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68ba      	ldr	r2, [r7, #8]
 8007d00:	0151      	lsls	r1, r2, #5
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	440a      	add	r2, r1
 8007d06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d0e:	6013      	str	r3, [r2, #0]
 8007d10:	e02b      	b.n	8007d6a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	db12      	blt.n	8007d4a <USB_EPSetStall+0xae>
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00f      	beq.n	8007d4a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	015a      	lsls	r2, r3, #5
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	4413      	add	r3, r2
 8007d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	0151      	lsls	r1, r2, #5
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	440a      	add	r2, r1
 8007d40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d48:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	015a      	lsls	r2, r3, #5
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	4413      	add	r3, r2
 8007d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68ba      	ldr	r2, [r7, #8]
 8007d5a:	0151      	lsls	r1, r2, #5
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	440a      	add	r2, r1
 8007d60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b085      	sub	sp, #20
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	785b      	ldrb	r3, [r3, #1]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d128      	bne.n	8007de6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	015a      	lsls	r2, r3, #5
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68ba      	ldr	r2, [r7, #8]
 8007da4:	0151      	lsls	r1, r2, #5
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	440a      	add	r2, r1
 8007daa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007db2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	791b      	ldrb	r3, [r3, #4]
 8007db8:	2b03      	cmp	r3, #3
 8007dba:	d003      	beq.n	8007dc4 <USB_EPClearStall+0x4c>
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	791b      	ldrb	r3, [r3, #4]
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d138      	bne.n	8007e36 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	015a      	lsls	r2, r3, #5
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	0151      	lsls	r1, r2, #5
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	440a      	add	r2, r1
 8007dda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	e027      	b.n	8007e36 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	0151      	lsls	r1, r2, #5
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	440a      	add	r2, r1
 8007dfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e00:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e04:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	791b      	ldrb	r3, [r3, #4]
 8007e0a:	2b03      	cmp	r3, #3
 8007e0c:	d003      	beq.n	8007e16 <USB_EPClearStall+0x9e>
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	791b      	ldrb	r3, [r3, #4]
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d10f      	bne.n	8007e36 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	0151      	lsls	r1, r2, #5
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	440a      	add	r2, r1
 8007e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e34:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e36:	2300      	movs	r3, #0
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3714      	adds	r7, #20
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e62:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e66:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	78fb      	ldrb	r3, [r7, #3]
 8007e72:	011b      	lsls	r3, r3, #4
 8007e74:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e78:	68f9      	ldr	r1, [r7, #12]
 8007e7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e82:	2300      	movs	r3, #0
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007eaa:	f023 0303 	bic.w	r3, r3, #3
 8007eae:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ebe:	f023 0302 	bic.w	r3, r3, #2
 8007ec2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3714      	adds	r7, #20
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b085      	sub	sp, #20
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007eec:	f023 0303 	bic.w	r3, r3, #3
 8007ef0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f00:	f043 0302 	orr.w	r3, r3, #2
 8007f04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	695b      	ldr	r3, [r3, #20]
 8007f20:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	699b      	ldr	r3, [r3, #24]
 8007f26:	68fa      	ldr	r2, [r7, #12]
 8007f28:	4013      	ands	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b085      	sub	sp, #20
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f56:	69db      	ldr	r3, [r3, #28]
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	0c1b      	lsrs	r3, r3, #16
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3714      	adds	r7, #20
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b085      	sub	sp, #20
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	4013      	ands	r3, r2
 8007f90:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	b29b      	uxth	r3, r3
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b085      	sub	sp, #20
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	460b      	mov	r3, r1
 8007fac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007fb2:	78fb      	ldrb	r3, [r7, #3]
 8007fb4:	015a      	lsls	r2, r3, #5
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	4413      	add	r3, r2
 8007fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	4013      	ands	r3, r2
 8007fce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fd0:	68bb      	ldr	r3, [r7, #8]
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3714      	adds	r7, #20
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b087      	sub	sp, #28
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008000:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008002:	78fb      	ldrb	r3, [r7, #3]
 8008004:	f003 030f 	and.w	r3, r3, #15
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	fa22 f303 	lsr.w	r3, r2, r3
 800800e:	01db      	lsls	r3, r3, #7
 8008010:	b2db      	uxtb	r3, r3
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	4313      	orrs	r3, r2
 8008016:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008018:	78fb      	ldrb	r3, [r7, #3]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	693a      	ldr	r2, [r7, #16]
 8008028:	4013      	ands	r3, r2
 800802a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800802c:	68bb      	ldr	r3, [r7, #8]
}
 800802e:	4618      	mov	r0, r3
 8008030:	371c      	adds	r7, #28
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800803a:	b480      	push	{r7}
 800803c:	b083      	sub	sp, #12
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	695b      	ldr	r3, [r3, #20]
 8008046:	f003 0301 	and.w	r3, r3, #1
}
 800804a:	4618      	mov	r0, r3
 800804c:	370c      	adds	r7, #12
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr

08008056 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008056:	b480      	push	{r7}
 8008058:	b085      	sub	sp, #20
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008070:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008074:	f023 0307 	bic.w	r3, r3, #7
 8008078:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800808c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800808e:	2300      	movs	r3, #0
}
 8008090:	4618      	mov	r0, r3
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800809c:	b480      	push	{r7}
 800809e:	b087      	sub	sp, #28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	460b      	mov	r3, r1
 80080a6:	607a      	str	r2, [r7, #4]
 80080a8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	333c      	adds	r3, #60	@ 0x3c
 80080b2:	3304      	adds	r3, #4
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	4a26      	ldr	r2, [pc, #152]	@ (8008154 <USB_EP0_OutStart+0xb8>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d90a      	bls.n	80080d6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080d0:	d101      	bne.n	80080d6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80080d2:	2300      	movs	r3, #0
 80080d4:	e037      	b.n	8008146 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080dc:	461a      	mov	r2, r3
 80080de:	2300      	movs	r3, #0
 80080e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008104:	f043 0318 	orr.w	r3, r3, #24
 8008108:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	697a      	ldr	r2, [r7, #20]
 8008114:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008118:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800811c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800811e:	7afb      	ldrb	r3, [r7, #11]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d10f      	bne.n	8008144 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800812a:	461a      	mov	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800813e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008142:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	371c      	adds	r7, #28
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	4f54300a 	.word	0x4f54300a

08008158 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008158:	b480      	push	{r7}
 800815a:	b085      	sub	sp, #20
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008160:	2300      	movs	r3, #0
 8008162:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	3301      	adds	r3, #1
 8008168:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	4a13      	ldr	r2, [pc, #76]	@ (80081bc <USB_CoreReset+0x64>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d901      	bls.n	8008176 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e01b      	b.n	80081ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	2b00      	cmp	r3, #0
 800817c:	daf2      	bge.n	8008164 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800817e:	2300      	movs	r3, #0
 8008180:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	f043 0201 	orr.w	r2, r3, #1
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3301      	adds	r3, #1
 8008192:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	4a09      	ldr	r2, [pc, #36]	@ (80081bc <USB_CoreReset+0x64>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d901      	bls.n	80081a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e006      	b.n	80081ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d0f0      	beq.n	800818e <USB_CoreReset+0x36>

  return HAL_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3714      	adds	r7, #20
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	00030d40 	.word	0x00030d40

080081c0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	460b      	mov	r3, r1
 80081ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081cc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80081d0:	f002 fc34 	bl	800aa3c <USBD_static_malloc>
 80081d4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d109      	bne.n	80081f0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	32b0      	adds	r2, #176	@ 0xb0
 80081e6:	2100      	movs	r1, #0
 80081e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80081ec:	2302      	movs	r3, #2
 80081ee:	e0d4      	b.n	800839a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80081f0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80081f4:	2100      	movs	r1, #0
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f002 fc64 	bl	800aac4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	32b0      	adds	r2, #176	@ 0xb0
 8008206:	68f9      	ldr	r1, [r7, #12]
 8008208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	32b0      	adds	r2, #176	@ 0xb0
 8008216:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	7c1b      	ldrb	r3, [r3, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d138      	bne.n	800829a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008228:	4b5e      	ldr	r3, [pc, #376]	@ (80083a4 <USBD_CDC_Init+0x1e4>)
 800822a:	7819      	ldrb	r1, [r3, #0]
 800822c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008230:	2202      	movs	r2, #2
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f002 fadf 	bl	800a7f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008238:	4b5a      	ldr	r3, [pc, #360]	@ (80083a4 <USBD_CDC_Init+0x1e4>)
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	f003 020f 	and.w	r2, r3, #15
 8008240:	6879      	ldr	r1, [r7, #4]
 8008242:	4613      	mov	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	3324      	adds	r3, #36	@ 0x24
 800824e:	2201      	movs	r2, #1
 8008250:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008252:	4b55      	ldr	r3, [pc, #340]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 8008254:	7819      	ldrb	r1, [r3, #0]
 8008256:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800825a:	2202      	movs	r2, #2
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f002 faca 	bl	800a7f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008262:	4b51      	ldr	r3, [pc, #324]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	f003 020f 	and.w	r2, r3, #15
 800826a:	6879      	ldr	r1, [r7, #4]
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	440b      	add	r3, r1
 8008276:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800827a:	2201      	movs	r2, #1
 800827c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800827e:	4b4b      	ldr	r3, [pc, #300]	@ (80083ac <USBD_CDC_Init+0x1ec>)
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	f003 020f 	and.w	r2, r3, #15
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	4613      	mov	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	4413      	add	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	3326      	adds	r3, #38	@ 0x26
 8008294:	2210      	movs	r2, #16
 8008296:	801a      	strh	r2, [r3, #0]
 8008298:	e035      	b.n	8008306 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800829a:	4b42      	ldr	r3, [pc, #264]	@ (80083a4 <USBD_CDC_Init+0x1e4>)
 800829c:	7819      	ldrb	r1, [r3, #0]
 800829e:	2340      	movs	r3, #64	@ 0x40
 80082a0:	2202      	movs	r2, #2
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f002 faa7 	bl	800a7f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082a8:	4b3e      	ldr	r3, [pc, #248]	@ (80083a4 <USBD_CDC_Init+0x1e4>)
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	f003 020f 	and.w	r2, r3, #15
 80082b0:	6879      	ldr	r1, [r7, #4]
 80082b2:	4613      	mov	r3, r2
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4413      	add	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	440b      	add	r3, r1
 80082bc:	3324      	adds	r3, #36	@ 0x24
 80082be:	2201      	movs	r2, #1
 80082c0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082c2:	4b39      	ldr	r3, [pc, #228]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 80082c4:	7819      	ldrb	r1, [r3, #0]
 80082c6:	2340      	movs	r3, #64	@ 0x40
 80082c8:	2202      	movs	r2, #2
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f002 fa93 	bl	800a7f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082d0:	4b35      	ldr	r3, [pc, #212]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	f003 020f 	and.w	r2, r3, #15
 80082d8:	6879      	ldr	r1, [r7, #4]
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	440b      	add	r3, r1
 80082e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082e8:	2201      	movs	r2, #1
 80082ea:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80082ec:	4b2f      	ldr	r3, [pc, #188]	@ (80083ac <USBD_CDC_Init+0x1ec>)
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	f003 020f 	and.w	r2, r3, #15
 80082f4:	6879      	ldr	r1, [r7, #4]
 80082f6:	4613      	mov	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	440b      	add	r3, r1
 8008300:	3326      	adds	r3, #38	@ 0x26
 8008302:	2210      	movs	r2, #16
 8008304:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008306:	4b29      	ldr	r3, [pc, #164]	@ (80083ac <USBD_CDC_Init+0x1ec>)
 8008308:	7819      	ldrb	r1, [r3, #0]
 800830a:	2308      	movs	r3, #8
 800830c:	2203      	movs	r2, #3
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f002 fa71 	bl	800a7f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008314:	4b25      	ldr	r3, [pc, #148]	@ (80083ac <USBD_CDC_Init+0x1ec>)
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	f003 020f 	and.w	r2, r3, #15
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	4613      	mov	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	4413      	add	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	440b      	add	r3, r1
 8008328:	3324      	adds	r3, #36	@ 0x24
 800832a:	2201      	movs	r2, #1
 800832c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	33b0      	adds	r3, #176	@ 0xb0
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008364:	2302      	movs	r3, #2
 8008366:	e018      	b.n	800839a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	7c1b      	ldrb	r3, [r3, #16]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10a      	bne.n	8008386 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008370:	4b0d      	ldr	r3, [pc, #52]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 8008372:	7819      	ldrb	r1, [r3, #0]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800837a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f002 fb28 	bl	800a9d4 <USBD_LL_PrepareReceive>
 8008384:	e008      	b.n	8008398 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008386:	4b08      	ldr	r3, [pc, #32]	@ (80083a8 <USBD_CDC_Init+0x1e8>)
 8008388:	7819      	ldrb	r1, [r3, #0]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008390:	2340      	movs	r3, #64	@ 0x40
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f002 fb1e 	bl	800a9d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	200000cb 	.word	0x200000cb
 80083a8:	200000cc 	.word	0x200000cc
 80083ac:	200000cd 	.word	0x200000cd

080083b0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80083bc:	4b3a      	ldr	r3, [pc, #232]	@ (80084a8 <USBD_CDC_DeInit+0xf8>)
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f002 fa3d 	bl	800a842 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80083c8:	4b37      	ldr	r3, [pc, #220]	@ (80084a8 <USBD_CDC_DeInit+0xf8>)
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	f003 020f 	and.w	r2, r3, #15
 80083d0:	6879      	ldr	r1, [r7, #4]
 80083d2:	4613      	mov	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	440b      	add	r3, r1
 80083dc:	3324      	adds	r3, #36	@ 0x24
 80083de:	2200      	movs	r2, #0
 80083e0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80083e2:	4b32      	ldr	r3, [pc, #200]	@ (80084ac <USBD_CDC_DeInit+0xfc>)
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f002 fa2a 	bl	800a842 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80083ee:	4b2f      	ldr	r3, [pc, #188]	@ (80084ac <USBD_CDC_DeInit+0xfc>)
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	f003 020f 	and.w	r2, r3, #15
 80083f6:	6879      	ldr	r1, [r7, #4]
 80083f8:	4613      	mov	r3, r2
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	4413      	add	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	440b      	add	r3, r1
 8008402:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008406:	2200      	movs	r2, #0
 8008408:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800840a:	4b29      	ldr	r3, [pc, #164]	@ (80084b0 <USBD_CDC_DeInit+0x100>)
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f002 fa16 	bl	800a842 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008416:	4b26      	ldr	r3, [pc, #152]	@ (80084b0 <USBD_CDC_DeInit+0x100>)
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	f003 020f 	and.w	r2, r3, #15
 800841e:	6879      	ldr	r1, [r7, #4]
 8008420:	4613      	mov	r3, r2
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	4413      	add	r3, r2
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	440b      	add	r3, r1
 800842a:	3324      	adds	r3, #36	@ 0x24
 800842c:	2200      	movs	r2, #0
 800842e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008430:	4b1f      	ldr	r3, [pc, #124]	@ (80084b0 <USBD_CDC_DeInit+0x100>)
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	f003 020f 	and.w	r2, r3, #15
 8008438:	6879      	ldr	r1, [r7, #4]
 800843a:	4613      	mov	r3, r2
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	440b      	add	r3, r1
 8008444:	3326      	adds	r3, #38	@ 0x26
 8008446:	2200      	movs	r2, #0
 8008448:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	32b0      	adds	r2, #176	@ 0xb0
 8008454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d01f      	beq.n	800849c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	33b0      	adds	r3, #176	@ 0xb0
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4413      	add	r3, r2
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	32b0      	adds	r2, #176	@ 0xb0
 800847a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800847e:	4618      	mov	r0, r3
 8008480:	f002 faea 	bl	800aa58 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	32b0      	adds	r2, #176	@ 0xb0
 800848e:	2100      	movs	r1, #0
 8008490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3708      	adds	r7, #8
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	200000cb 	.word	0x200000cb
 80084ac:	200000cc 	.word	0x200000cc
 80084b0:	200000cd 	.word	0x200000cd

080084b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b086      	sub	sp, #24
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	32b0      	adds	r2, #176	@ 0xb0
 80084c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084cc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80084d2:	2300      	movs	r3, #0
 80084d4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80084d6:	2300      	movs	r3, #0
 80084d8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80084e0:	2303      	movs	r3, #3
 80084e2:	e0bf      	b.n	8008664 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d050      	beq.n	8008592 <USBD_CDC_Setup+0xde>
 80084f0:	2b20      	cmp	r3, #32
 80084f2:	f040 80af 	bne.w	8008654 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	88db      	ldrh	r3, [r3, #6]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d03a      	beq.n	8008574 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	b25b      	sxtb	r3, r3
 8008504:	2b00      	cmp	r3, #0
 8008506:	da1b      	bge.n	8008540 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	33b0      	adds	r3, #176	@ 0xb0
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4413      	add	r3, r2
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	683a      	ldr	r2, [r7, #0]
 800851c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800851e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008520:	683a      	ldr	r2, [r7, #0]
 8008522:	88d2      	ldrh	r2, [r2, #6]
 8008524:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	88db      	ldrh	r3, [r3, #6]
 800852a:	2b07      	cmp	r3, #7
 800852c:	bf28      	it	cs
 800852e:	2307      	movcs	r3, #7
 8008530:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	89fa      	ldrh	r2, [r7, #14]
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f001 fd41 	bl	8009fc0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800853e:	e090      	b.n	8008662 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	785a      	ldrb	r2, [r3, #1]
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	88db      	ldrh	r3, [r3, #6]
 800854e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008550:	d803      	bhi.n	800855a <USBD_CDC_Setup+0xa6>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	88db      	ldrh	r3, [r3, #6]
 8008556:	b2da      	uxtb	r2, r3
 8008558:	e000      	b.n	800855c <USBD_CDC_Setup+0xa8>
 800855a:	2240      	movs	r2, #64	@ 0x40
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008562:	6939      	ldr	r1, [r7, #16]
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800856a:	461a      	mov	r2, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f001 fd53 	bl	800a018 <USBD_CtlPrepareRx>
      break;
 8008572:	e076      	b.n	8008662 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	33b0      	adds	r3, #176	@ 0xb0
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	4413      	add	r3, r2
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	7850      	ldrb	r0, [r2, #1]
 800858a:	2200      	movs	r2, #0
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	4798      	blx	r3
      break;
 8008590:	e067      	b.n	8008662 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	785b      	ldrb	r3, [r3, #1]
 8008596:	2b0b      	cmp	r3, #11
 8008598:	d851      	bhi.n	800863e <USBD_CDC_Setup+0x18a>
 800859a:	a201      	add	r2, pc, #4	@ (adr r2, 80085a0 <USBD_CDC_Setup+0xec>)
 800859c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085a0:	080085d1 	.word	0x080085d1
 80085a4:	0800864d 	.word	0x0800864d
 80085a8:	0800863f 	.word	0x0800863f
 80085ac:	0800863f 	.word	0x0800863f
 80085b0:	0800863f 	.word	0x0800863f
 80085b4:	0800863f 	.word	0x0800863f
 80085b8:	0800863f 	.word	0x0800863f
 80085bc:	0800863f 	.word	0x0800863f
 80085c0:	0800863f 	.word	0x0800863f
 80085c4:	0800863f 	.word	0x0800863f
 80085c8:	080085fb 	.word	0x080085fb
 80085cc:	08008625 	.word	0x08008625
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	2b03      	cmp	r3, #3
 80085da:	d107      	bne.n	80085ec <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80085dc:	f107 030a 	add.w	r3, r7, #10
 80085e0:	2202      	movs	r2, #2
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 fceb 	bl	8009fc0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085ea:	e032      	b.n	8008652 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f001 fc75 	bl	8009ede <USBD_CtlError>
            ret = USBD_FAIL;
 80085f4:	2303      	movs	r3, #3
 80085f6:	75fb      	strb	r3, [r7, #23]
          break;
 80085f8:	e02b      	b.n	8008652 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008600:	b2db      	uxtb	r3, r3
 8008602:	2b03      	cmp	r3, #3
 8008604:	d107      	bne.n	8008616 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008606:	f107 030d 	add.w	r3, r7, #13
 800860a:	2201      	movs	r2, #1
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f001 fcd6 	bl	8009fc0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008614:	e01d      	b.n	8008652 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 fc60 	bl	8009ede <USBD_CtlError>
            ret = USBD_FAIL;
 800861e:	2303      	movs	r3, #3
 8008620:	75fb      	strb	r3, [r7, #23]
          break;
 8008622:	e016      	b.n	8008652 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b03      	cmp	r3, #3
 800862e:	d00f      	beq.n	8008650 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008630:	6839      	ldr	r1, [r7, #0]
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f001 fc53 	bl	8009ede <USBD_CtlError>
            ret = USBD_FAIL;
 8008638:	2303      	movs	r3, #3
 800863a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800863c:	e008      	b.n	8008650 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800863e:	6839      	ldr	r1, [r7, #0]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 fc4c 	bl	8009ede <USBD_CtlError>
          ret = USBD_FAIL;
 8008646:	2303      	movs	r3, #3
 8008648:	75fb      	strb	r3, [r7, #23]
          break;
 800864a:	e002      	b.n	8008652 <USBD_CDC_Setup+0x19e>
          break;
 800864c:	bf00      	nop
 800864e:	e008      	b.n	8008662 <USBD_CDC_Setup+0x1ae>
          break;
 8008650:	bf00      	nop
      }
      break;
 8008652:	e006      	b.n	8008662 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f001 fc41 	bl	8009ede <USBD_CtlError>
      ret = USBD_FAIL;
 800865c:	2303      	movs	r3, #3
 800865e:	75fb      	strb	r3, [r7, #23]
      break;
 8008660:	bf00      	nop
  }

  return (uint8_t)ret;
 8008662:	7dfb      	ldrb	r3, [r7, #23]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3718      	adds	r7, #24
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	460b      	mov	r3, r1
 8008676:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800867e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	32b0      	adds	r2, #176	@ 0xb0
 800868a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008692:	2303      	movs	r3, #3
 8008694:	e065      	b.n	8008762 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	32b0      	adds	r2, #176	@ 0xb0
 80086a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086a6:	78fb      	ldrb	r3, [r7, #3]
 80086a8:	f003 020f 	and.w	r2, r3, #15
 80086ac:	6879      	ldr	r1, [r7, #4]
 80086ae:	4613      	mov	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	4413      	add	r3, r2
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	440b      	add	r3, r1
 80086b8:	3318      	adds	r3, #24
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d02f      	beq.n	8008720 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80086c0:	78fb      	ldrb	r3, [r7, #3]
 80086c2:	f003 020f 	and.w	r2, r3, #15
 80086c6:	6879      	ldr	r1, [r7, #4]
 80086c8:	4613      	mov	r3, r2
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	4413      	add	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	440b      	add	r3, r1
 80086d2:	3318      	adds	r3, #24
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	78fb      	ldrb	r3, [r7, #3]
 80086d8:	f003 010f 	and.w	r1, r3, #15
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	460b      	mov	r3, r1
 80086e0:	00db      	lsls	r3, r3, #3
 80086e2:	440b      	add	r3, r1
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4403      	add	r3, r0
 80086e8:	3348      	adds	r3, #72	@ 0x48
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80086f0:	fb01 f303 	mul.w	r3, r1, r3
 80086f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d112      	bne.n	8008720 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80086fa:	78fb      	ldrb	r3, [r7, #3]
 80086fc:	f003 020f 	and.w	r2, r3, #15
 8008700:	6879      	ldr	r1, [r7, #4]
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	440b      	add	r3, r1
 800870c:	3318      	adds	r3, #24
 800870e:	2200      	movs	r2, #0
 8008710:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008712:	78f9      	ldrb	r1, [r7, #3]
 8008714:	2300      	movs	r3, #0
 8008716:	2200      	movs	r2, #0
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f002 f93a 	bl	800a992 <USBD_LL_Transmit>
 800871e:	e01f      	b.n	8008760 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	2200      	movs	r2, #0
 8008724:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	33b0      	adds	r3, #176	@ 0xb0
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d010      	beq.n	8008760 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	33b0      	adds	r3, #176	@ 0xb0
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008756:	68ba      	ldr	r2, [r7, #8]
 8008758:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800875c:	78fa      	ldrb	r2, [r7, #3]
 800875e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b084      	sub	sp, #16
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	460b      	mov	r3, r1
 8008774:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	32b0      	adds	r2, #176	@ 0xb0
 8008780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008784:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	32b0      	adds	r2, #176	@ 0xb0
 8008790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008798:	2303      	movs	r3, #3
 800879a:	e01a      	b.n	80087d2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800879c:	78fb      	ldrb	r3, [r7, #3]
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f002 f938 	bl	800aa16 <USBD_LL_GetRxDataSize>
 80087a6:	4602      	mov	r2, r0
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	33b0      	adds	r3, #176	@ 0xb0
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4413      	add	r3, r2
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80087cc:	4611      	mov	r1, r2
 80087ce:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	32b0      	adds	r2, #176	@ 0xb0
 80087ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087f0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d101      	bne.n	80087fc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e024      	b.n	8008846 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	33b0      	adds	r3, #176	@ 0xb0
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d019      	beq.n	8008844 <USBD_CDC_EP0_RxReady+0x6a>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008816:	2bff      	cmp	r3, #255	@ 0xff
 8008818:	d014      	beq.n	8008844 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	33b0      	adds	r3, #176	@ 0xb0
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	4413      	add	r3, r2
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008832:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800883a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	22ff      	movs	r2, #255	@ 0xff
 8008840:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
	...

08008850 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008858:	2182      	movs	r1, #130	@ 0x82
 800885a:	4818      	ldr	r0, [pc, #96]	@ (80088bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800885c:	f000 fd09 	bl	8009272 <USBD_GetEpDesc>
 8008860:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008862:	2101      	movs	r1, #1
 8008864:	4815      	ldr	r0, [pc, #84]	@ (80088bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008866:	f000 fd04 	bl	8009272 <USBD_GetEpDesc>
 800886a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800886c:	2181      	movs	r1, #129	@ 0x81
 800886e:	4813      	ldr	r0, [pc, #76]	@ (80088bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008870:	f000 fcff 	bl	8009272 <USBD_GetEpDesc>
 8008874:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d002      	beq.n	8008882 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	2210      	movs	r2, #16
 8008880:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d006      	beq.n	8008896 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	2200      	movs	r2, #0
 800888c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008890:	711a      	strb	r2, [r3, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d006      	beq.n	80088aa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088a4:	711a      	strb	r2, [r3, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2243      	movs	r2, #67	@ 0x43
 80088ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088b0:	4b02      	ldr	r3, [pc, #8]	@ (80088bc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3718      	adds	r7, #24
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	20000088 	.word	0x20000088

080088c0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088c8:	2182      	movs	r1, #130	@ 0x82
 80088ca:	4818      	ldr	r0, [pc, #96]	@ (800892c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088cc:	f000 fcd1 	bl	8009272 <USBD_GetEpDesc>
 80088d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088d2:	2101      	movs	r1, #1
 80088d4:	4815      	ldr	r0, [pc, #84]	@ (800892c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088d6:	f000 fccc 	bl	8009272 <USBD_GetEpDesc>
 80088da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088dc:	2181      	movs	r1, #129	@ 0x81
 80088de:	4813      	ldr	r0, [pc, #76]	@ (800892c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088e0:	f000 fcc7 	bl	8009272 <USBD_GetEpDesc>
 80088e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	2210      	movs	r2, #16
 80088f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d006      	beq.n	8008906 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	2200      	movs	r2, #0
 80088fc:	711a      	strb	r2, [r3, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	f042 0202 	orr.w	r2, r2, #2
 8008904:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d006      	beq.n	800891a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	711a      	strb	r2, [r3, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	f042 0202 	orr.w	r2, r2, #2
 8008918:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2243      	movs	r2, #67	@ 0x43
 800891e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008920:	4b02      	ldr	r3, [pc, #8]	@ (800892c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008922:	4618      	mov	r0, r3
 8008924:	3718      	adds	r7, #24
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	20000088 	.word	0x20000088

08008930 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008938:	2182      	movs	r1, #130	@ 0x82
 800893a:	4818      	ldr	r0, [pc, #96]	@ (800899c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800893c:	f000 fc99 	bl	8009272 <USBD_GetEpDesc>
 8008940:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008942:	2101      	movs	r1, #1
 8008944:	4815      	ldr	r0, [pc, #84]	@ (800899c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008946:	f000 fc94 	bl	8009272 <USBD_GetEpDesc>
 800894a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800894c:	2181      	movs	r1, #129	@ 0x81
 800894e:	4813      	ldr	r0, [pc, #76]	@ (800899c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008950:	f000 fc8f 	bl	8009272 <USBD_GetEpDesc>
 8008954:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d002      	beq.n	8008962 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2210      	movs	r2, #16
 8008960:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d006      	beq.n	8008976 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008968:	693b      	ldr	r3, [r7, #16]
 800896a:	2200      	movs	r2, #0
 800896c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008970:	711a      	strb	r2, [r3, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d006      	beq.n	800898a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008984:	711a      	strb	r2, [r3, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2243      	movs	r2, #67	@ 0x43
 800898e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008990:	4b02      	ldr	r3, [pc, #8]	@ (800899c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008992:	4618      	mov	r0, r3
 8008994:	3718      	adds	r7, #24
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	20000088 	.word	0x20000088

080089a0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	220a      	movs	r2, #10
 80089ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80089ae:	4b03      	ldr	r3, [pc, #12]	@ (80089bc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	20000044 	.word	0x20000044

080089c0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e009      	b.n	80089e8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	33b0      	adds	r3, #176	@ 0xb0
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	4413      	add	r3, r2
 80089e2:	683a      	ldr	r2, [r7, #0]
 80089e4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	370c      	adds	r7, #12
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b087      	sub	sp, #28
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	32b0      	adds	r2, #176	@ 0xb0
 8008a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a0e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d101      	bne.n	8008a1a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e008      	b.n	8008a2c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	371c      	adds	r7, #28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	32b0      	adds	r2, #176	@ 0xb0
 8008a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a58:	2303      	movs	r3, #3
 8008a5a:	e004      	b.n	8008a66 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
	...

08008a74 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	32b0      	adds	r2, #176	@ 0xb0
 8008a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a8a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	32b0      	adds	r2, #176	@ 0xb0
 8008a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d101      	bne.n	8008aa2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e018      	b.n	8008ad4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	7c1b      	ldrb	r3, [r3, #16]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d10a      	bne.n	8008ac0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8008adc <USBD_CDC_ReceivePacket+0x68>)
 8008aac:	7819      	ldrb	r1, [r3, #0]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008ab4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f001 ff8b 	bl	800a9d4 <USBD_LL_PrepareReceive>
 8008abe:	e008      	b.n	8008ad2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ac0:	4b06      	ldr	r3, [pc, #24]	@ (8008adc <USBD_CDC_ReceivePacket+0x68>)
 8008ac2:	7819      	ldrb	r1, [r3, #0]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008aca:	2340      	movs	r3, #64	@ 0x40
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f001 ff81 	bl	800a9d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008ad2:	2300      	movs	r3, #0
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3710      	adds	r7, #16
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	200000cc 	.word	0x200000cc

08008ae0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b086      	sub	sp, #24
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	60b9      	str	r1, [r7, #8]
 8008aea:	4613      	mov	r3, r2
 8008aec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d101      	bne.n	8008af8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e01f      	b.n	8008b38 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	68ba      	ldr	r2, [r7, #8]
 8008b1a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	79fa      	ldrb	r2, [r7, #7]
 8008b2a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b2c:	68f8      	ldr	r0, [r7, #12]
 8008b2e:	f001 fdfb 	bl	800a728 <USBD_LL_Init>
 8008b32:	4603      	mov	r3, r0
 8008b34:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3718      	adds	r7, #24
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b54:	2303      	movs	r3, #3
 8008b56:	e025      	b.n	8008ba4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	683a      	ldr	r2, [r7, #0]
 8008b5c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	32ae      	adds	r2, #174	@ 0xae
 8008b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00f      	beq.n	8008b94 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	32ae      	adds	r2, #174	@ 0xae
 8008b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b84:	f107 020e 	add.w	r2, r7, #14
 8008b88:	4610      	mov	r0, r2
 8008b8a:	4798      	blx	r3
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008b9a:	1c5a      	adds	r2, r3, #1
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008ba2:	2300      	movs	r3, #0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3710      	adds	r7, #16
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f001 fe03 	bl	800a7c0 <USBD_LL_Start>
 8008bba:	4603      	mov	r3, r0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3708      	adds	r7, #8
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bcc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr

08008bda <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b084      	sub	sp, #16
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	460b      	mov	r3, r1
 8008be4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008be6:	2300      	movs	r3, #0
 8008be8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d009      	beq.n	8008c08 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	78fa      	ldrb	r2, [r7, #3]
 8008bfe:	4611      	mov	r1, r2
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	4798      	blx	r3
 8008c04:	4603      	mov	r3, r0
 8008c06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	78fa      	ldrb	r2, [r7, #3]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	4798      	blx	r3
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d001      	beq.n	8008c3c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3710      	adds	r7, #16
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b084      	sub	sp, #16
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c56:	6839      	ldr	r1, [r7, #0]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f001 f906 	bl	8009e6a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2201      	movs	r2, #1
 8008c62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c7a:	f003 031f 	and.w	r3, r3, #31
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d01a      	beq.n	8008cb8 <USBD_LL_SetupStage+0x72>
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d822      	bhi.n	8008ccc <USBD_LL_SetupStage+0x86>
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <USBD_LL_SetupStage+0x4a>
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d00a      	beq.n	8008ca4 <USBD_LL_SetupStage+0x5e>
 8008c8e:	e01d      	b.n	8008ccc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c96:	4619      	mov	r1, r3
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fb5d 	bl	8009358 <USBD_StdDevReq>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	73fb      	strb	r3, [r7, #15]
      break;
 8008ca2:	e020      	b.n	8008ce6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 fbc5 	bl	800943c <USBD_StdItfReq>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb6:	e016      	b.n	8008ce6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fc27 	bl	8009514 <USBD_StdEPReq>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8008cca:	e00c      	b.n	8008ce6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cd2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008cd6:	b2db      	uxtb	r3, r3
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f001 fdd0 	bl	800a880 <USBD_LL_StallEP>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ce4:	bf00      	nop
  }

  return ret;
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3710      	adds	r7, #16
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	607a      	str	r2, [r7, #4]
 8008cfc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008d02:	7afb      	ldrb	r3, [r7, #11]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d16e      	bne.n	8008de6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d0e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	f040 8098 	bne.w	8008e4c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	689a      	ldr	r2, [r3, #8]
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d913      	bls.n	8008d50 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	689a      	ldr	r2, [r3, #8]
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	1ad2      	subs	r2, r2, r3
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	bf28      	it	cs
 8008d42:	4613      	movcs	r3, r2
 8008d44:	461a      	mov	r2, r3
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f001 f982 	bl	800a052 <USBD_CtlContinueRx>
 8008d4e:	e07d      	b.n	8008e4c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d56:	f003 031f 	and.w	r3, r3, #31
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d014      	beq.n	8008d88 <USBD_LL_DataOutStage+0x98>
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d81d      	bhi.n	8008d9e <USBD_LL_DataOutStage+0xae>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d002      	beq.n	8008d6c <USBD_LL_DataOutStage+0x7c>
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d003      	beq.n	8008d72 <USBD_LL_DataOutStage+0x82>
 8008d6a:	e018      	b.n	8008d9e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	75bb      	strb	r3, [r7, #22]
            break;
 8008d70:	e018      	b.n	8008da4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 fa5e 	bl	800923e <USBD_CoreFindIF>
 8008d82:	4603      	mov	r3, r0
 8008d84:	75bb      	strb	r3, [r7, #22]
            break;
 8008d86:	e00d      	b.n	8008da4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	4619      	mov	r1, r3
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	f000 fa60 	bl	8009258 <USBD_CoreFindEP>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	75bb      	strb	r3, [r7, #22]
            break;
 8008d9c:	e002      	b.n	8008da4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	75bb      	strb	r3, [r7, #22]
            break;
 8008da2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008da4:	7dbb      	ldrb	r3, [r7, #22]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d119      	bne.n	8008dde <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b03      	cmp	r3, #3
 8008db4:	d113      	bne.n	8008dde <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008db6:	7dba      	ldrb	r2, [r7, #22]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	32ae      	adds	r2, #174	@ 0xae
 8008dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00b      	beq.n	8008dde <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008dc6:	7dba      	ldrb	r2, [r7, #22]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008dce:	7dba      	ldrb	r2, [r7, #22]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	32ae      	adds	r2, #174	@ 0xae
 8008dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f001 f948 	bl	800a074 <USBD_CtlSendStatus>
 8008de4:	e032      	b.n	8008e4c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008de6:	7afb      	ldrb	r3, [r7, #11]
 8008de8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	4619      	mov	r1, r3
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 fa31 	bl	8009258 <USBD_CoreFindEP>
 8008df6:	4603      	mov	r3, r0
 8008df8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008dfa:	7dbb      	ldrb	r3, [r7, #22]
 8008dfc:	2bff      	cmp	r3, #255	@ 0xff
 8008dfe:	d025      	beq.n	8008e4c <USBD_LL_DataOutStage+0x15c>
 8008e00:	7dbb      	ldrb	r3, [r7, #22]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d122      	bne.n	8008e4c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b03      	cmp	r3, #3
 8008e10:	d117      	bne.n	8008e42 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e12:	7dba      	ldrb	r2, [r7, #22]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	32ae      	adds	r2, #174	@ 0xae
 8008e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e1c:	699b      	ldr	r3, [r3, #24]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00f      	beq.n	8008e42 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e22:	7dba      	ldrb	r2, [r7, #22]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e2a:	7dba      	ldrb	r2, [r7, #22]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	32ae      	adds	r2, #174	@ 0xae
 8008e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e34:	699b      	ldr	r3, [r3, #24]
 8008e36:	7afa      	ldrb	r2, [r7, #11]
 8008e38:	4611      	mov	r1, r2
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	4798      	blx	r3
 8008e3e:	4603      	mov	r3, r0
 8008e40:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e42:	7dfb      	ldrb	r3, [r7, #23]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e48:	7dfb      	ldrb	r3, [r7, #23]
 8008e4a:	e000      	b.n	8008e4e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3718      	adds	r7, #24
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e56:	b580      	push	{r7, lr}
 8008e58:	b086      	sub	sp, #24
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	60f8      	str	r0, [r7, #12]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	607a      	str	r2, [r7, #4]
 8008e62:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008e64:	7afb      	ldrb	r3, [r7, #11]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d16f      	bne.n	8008f4a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	3314      	adds	r3, #20
 8008e6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e76:	2b02      	cmp	r3, #2
 8008e78:	d15a      	bne.n	8008f30 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	689a      	ldr	r2, [r3, #8]
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d914      	bls.n	8008eb0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	689a      	ldr	r2, [r3, #8]
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	1ad2      	subs	r2, r2, r3
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	461a      	mov	r2, r3
 8008e9a:	6879      	ldr	r1, [r7, #4]
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f001 f8aa 	bl	8009ff6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	2100      	movs	r1, #0
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f001 fd93 	bl	800a9d4 <USBD_LL_PrepareReceive>
 8008eae:	e03f      	b.n	8008f30 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d11c      	bne.n	8008ef6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	685a      	ldr	r2, [r3, #4]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d316      	bcc.n	8008ef6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d20f      	bcs.n	8008ef6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	2100      	movs	r1, #0
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f001 f88b 	bl	8009ff6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ee8:	2300      	movs	r3, #0
 8008eea:	2200      	movs	r2, #0
 8008eec:	2100      	movs	r1, #0
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f001 fd70 	bl	800a9d4 <USBD_LL_PrepareReceive>
 8008ef4:	e01c      	b.n	8008f30 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b03      	cmp	r3, #3
 8008f00:	d10f      	bne.n	8008f22 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d009      	beq.n	8008f22 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f22:	2180      	movs	r1, #128	@ 0x80
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	f001 fcab 	bl	800a880 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f001 f8b5 	bl	800a09a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d03a      	beq.n	8008fb0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f7ff fe42 	bl	8008bc4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2200      	movs	r2, #0
 8008f44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008f48:	e032      	b.n	8008fb0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f4a:	7afb      	ldrb	r3, [r7, #11]
 8008f4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	4619      	mov	r1, r3
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f000 f97f 	bl	8009258 <USBD_CoreFindEP>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f5e:	7dfb      	ldrb	r3, [r7, #23]
 8008f60:	2bff      	cmp	r3, #255	@ 0xff
 8008f62:	d025      	beq.n	8008fb0 <USBD_LL_DataInStage+0x15a>
 8008f64:	7dfb      	ldrb	r3, [r7, #23]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d122      	bne.n	8008fb0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b03      	cmp	r3, #3
 8008f74:	d11c      	bne.n	8008fb0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008f76:	7dfa      	ldrb	r2, [r7, #23]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	32ae      	adds	r2, #174	@ 0xae
 8008f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d014      	beq.n	8008fb0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008f86:	7dfa      	ldrb	r2, [r7, #23]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008f8e:	7dfa      	ldrb	r2, [r7, #23]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	32ae      	adds	r2, #174	@ 0xae
 8008f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	7afa      	ldrb	r2, [r7, #11]
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	4798      	blx	r3
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008fa6:	7dbb      	ldrb	r3, [r7, #22]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008fac:	7dbb      	ldrb	r3, [r7, #22]
 8008fae:	e000      	b.n	8008fb2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3718      	adds	r7, #24
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b084      	sub	sp, #16
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d014      	beq.n	8009020 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00e      	beq.n	8009020 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	6852      	ldr	r2, [r2, #4]
 800900e:	b2d2      	uxtb	r2, r2
 8009010:	4611      	mov	r1, r2
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	4798      	blx	r3
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d001      	beq.n	8009020 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800901c:	2303      	movs	r3, #3
 800901e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009020:	2340      	movs	r3, #64	@ 0x40
 8009022:	2200      	movs	r2, #0
 8009024:	2100      	movs	r1, #0
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 fbe5 	bl	800a7f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2201      	movs	r2, #1
 8009030:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2240      	movs	r2, #64	@ 0x40
 8009038:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800903c:	2340      	movs	r3, #64	@ 0x40
 800903e:	2200      	movs	r2, #0
 8009040:	2180      	movs	r1, #128	@ 0x80
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f001 fbd7 	bl	800a7f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2240      	movs	r2, #64	@ 0x40
 8009052:	621a      	str	r2, [r3, #32]

  return ret;
 8009054:	7bfb      	ldrb	r3, [r7, #15]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800905e:	b480      	push	{r7}
 8009060:	b083      	sub	sp, #12
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	78fa      	ldrb	r2, [r7, #3]
 800906e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009070:	2300      	movs	r3, #0
}
 8009072:	4618      	mov	r0, r3
 8009074:	370c      	adds	r7, #12
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr

0800907e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800907e:	b480      	push	{r7}
 8009080:	b083      	sub	sp, #12
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800908c:	b2da      	uxtb	r2, r3
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2204      	movs	r2, #4
 8009098:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800909c:	2300      	movs	r3, #0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	370c      	adds	r7, #12
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr

080090aa <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090aa:	b480      	push	{r7}
 80090ac:	b083      	sub	sp, #12
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b04      	cmp	r3, #4
 80090bc:	d106      	bne.n	80090cc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	370c      	adds	r7, #12
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr

080090da <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80090da:	b580      	push	{r7, lr}
 80090dc:	b082      	sub	sp, #8
 80090de:	af00      	add	r7, sp, #0
 80090e0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	2b03      	cmp	r3, #3
 80090ec:	d110      	bne.n	8009110 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d00b      	beq.n	8009110 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090fe:	69db      	ldr	r3, [r3, #28]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d005      	beq.n	8009110 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800910a:	69db      	ldr	r3, [r3, #28]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b082      	sub	sp, #8
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
 8009122:	460b      	mov	r3, r1
 8009124:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	32ae      	adds	r2, #174	@ 0xae
 8009130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009138:	2303      	movs	r3, #3
 800913a:	e01c      	b.n	8009176 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009142:	b2db      	uxtb	r3, r3
 8009144:	2b03      	cmp	r3, #3
 8009146:	d115      	bne.n	8009174 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	32ae      	adds	r2, #174	@ 0xae
 8009152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00b      	beq.n	8009174 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	32ae      	adds	r2, #174	@ 0xae
 8009166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916a:	6a1b      	ldr	r3, [r3, #32]
 800916c:	78fa      	ldrb	r2, [r7, #3]
 800916e:	4611      	mov	r1, r2
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b082      	sub	sp, #8
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
 8009186:	460b      	mov	r3, r1
 8009188:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	32ae      	adds	r2, #174	@ 0xae
 8009194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d101      	bne.n	80091a0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800919c:	2303      	movs	r3, #3
 800919e:	e01c      	b.n	80091da <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	2b03      	cmp	r3, #3
 80091aa:	d115      	bne.n	80091d8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	32ae      	adds	r2, #174	@ 0xae
 80091b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d00b      	beq.n	80091d8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	32ae      	adds	r2, #174	@ 0xae
 80091ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d0:	78fa      	ldrb	r2, [r7, #3]
 80091d2:	4611      	mov	r1, r2
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009200:	2300      	movs	r3, #0
 8009202:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00e      	beq.n	8009234 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	6852      	ldr	r2, [r2, #4]
 8009222:	b2d2      	uxtb	r2, r2
 8009224:	4611      	mov	r1, r2
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	4798      	blx	r3
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d001      	beq.n	8009234 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009230:	2303      	movs	r3, #3
 8009232:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009234:	7bfb      	ldrb	r3, [r7, #15]
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
 8009246:	460b      	mov	r3, r1
 8009248:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800924a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800924c:	4618      	mov	r0, r3
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	460b      	mov	r3, r1
 8009262:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009264:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009266:	4618      	mov	r0, r3
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr

08009272 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b086      	sub	sp, #24
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
 800927a:	460b      	mov	r3, r1
 800927c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009286:	2300      	movs	r3, #0
 8009288:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	885b      	ldrh	r3, [r3, #2]
 800928e:	b29b      	uxth	r3, r3
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	7812      	ldrb	r2, [r2, #0]
 8009294:	4293      	cmp	r3, r2
 8009296:	d91f      	bls.n	80092d8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800929e:	e013      	b.n	80092c8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80092a0:	f107 030a 	add.w	r3, r7, #10
 80092a4:	4619      	mov	r1, r3
 80092a6:	6978      	ldr	r0, [r7, #20]
 80092a8:	f000 f81b 	bl	80092e2 <USBD_GetNextDesc>
 80092ac:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	785b      	ldrb	r3, [r3, #1]
 80092b2:	2b05      	cmp	r3, #5
 80092b4:	d108      	bne.n	80092c8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	789b      	ldrb	r3, [r3, #2]
 80092be:	78fa      	ldrb	r2, [r7, #3]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d008      	beq.n	80092d6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80092c4:	2300      	movs	r3, #0
 80092c6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	885b      	ldrh	r3, [r3, #2]
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	897b      	ldrh	r3, [r7, #10]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d8e5      	bhi.n	80092a0 <USBD_GetEpDesc+0x2e>
 80092d4:	e000      	b.n	80092d8 <USBD_GetEpDesc+0x66>
          break;
 80092d6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80092d8:	693b      	ldr	r3, [r7, #16]
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80092e2:	b480      	push	{r7}
 80092e4:	b085      	sub	sp, #20
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
 80092ea:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	881b      	ldrh	r3, [r3, #0]
 80092f4:	68fa      	ldr	r2, [r7, #12]
 80092f6:	7812      	ldrb	r2, [r2, #0]
 80092f8:	4413      	add	r3, r2
 80092fa:	b29a      	uxth	r2, r3
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	461a      	mov	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4413      	add	r3, r2
 800930a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800930c:	68fb      	ldr	r3, [r7, #12]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3714      	adds	r7, #20
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr

0800931a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800931a:	b480      	push	{r7}
 800931c:	b087      	sub	sp, #28
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	3301      	adds	r3, #1
 8009330:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009338:	8a3b      	ldrh	r3, [r7, #16]
 800933a:	021b      	lsls	r3, r3, #8
 800933c:	b21a      	sxth	r2, r3
 800933e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009342:	4313      	orrs	r3, r2
 8009344:	b21b      	sxth	r3, r3
 8009346:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009348:	89fb      	ldrh	r3, [r7, #14]
}
 800934a:	4618      	mov	r0, r3
 800934c:	371c      	adds	r7, #28
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
	...

08009358 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009362:	2300      	movs	r3, #0
 8009364:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800936e:	2b40      	cmp	r3, #64	@ 0x40
 8009370:	d005      	beq.n	800937e <USBD_StdDevReq+0x26>
 8009372:	2b40      	cmp	r3, #64	@ 0x40
 8009374:	d857      	bhi.n	8009426 <USBD_StdDevReq+0xce>
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00f      	beq.n	800939a <USBD_StdDevReq+0x42>
 800937a:	2b20      	cmp	r3, #32
 800937c:	d153      	bne.n	8009426 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	32ae      	adds	r2, #174	@ 0xae
 8009388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	4798      	blx	r3
 8009394:	4603      	mov	r3, r0
 8009396:	73fb      	strb	r3, [r7, #15]
      break;
 8009398:	e04a      	b.n	8009430 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	785b      	ldrb	r3, [r3, #1]
 800939e:	2b09      	cmp	r3, #9
 80093a0:	d83b      	bhi.n	800941a <USBD_StdDevReq+0xc2>
 80093a2:	a201      	add	r2, pc, #4	@ (adr r2, 80093a8 <USBD_StdDevReq+0x50>)
 80093a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a8:	080093fd 	.word	0x080093fd
 80093ac:	08009411 	.word	0x08009411
 80093b0:	0800941b 	.word	0x0800941b
 80093b4:	08009407 	.word	0x08009407
 80093b8:	0800941b 	.word	0x0800941b
 80093bc:	080093db 	.word	0x080093db
 80093c0:	080093d1 	.word	0x080093d1
 80093c4:	0800941b 	.word	0x0800941b
 80093c8:	080093f3 	.word	0x080093f3
 80093cc:	080093e5 	.word	0x080093e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 fa3c 	bl	8009850 <USBD_GetDescriptor>
          break;
 80093d8:	e024      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fba1 	bl	8009b24 <USBD_SetAddress>
          break;
 80093e2:	e01f      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80093e4:	6839      	ldr	r1, [r7, #0]
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 fbe0 	bl	8009bac <USBD_SetConfig>
 80093ec:	4603      	mov	r3, r0
 80093ee:	73fb      	strb	r3, [r7, #15]
          break;
 80093f0:	e018      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fc83 	bl	8009d00 <USBD_GetConfig>
          break;
 80093fa:	e013      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80093fc:	6839      	ldr	r1, [r7, #0]
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 fcb4 	bl	8009d6c <USBD_GetStatus>
          break;
 8009404:	e00e      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fce3 	bl	8009dd4 <USBD_SetFeature>
          break;
 800940e:	e009      	b.n	8009424 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009410:	6839      	ldr	r1, [r7, #0]
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 fd07 	bl	8009e26 <USBD_ClrFeature>
          break;
 8009418:	e004      	b.n	8009424 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fd5e 	bl	8009ede <USBD_CtlError>
          break;
 8009422:	bf00      	nop
      }
      break;
 8009424:	e004      	b.n	8009430 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fd58 	bl	8009ede <USBD_CtlError>
      break;
 800942e:	bf00      	nop
  }

  return ret;
 8009430:	7bfb      	ldrb	r3, [r7, #15]
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop

0800943c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009446:	2300      	movs	r3, #0
 8009448:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009452:	2b40      	cmp	r3, #64	@ 0x40
 8009454:	d005      	beq.n	8009462 <USBD_StdItfReq+0x26>
 8009456:	2b40      	cmp	r3, #64	@ 0x40
 8009458:	d852      	bhi.n	8009500 <USBD_StdItfReq+0xc4>
 800945a:	2b00      	cmp	r3, #0
 800945c:	d001      	beq.n	8009462 <USBD_StdItfReq+0x26>
 800945e:	2b20      	cmp	r3, #32
 8009460:	d14e      	bne.n	8009500 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009468:	b2db      	uxtb	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	2b02      	cmp	r3, #2
 800946e:	d840      	bhi.n	80094f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	889b      	ldrh	r3, [r3, #4]
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b01      	cmp	r3, #1
 8009478:	d836      	bhi.n	80094e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	889b      	ldrh	r3, [r3, #4]
 800947e:	b2db      	uxtb	r3, r3
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f7ff fedb 	bl	800923e <USBD_CoreFindIF>
 8009488:	4603      	mov	r3, r0
 800948a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800948c:	7bbb      	ldrb	r3, [r7, #14]
 800948e:	2bff      	cmp	r3, #255	@ 0xff
 8009490:	d01d      	beq.n	80094ce <USBD_StdItfReq+0x92>
 8009492:	7bbb      	ldrb	r3, [r7, #14]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d11a      	bne.n	80094ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009498:	7bba      	ldrb	r2, [r7, #14]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	32ae      	adds	r2, #174	@ 0xae
 800949e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00f      	beq.n	80094c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80094a8:	7bba      	ldrb	r2, [r7, #14]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80094b0:	7bba      	ldrb	r2, [r7, #14]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	32ae      	adds	r2, #174	@ 0xae
 80094b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	4798      	blx	r3
 80094c2:	4603      	mov	r3, r0
 80094c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094c6:	e004      	b.n	80094d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80094c8:	2303      	movs	r3, #3
 80094ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094cc:	e001      	b.n	80094d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80094ce:	2303      	movs	r3, #3
 80094d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	88db      	ldrh	r3, [r3, #6]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d110      	bne.n	80094fc <USBD_StdItfReq+0xc0>
 80094da:	7bfb      	ldrb	r3, [r7, #15]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10d      	bne.n	80094fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fdc7 	bl	800a074 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80094e6:	e009      	b.n	80094fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fcf7 	bl	8009ede <USBD_CtlError>
          break;
 80094f0:	e004      	b.n	80094fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80094f2:	6839      	ldr	r1, [r7, #0]
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fcf2 	bl	8009ede <USBD_CtlError>
          break;
 80094fa:	e000      	b.n	80094fe <USBD_StdItfReq+0xc2>
          break;
 80094fc:	bf00      	nop
      }
      break;
 80094fe:	e004      	b.n	800950a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009500:	6839      	ldr	r1, [r7, #0]
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fceb 	bl	8009ede <USBD_CtlError>
      break;
 8009508:	bf00      	nop
  }

  return ret;
 800950a:	7bfb      	ldrb	r3, [r7, #15]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3710      	adds	r7, #16
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	889b      	ldrh	r3, [r3, #4]
 8009526:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009530:	2b40      	cmp	r3, #64	@ 0x40
 8009532:	d007      	beq.n	8009544 <USBD_StdEPReq+0x30>
 8009534:	2b40      	cmp	r3, #64	@ 0x40
 8009536:	f200 817f 	bhi.w	8009838 <USBD_StdEPReq+0x324>
 800953a:	2b00      	cmp	r3, #0
 800953c:	d02a      	beq.n	8009594 <USBD_StdEPReq+0x80>
 800953e:	2b20      	cmp	r3, #32
 8009540:	f040 817a 	bne.w	8009838 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009544:	7bbb      	ldrb	r3, [r7, #14]
 8009546:	4619      	mov	r1, r3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f7ff fe85 	bl	8009258 <USBD_CoreFindEP>
 800954e:	4603      	mov	r3, r0
 8009550:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009552:	7b7b      	ldrb	r3, [r7, #13]
 8009554:	2bff      	cmp	r3, #255	@ 0xff
 8009556:	f000 8174 	beq.w	8009842 <USBD_StdEPReq+0x32e>
 800955a:	7b7b      	ldrb	r3, [r7, #13]
 800955c:	2b00      	cmp	r3, #0
 800955e:	f040 8170 	bne.w	8009842 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009562:	7b7a      	ldrb	r2, [r7, #13]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800956a:	7b7a      	ldrb	r2, [r7, #13]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	32ae      	adds	r2, #174	@ 0xae
 8009570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	f000 8163 	beq.w	8009842 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800957c:	7b7a      	ldrb	r2, [r7, #13]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	32ae      	adds	r2, #174	@ 0xae
 8009582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	6839      	ldr	r1, [r7, #0]
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	4798      	blx	r3
 800958e:	4603      	mov	r3, r0
 8009590:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009592:	e156      	b.n	8009842 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	785b      	ldrb	r3, [r3, #1]
 8009598:	2b03      	cmp	r3, #3
 800959a:	d008      	beq.n	80095ae <USBD_StdEPReq+0x9a>
 800959c:	2b03      	cmp	r3, #3
 800959e:	f300 8145 	bgt.w	800982c <USBD_StdEPReq+0x318>
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 809b 	beq.w	80096de <USBD_StdEPReq+0x1ca>
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d03c      	beq.n	8009626 <USBD_StdEPReq+0x112>
 80095ac:	e13e      	b.n	800982c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d002      	beq.n	80095c0 <USBD_StdEPReq+0xac>
 80095ba:	2b03      	cmp	r3, #3
 80095bc:	d016      	beq.n	80095ec <USBD_StdEPReq+0xd8>
 80095be:	e02c      	b.n	800961a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00d      	beq.n	80095e2 <USBD_StdEPReq+0xce>
 80095c6:	7bbb      	ldrb	r3, [r7, #14]
 80095c8:	2b80      	cmp	r3, #128	@ 0x80
 80095ca:	d00a      	beq.n	80095e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80095cc:	7bbb      	ldrb	r3, [r7, #14]
 80095ce:	4619      	mov	r1, r3
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f001 f955 	bl	800a880 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80095d6:	2180      	movs	r1, #128	@ 0x80
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f001 f951 	bl	800a880 <USBD_LL_StallEP>
 80095de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095e0:	e020      	b.n	8009624 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80095e2:	6839      	ldr	r1, [r7, #0]
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 fc7a 	bl	8009ede <USBD_CtlError>
              break;
 80095ea:	e01b      	b.n	8009624 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	885b      	ldrh	r3, [r3, #2]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10e      	bne.n	8009612 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80095f4:	7bbb      	ldrb	r3, [r7, #14]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d00b      	beq.n	8009612 <USBD_StdEPReq+0xfe>
 80095fa:	7bbb      	ldrb	r3, [r7, #14]
 80095fc:	2b80      	cmp	r3, #128	@ 0x80
 80095fe:	d008      	beq.n	8009612 <USBD_StdEPReq+0xfe>
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	88db      	ldrh	r3, [r3, #6]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d104      	bne.n	8009612 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009608:	7bbb      	ldrb	r3, [r7, #14]
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f001 f937 	bl	800a880 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fd2e 	bl	800a074 <USBD_CtlSendStatus>

              break;
 8009618:	e004      	b.n	8009624 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fc5e 	bl	8009ede <USBD_CtlError>
              break;
 8009622:	bf00      	nop
          }
          break;
 8009624:	e107      	b.n	8009836 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b02      	cmp	r3, #2
 8009630:	d002      	beq.n	8009638 <USBD_StdEPReq+0x124>
 8009632:	2b03      	cmp	r3, #3
 8009634:	d016      	beq.n	8009664 <USBD_StdEPReq+0x150>
 8009636:	e04b      	b.n	80096d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009638:	7bbb      	ldrb	r3, [r7, #14]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00d      	beq.n	800965a <USBD_StdEPReq+0x146>
 800963e:	7bbb      	ldrb	r3, [r7, #14]
 8009640:	2b80      	cmp	r3, #128	@ 0x80
 8009642:	d00a      	beq.n	800965a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	4619      	mov	r1, r3
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f001 f919 	bl	800a880 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800964e:	2180      	movs	r1, #128	@ 0x80
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f001 f915 	bl	800a880 <USBD_LL_StallEP>
 8009656:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009658:	e040      	b.n	80096dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800965a:	6839      	ldr	r1, [r7, #0]
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 fc3e 	bl	8009ede <USBD_CtlError>
              break;
 8009662:	e03b      	b.n	80096dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	885b      	ldrh	r3, [r3, #2]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d136      	bne.n	80096da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800966c:	7bbb      	ldrb	r3, [r7, #14]
 800966e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009672:	2b00      	cmp	r3, #0
 8009674:	d004      	beq.n	8009680 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009676:	7bbb      	ldrb	r3, [r7, #14]
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f001 f91f 	bl	800a8be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 fcf7 	bl	800a074 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009686:	7bbb      	ldrb	r3, [r7, #14]
 8009688:	4619      	mov	r1, r3
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f7ff fde4 	bl	8009258 <USBD_CoreFindEP>
 8009690:	4603      	mov	r3, r0
 8009692:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009694:	7b7b      	ldrb	r3, [r7, #13]
 8009696:	2bff      	cmp	r3, #255	@ 0xff
 8009698:	d01f      	beq.n	80096da <USBD_StdEPReq+0x1c6>
 800969a:	7b7b      	ldrb	r3, [r7, #13]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d11c      	bne.n	80096da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80096a0:	7b7a      	ldrb	r2, [r7, #13]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80096a8:	7b7a      	ldrb	r2, [r7, #13]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	32ae      	adds	r2, #174	@ 0xae
 80096ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d010      	beq.n	80096da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80096b8:	7b7a      	ldrb	r2, [r7, #13]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	32ae      	adds	r2, #174	@ 0xae
 80096be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	6839      	ldr	r1, [r7, #0]
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	4798      	blx	r3
 80096ca:	4603      	mov	r3, r0
 80096cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80096ce:	e004      	b.n	80096da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80096d0:	6839      	ldr	r1, [r7, #0]
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 fc03 	bl	8009ede <USBD_CtlError>
              break;
 80096d8:	e000      	b.n	80096dc <USBD_StdEPReq+0x1c8>
              break;
 80096da:	bf00      	nop
          }
          break;
 80096dc:	e0ab      	b.n	8009836 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	2b02      	cmp	r3, #2
 80096e8:	d002      	beq.n	80096f0 <USBD_StdEPReq+0x1dc>
 80096ea:	2b03      	cmp	r3, #3
 80096ec:	d032      	beq.n	8009754 <USBD_StdEPReq+0x240>
 80096ee:	e097      	b.n	8009820 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096f0:	7bbb      	ldrb	r3, [r7, #14]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d007      	beq.n	8009706 <USBD_StdEPReq+0x1f2>
 80096f6:	7bbb      	ldrb	r3, [r7, #14]
 80096f8:	2b80      	cmp	r3, #128	@ 0x80
 80096fa:	d004      	beq.n	8009706 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fbed 	bl	8009ede <USBD_CtlError>
                break;
 8009704:	e091      	b.n	800982a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009706:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800970a:	2b00      	cmp	r3, #0
 800970c:	da0b      	bge.n	8009726 <USBD_StdEPReq+0x212>
 800970e:	7bbb      	ldrb	r3, [r7, #14]
 8009710:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009714:	4613      	mov	r3, r2
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	4413      	add	r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	3310      	adds	r3, #16
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	4413      	add	r3, r2
 8009722:	3304      	adds	r3, #4
 8009724:	e00b      	b.n	800973e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009726:	7bbb      	ldrb	r3, [r7, #14]
 8009728:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800972c:	4613      	mov	r3, r2
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	4413      	add	r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	4413      	add	r3, r2
 800973c:	3304      	adds	r3, #4
 800973e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	2200      	movs	r2, #0
 8009744:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2202      	movs	r2, #2
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 fc37 	bl	8009fc0 <USBD_CtlSendData>
              break;
 8009752:	e06a      	b.n	800982a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009754:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009758:	2b00      	cmp	r3, #0
 800975a:	da11      	bge.n	8009780 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800975c:	7bbb      	ldrb	r3, [r7, #14]
 800975e:	f003 020f 	and.w	r2, r3, #15
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	4613      	mov	r3, r2
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	4413      	add	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	3324      	adds	r3, #36	@ 0x24
 8009770:	881b      	ldrh	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d117      	bne.n	80097a6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009776:	6839      	ldr	r1, [r7, #0]
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 fbb0 	bl	8009ede <USBD_CtlError>
                  break;
 800977e:	e054      	b.n	800982a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009780:	7bbb      	ldrb	r3, [r7, #14]
 8009782:	f003 020f 	and.w	r2, r3, #15
 8009786:	6879      	ldr	r1, [r7, #4]
 8009788:	4613      	mov	r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	4413      	add	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	440b      	add	r3, r1
 8009792:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009796:	881b      	ldrh	r3, [r3, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d104      	bne.n	80097a6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fb9d 	bl	8009ede <USBD_CtlError>
                  break;
 80097a4:	e041      	b.n	800982a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	da0b      	bge.n	80097c6 <USBD_StdEPReq+0x2b2>
 80097ae:	7bbb      	ldrb	r3, [r7, #14]
 80097b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097b4:	4613      	mov	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	3310      	adds	r3, #16
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	4413      	add	r3, r2
 80097c2:	3304      	adds	r3, #4
 80097c4:	e00b      	b.n	80097de <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097c6:	7bbb      	ldrb	r3, [r7, #14]
 80097c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097cc:	4613      	mov	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	4413      	add	r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	4413      	add	r3, r2
 80097dc:	3304      	adds	r3, #4
 80097de:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80097e0:	7bbb      	ldrb	r3, [r7, #14]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <USBD_StdEPReq+0x2d8>
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
 80097e8:	2b80      	cmp	r3, #128	@ 0x80
 80097ea:	d103      	bne.n	80097f4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	2200      	movs	r2, #0
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	e00e      	b.n	8009812 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80097f4:	7bbb      	ldrb	r3, [r7, #14]
 80097f6:	4619      	mov	r1, r3
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f001 f87f 	bl	800a8fc <USBD_LL_IsStallEP>
 80097fe:	4603      	mov	r3, r0
 8009800:	2b00      	cmp	r3, #0
 8009802:	d003      	beq.n	800980c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2201      	movs	r2, #1
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	e002      	b.n	8009812 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2200      	movs	r2, #0
 8009810:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	2202      	movs	r2, #2
 8009816:	4619      	mov	r1, r3
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 fbd1 	bl	8009fc0 <USBD_CtlSendData>
              break;
 800981e:	e004      	b.n	800982a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009820:	6839      	ldr	r1, [r7, #0]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fb5b 	bl	8009ede <USBD_CtlError>
              break;
 8009828:	bf00      	nop
          }
          break;
 800982a:	e004      	b.n	8009836 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800982c:	6839      	ldr	r1, [r7, #0]
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 fb55 	bl	8009ede <USBD_CtlError>
          break;
 8009834:	bf00      	nop
      }
      break;
 8009836:	e005      	b.n	8009844 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009838:	6839      	ldr	r1, [r7, #0]
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f000 fb4f 	bl	8009ede <USBD_CtlError>
      break;
 8009840:	e000      	b.n	8009844 <USBD_StdEPReq+0x330>
      break;
 8009842:	bf00      	nop
  }

  return ret;
 8009844:	7bfb      	ldrb	r3, [r7, #15]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
	...

08009850 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800985a:	2300      	movs	r3, #0
 800985c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800985e:	2300      	movs	r3, #0
 8009860:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	885b      	ldrh	r3, [r3, #2]
 800986a:	0a1b      	lsrs	r3, r3, #8
 800986c:	b29b      	uxth	r3, r3
 800986e:	3b01      	subs	r3, #1
 8009870:	2b06      	cmp	r3, #6
 8009872:	f200 8128 	bhi.w	8009ac6 <USBD_GetDescriptor+0x276>
 8009876:	a201      	add	r2, pc, #4	@ (adr r2, 800987c <USBD_GetDescriptor+0x2c>)
 8009878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987c:	08009899 	.word	0x08009899
 8009880:	080098b1 	.word	0x080098b1
 8009884:	080098f1 	.word	0x080098f1
 8009888:	08009ac7 	.word	0x08009ac7
 800988c:	08009ac7 	.word	0x08009ac7
 8009890:	08009a67 	.word	0x08009a67
 8009894:	08009a93 	.word	0x08009a93
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	7c12      	ldrb	r2, [r2, #16]
 80098a4:	f107 0108 	add.w	r1, r7, #8
 80098a8:	4610      	mov	r0, r2
 80098aa:	4798      	blx	r3
 80098ac:	60f8      	str	r0, [r7, #12]
      break;
 80098ae:	e112      	b.n	8009ad6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	7c1b      	ldrb	r3, [r3, #16]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10d      	bne.n	80098d4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c0:	f107 0208 	add.w	r2, r7, #8
 80098c4:	4610      	mov	r0, r2
 80098c6:	4798      	blx	r3
 80098c8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	3301      	adds	r3, #1
 80098ce:	2202      	movs	r2, #2
 80098d0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80098d2:	e100      	b.n	8009ad6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098dc:	f107 0208 	add.w	r2, r7, #8
 80098e0:	4610      	mov	r0, r2
 80098e2:	4798      	blx	r3
 80098e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	3301      	adds	r3, #1
 80098ea:	2202      	movs	r2, #2
 80098ec:	701a      	strb	r2, [r3, #0]
      break;
 80098ee:	e0f2      	b.n	8009ad6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	885b      	ldrh	r3, [r3, #2]
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b05      	cmp	r3, #5
 80098f8:	f200 80ac 	bhi.w	8009a54 <USBD_GetDescriptor+0x204>
 80098fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009904 <USBD_GetDescriptor+0xb4>)
 80098fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009902:	bf00      	nop
 8009904:	0800991d 	.word	0x0800991d
 8009908:	08009951 	.word	0x08009951
 800990c:	08009985 	.word	0x08009985
 8009910:	080099b9 	.word	0x080099b9
 8009914:	080099ed 	.word	0x080099ed
 8009918:	08009a21 	.word	0x08009a21
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d00b      	beq.n	8009940 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	7c12      	ldrb	r2, [r2, #16]
 8009934:	f107 0108 	add.w	r1, r7, #8
 8009938:	4610      	mov	r0, r2
 800993a:	4798      	blx	r3
 800993c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800993e:	e091      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 facb 	bl	8009ede <USBD_CtlError>
            err++;
 8009948:	7afb      	ldrb	r3, [r7, #11]
 800994a:	3301      	adds	r3, #1
 800994c:	72fb      	strb	r3, [r7, #11]
          break;
 800994e:	e089      	b.n	8009a64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00b      	beq.n	8009974 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	7c12      	ldrb	r2, [r2, #16]
 8009968:	f107 0108 	add.w	r1, r7, #8
 800996c:	4610      	mov	r0, r2
 800996e:	4798      	blx	r3
 8009970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009972:	e077      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fab1 	bl	8009ede <USBD_CtlError>
            err++;
 800997c:	7afb      	ldrb	r3, [r7, #11]
 800997e:	3301      	adds	r3, #1
 8009980:	72fb      	strb	r3, [r7, #11]
          break;
 8009982:	e06f      	b.n	8009a64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d00b      	beq.n	80099a8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	7c12      	ldrb	r2, [r2, #16]
 800999c:	f107 0108 	add.w	r1, r7, #8
 80099a0:	4610      	mov	r0, r2
 80099a2:	4798      	blx	r3
 80099a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099a6:	e05d      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099a8:	6839      	ldr	r1, [r7, #0]
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fa97 	bl	8009ede <USBD_CtlError>
            err++;
 80099b0:	7afb      	ldrb	r3, [r7, #11]
 80099b2:	3301      	adds	r3, #1
 80099b4:	72fb      	strb	r3, [r7, #11]
          break;
 80099b6:	e055      	b.n	8009a64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00b      	beq.n	80099dc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	7c12      	ldrb	r2, [r2, #16]
 80099d0:	f107 0108 	add.w	r1, r7, #8
 80099d4:	4610      	mov	r0, r2
 80099d6:	4798      	blx	r3
 80099d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099da:	e043      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099dc:	6839      	ldr	r1, [r7, #0]
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 fa7d 	bl	8009ede <USBD_CtlError>
            err++;
 80099e4:	7afb      	ldrb	r3, [r7, #11]
 80099e6:	3301      	adds	r3, #1
 80099e8:	72fb      	strb	r3, [r7, #11]
          break;
 80099ea:	e03b      	b.n	8009a64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099f2:	695b      	ldr	r3, [r3, #20]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fe:	695b      	ldr	r3, [r3, #20]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	7c12      	ldrb	r2, [r2, #16]
 8009a04:	f107 0108 	add.w	r1, r7, #8
 8009a08:	4610      	mov	r0, r2
 8009a0a:	4798      	blx	r3
 8009a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a0e:	e029      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fa63 	bl	8009ede <USBD_CtlError>
            err++;
 8009a18:	7afb      	ldrb	r3, [r7, #11]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a1e:	e021      	b.n	8009a64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	699b      	ldr	r3, [r3, #24]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	699b      	ldr	r3, [r3, #24]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	7c12      	ldrb	r2, [r2, #16]
 8009a38:	f107 0108 	add.w	r1, r7, #8
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
 8009a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a42:	e00f      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fa49 	bl	8009ede <USBD_CtlError>
            err++;
 8009a4c:	7afb      	ldrb	r3, [r7, #11]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	72fb      	strb	r3, [r7, #11]
          break;
 8009a52:	e007      	b.n	8009a64 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009a54:	6839      	ldr	r1, [r7, #0]
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 fa41 	bl	8009ede <USBD_CtlError>
          err++;
 8009a5c:	7afb      	ldrb	r3, [r7, #11]
 8009a5e:	3301      	adds	r3, #1
 8009a60:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009a62:	bf00      	nop
      }
      break;
 8009a64:	e037      	b.n	8009ad6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	7c1b      	ldrb	r3, [r3, #16]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d109      	bne.n	8009a82 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a76:	f107 0208 	add.w	r2, r7, #8
 8009a7a:	4610      	mov	r0, r2
 8009a7c:	4798      	blx	r3
 8009a7e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a80:	e029      	b.n	8009ad6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a82:	6839      	ldr	r1, [r7, #0]
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 fa2a 	bl	8009ede <USBD_CtlError>
        err++;
 8009a8a:	7afb      	ldrb	r3, [r7, #11]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	72fb      	strb	r3, [r7, #11]
      break;
 8009a90:	e021      	b.n	8009ad6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	7c1b      	ldrb	r3, [r3, #16]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d10d      	bne.n	8009ab6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aa2:	f107 0208 	add.w	r2, r7, #8
 8009aa6:	4610      	mov	r0, r2
 8009aa8:	4798      	blx	r3
 8009aaa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	3301      	adds	r3, #1
 8009ab0:	2207      	movs	r2, #7
 8009ab2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ab4:	e00f      	b.n	8009ad6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009ab6:	6839      	ldr	r1, [r7, #0]
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fa10 	bl	8009ede <USBD_CtlError>
        err++;
 8009abe:	7afb      	ldrb	r3, [r7, #11]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ac4:	e007      	b.n	8009ad6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ac6:	6839      	ldr	r1, [r7, #0]
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 fa08 	bl	8009ede <USBD_CtlError>
      err++;
 8009ace:	7afb      	ldrb	r3, [r7, #11]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ad4:	bf00      	nop
  }

  if (err != 0U)
 8009ad6:	7afb      	ldrb	r3, [r7, #11]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d11e      	bne.n	8009b1a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	88db      	ldrh	r3, [r3, #6]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d016      	beq.n	8009b12 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009ae4:	893b      	ldrh	r3, [r7, #8]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00e      	beq.n	8009b08 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	88da      	ldrh	r2, [r3, #6]
 8009aee:	893b      	ldrh	r3, [r7, #8]
 8009af0:	4293      	cmp	r3, r2
 8009af2:	bf28      	it	cs
 8009af4:	4613      	movcs	r3, r2
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009afa:	893b      	ldrh	r3, [r7, #8]
 8009afc:	461a      	mov	r2, r3
 8009afe:	68f9      	ldr	r1, [r7, #12]
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fa5d 	bl	8009fc0 <USBD_CtlSendData>
 8009b06:	e009      	b.n	8009b1c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 f9e7 	bl	8009ede <USBD_CtlError>
 8009b10:	e004      	b.n	8009b1c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 faae 	bl	800a074 <USBD_CtlSendStatus>
 8009b18:	e000      	b.n	8009b1c <USBD_GetDescriptor+0x2cc>
    return;
 8009b1a:	bf00      	nop
  }
}
 8009b1c:	3710      	adds	r7, #16
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop

08009b24 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	889b      	ldrh	r3, [r3, #4]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d131      	bne.n	8009b9a <USBD_SetAddress+0x76>
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	88db      	ldrh	r3, [r3, #6]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d12d      	bne.n	8009b9a <USBD_SetAddress+0x76>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	885b      	ldrh	r3, [r3, #2]
 8009b42:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b44:	d829      	bhi.n	8009b9a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	885b      	ldrh	r3, [r3, #2]
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b50:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	2b03      	cmp	r3, #3
 8009b5c:	d104      	bne.n	8009b68 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009b5e:	6839      	ldr	r1, [r7, #0]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 f9bc 	bl	8009ede <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b66:	e01d      	b.n	8009ba4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	7bfa      	ldrb	r2, [r7, #15]
 8009b6c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b70:	7bfb      	ldrb	r3, [r7, #15]
 8009b72:	4619      	mov	r1, r3
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 feed 	bl	800a954 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 fa7a 	bl	800a074 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b80:	7bfb      	ldrb	r3, [r7, #15]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d004      	beq.n	8009b90 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2202      	movs	r2, #2
 8009b8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b8e:	e009      	b.n	8009ba4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b98:	e004      	b.n	8009ba4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b9a:	6839      	ldr	r1, [r7, #0]
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f99e 	bl	8009ede <USBD_CtlError>
  }
}
 8009ba2:	bf00      	nop
 8009ba4:	bf00      	nop
 8009ba6:	3710      	adds	r7, #16
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}

08009bac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	885b      	ldrh	r3, [r3, #2]
 8009bbe:	b2da      	uxtb	r2, r3
 8009bc0:	4b4e      	ldr	r3, [pc, #312]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009bc2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009bc4:	4b4d      	ldr	r3, [pc, #308]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d905      	bls.n	8009bd8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009bcc:	6839      	ldr	r1, [r7, #0]
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f985 	bl	8009ede <USBD_CtlError>
    return USBD_FAIL;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	e08c      	b.n	8009cf2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	2b02      	cmp	r3, #2
 8009be2:	d002      	beq.n	8009bea <USBD_SetConfig+0x3e>
 8009be4:	2b03      	cmp	r3, #3
 8009be6:	d029      	beq.n	8009c3c <USBD_SetConfig+0x90>
 8009be8:	e075      	b.n	8009cd6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009bea:	4b44      	ldr	r3, [pc, #272]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d020      	beq.n	8009c34 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009bf2:	4b42      	ldr	r3, [pc, #264]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bfc:	4b3f      	ldr	r3, [pc, #252]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	4619      	mov	r1, r3
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f7fe ffe9 	bl	8008bda <USBD_SetClassConfig>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d008      	beq.n	8009c24 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009c12:	6839      	ldr	r1, [r7, #0]
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f962 	bl	8009ede <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c22:	e065      	b.n	8009cf0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fa25 	bl	800a074 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2203      	movs	r2, #3
 8009c2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c32:	e05d      	b.n	8009cf0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fa1d 	bl	800a074 <USBD_CtlSendStatus>
      break;
 8009c3a:	e059      	b.n	8009cf0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009c3c:	4b2f      	ldr	r3, [pc, #188]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d112      	bne.n	8009c6a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2202      	movs	r2, #2
 8009c48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	461a      	mov	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c56:	4b29      	ldr	r3, [pc, #164]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7fe ffd8 	bl	8008c12 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 fa06 	bl	800a074 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c68:	e042      	b.n	8009cf0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009c6a:	4b24      	ldr	r3, [pc, #144]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	461a      	mov	r2, r3
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d02a      	beq.n	8009cce <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	4619      	mov	r1, r3
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f7fe ffc6 	bl	8008c12 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009c86:	4b1d      	ldr	r3, [pc, #116]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c90:	4b1a      	ldr	r3, [pc, #104]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f7fe ff9f 	bl	8008bda <USBD_SetClassConfig>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009ca0:	7bfb      	ldrb	r3, [r7, #15]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d00f      	beq.n	8009cc6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 f918 	bl	8009ede <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	685b      	ldr	r3, [r3, #4]
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f7fe ffab 	bl	8008c12 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2202      	movs	r2, #2
 8009cc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009cc4:	e014      	b.n	8009cf0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f9d4 	bl	800a074 <USBD_CtlSendStatus>
      break;
 8009ccc:	e010      	b.n	8009cf0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 f9d0 	bl	800a074 <USBD_CtlSendStatus>
      break;
 8009cd4:	e00c      	b.n	8009cf0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009cd6:	6839      	ldr	r1, [r7, #0]
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 f900 	bl	8009ede <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009cde:	4b07      	ldr	r3, [pc, #28]	@ (8009cfc <USBD_SetConfig+0x150>)
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7fe ff94 	bl	8008c12 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009cea:	2303      	movs	r3, #3
 8009cec:	73fb      	strb	r3, [r7, #15]
      break;
 8009cee:	bf00      	nop
  }

  return ret;
 8009cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200003cc 	.word	0x200003cc

08009d00 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	88db      	ldrh	r3, [r3, #6]
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d004      	beq.n	8009d1c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f8e2 	bl	8009ede <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d1a:	e023      	b.n	8009d64 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	dc02      	bgt.n	8009d2e <USBD_GetConfig+0x2e>
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dc03      	bgt.n	8009d34 <USBD_GetConfig+0x34>
 8009d2c:	e015      	b.n	8009d5a <USBD_GetConfig+0x5a>
 8009d2e:	2b03      	cmp	r3, #3
 8009d30:	d00b      	beq.n	8009d4a <USBD_GetConfig+0x4a>
 8009d32:	e012      	b.n	8009d5a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2200      	movs	r2, #0
 8009d38:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	3308      	adds	r3, #8
 8009d3e:	2201      	movs	r2, #1
 8009d40:	4619      	mov	r1, r3
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 f93c 	bl	8009fc0 <USBD_CtlSendData>
        break;
 8009d48:	e00c      	b.n	8009d64 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	3304      	adds	r3, #4
 8009d4e:	2201      	movs	r2, #1
 8009d50:	4619      	mov	r1, r3
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f934 	bl	8009fc0 <USBD_CtlSendData>
        break;
 8009d58:	e004      	b.n	8009d64 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 f8be 	bl	8009ede <USBD_CtlError>
        break;
 8009d62:	bf00      	nop
}
 8009d64:	bf00      	nop
 8009d66:	3708      	adds	r7, #8
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	2b02      	cmp	r3, #2
 8009d82:	d81e      	bhi.n	8009dc2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	88db      	ldrh	r3, [r3, #6]
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d004      	beq.n	8009d96 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009d8c:	6839      	ldr	r1, [r7, #0]
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 f8a5 	bl	8009ede <USBD_CtlError>
        break;
 8009d94:	e01a      	b.n	8009dcc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d005      	beq.n	8009db2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	f043 0202 	orr.w	r2, r3, #2
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	330c      	adds	r3, #12
 8009db6:	2202      	movs	r2, #2
 8009db8:	4619      	mov	r1, r3
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 f900 	bl	8009fc0 <USBD_CtlSendData>
      break;
 8009dc0:	e004      	b.n	8009dcc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009dc2:	6839      	ldr	r1, [r7, #0]
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 f88a 	bl	8009ede <USBD_CtlError>
      break;
 8009dca:	bf00      	nop
  }
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	885b      	ldrh	r3, [r3, #2]
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d107      	bne.n	8009df6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f940 	bl	800a074 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009df4:	e013      	b.n	8009e1e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d10b      	bne.n	8009e16 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	889b      	ldrh	r3, [r3, #4]
 8009e02:	0a1b      	lsrs	r3, r3, #8
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	b2da      	uxtb	r2, r3
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f930 	bl	800a074 <USBD_CtlSendStatus>
}
 8009e14:	e003      	b.n	8009e1e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009e16:	6839      	ldr	r1, [r7, #0]
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 f860 	bl	8009ede <USBD_CtlError>
}
 8009e1e:	bf00      	nop
 8009e20:	3708      	adds	r7, #8
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}

08009e26 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e26:	b580      	push	{r7, lr}
 8009e28:	b082      	sub	sp, #8
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
 8009e2e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d80b      	bhi.n	8009e56 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	885b      	ldrh	r3, [r3, #2]
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d10c      	bne.n	8009e60 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f910 	bl	800a074 <USBD_CtlSendStatus>
      }
      break;
 8009e54:	e004      	b.n	8009e60 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009e56:	6839      	ldr	r1, [r7, #0]
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 f840 	bl	8009ede <USBD_CtlError>
      break;
 8009e5e:	e000      	b.n	8009e62 <USBD_ClrFeature+0x3c>
      break;
 8009e60:	bf00      	nop
  }
}
 8009e62:	bf00      	nop
 8009e64:	3708      	adds	r7, #8
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b084      	sub	sp, #16
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
 8009e72:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	781a      	ldrb	r2, [r3, #0]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3301      	adds	r3, #1
 8009e84:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	781a      	ldrb	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	3301      	adds	r3, #1
 8009e92:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f7ff fa40 	bl	800931a <SWAPBYTE>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f7ff fa33 	bl	800931a <SWAPBYTE>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f7ff fa26 	bl	800931a <SWAPBYTE>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	80da      	strh	r2, [r3, #6]
}
 8009ed6:	bf00      	nop
 8009ed8:	3710      	adds	r7, #16
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}

08009ede <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ede:	b580      	push	{r7, lr}
 8009ee0:	b082      	sub	sp, #8
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	6078      	str	r0, [r7, #4]
 8009ee6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ee8:	2180      	movs	r1, #128	@ 0x80
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 fcc8 	bl	800a880 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fcc4 	bl	800a880 <USBD_LL_StallEP>
}
 8009ef8:	bf00      	nop
 8009efa:	3708      	adds	r7, #8
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b086      	sub	sp, #24
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d036      	beq.n	8009f84 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009f1a:	6938      	ldr	r0, [r7, #16]
 8009f1c:	f000 f836 	bl	8009f8c <USBD_GetLen>
 8009f20:	4603      	mov	r3, r0
 8009f22:	3301      	adds	r3, #1
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	005b      	lsls	r3, r3, #1
 8009f28:	b29a      	uxth	r2, r3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
 8009f30:	68ba      	ldr	r2, [r7, #8]
 8009f32:	4413      	add	r3, r2
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	7812      	ldrb	r2, [r2, #0]
 8009f38:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f3a:	7dfb      	ldrb	r3, [r7, #23]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009f40:	7dfb      	ldrb	r3, [r7, #23]
 8009f42:	68ba      	ldr	r2, [r7, #8]
 8009f44:	4413      	add	r3, r2
 8009f46:	2203      	movs	r2, #3
 8009f48:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f4a:	7dfb      	ldrb	r3, [r7, #23]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009f50:	e013      	b.n	8009f7a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009f52:	7dfb      	ldrb	r3, [r7, #23]
 8009f54:	68ba      	ldr	r2, [r7, #8]
 8009f56:	4413      	add	r3, r2
 8009f58:	693a      	ldr	r2, [r7, #16]
 8009f5a:	7812      	ldrb	r2, [r2, #0]
 8009f5c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	3301      	adds	r3, #1
 8009f62:	613b      	str	r3, [r7, #16]
    idx++;
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	3301      	adds	r3, #1
 8009f68:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009f6a:	7dfb      	ldrb	r3, [r7, #23]
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	4413      	add	r3, r2
 8009f70:	2200      	movs	r2, #0
 8009f72:	701a      	strb	r2, [r3, #0]
    idx++;
 8009f74:	7dfb      	ldrb	r3, [r7, #23]
 8009f76:	3301      	adds	r3, #1
 8009f78:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d1e7      	bne.n	8009f52 <USBD_GetString+0x52>
 8009f82:	e000      	b.n	8009f86 <USBD_GetString+0x86>
    return;
 8009f84:	bf00      	nop
  }
}
 8009f86:	3718      	adds	r7, #24
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f94:	2300      	movs	r3, #0
 8009f96:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009f9c:	e005      	b.n	8009faa <USBD_GetLen+0x1e>
  {
    len++;
 8009f9e:	7bfb      	ldrb	r3, [r7, #15]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1f5      	bne.n	8009f9e <USBD_GetLen+0x12>
  }

  return len;
 8009fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2202      	movs	r2, #2
 8009fd0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	68ba      	ldr	r2, [r7, #8]
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f000 fcd3 	bl	800a992 <USBD_LL_Transmit>

  return USBD_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b084      	sub	sp, #16
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	60f8      	str	r0, [r7, #12]
 8009ffe:	60b9      	str	r1, [r7, #8]
 800a000:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	68ba      	ldr	r2, [r7, #8]
 800a006:	2100      	movs	r1, #0
 800a008:	68f8      	ldr	r0, [r7, #12]
 800a00a:	f000 fcc2 	bl	800a992 <USBD_LL_Transmit>

  return USBD_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2203      	movs	r2, #3
 800a028:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	2100      	movs	r1, #0
 800a042:	68f8      	ldr	r0, [r7, #12]
 800a044:	f000 fcc6 	bl	800a9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b084      	sub	sp, #16
 800a056:	af00      	add	r7, sp, #0
 800a058:	60f8      	str	r0, [r7, #12]
 800a05a:	60b9      	str	r1, [r7, #8]
 800a05c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	2100      	movs	r1, #0
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	f000 fcb5 	bl	800a9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3710      	adds	r7, #16
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b082      	sub	sp, #8
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2204      	movs	r2, #4
 800a080:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a084:	2300      	movs	r3, #0
 800a086:	2200      	movs	r2, #0
 800a088:	2100      	movs	r1, #0
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 fc81 	bl	800a992 <USBD_LL_Transmit>

  return USBD_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b082      	sub	sp, #8
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2205      	movs	r2, #5
 800a0a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	2100      	movs	r1, #0
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fc8f 	bl	800a9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0b6:	2300      	movs	r3, #0
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3708      	adds	r7, #8
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	4912      	ldr	r1, [pc, #72]	@ (800a110 <MX_USB_DEVICE_Init+0x50>)
 800a0c8:	4812      	ldr	r0, [pc, #72]	@ (800a114 <MX_USB_DEVICE_Init+0x54>)
 800a0ca:	f7fe fd09 	bl	8008ae0 <USBD_Init>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a0d4:	f7f6 fc90 	bl	80009f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a0d8:	490f      	ldr	r1, [pc, #60]	@ (800a118 <MX_USB_DEVICE_Init+0x58>)
 800a0da:	480e      	ldr	r0, [pc, #56]	@ (800a114 <MX_USB_DEVICE_Init+0x54>)
 800a0dc:	f7fe fd30 	bl	8008b40 <USBD_RegisterClass>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d001      	beq.n	800a0ea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a0e6:	f7f6 fc87 	bl	80009f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a0ea:	490c      	ldr	r1, [pc, #48]	@ (800a11c <MX_USB_DEVICE_Init+0x5c>)
 800a0ec:	4809      	ldr	r0, [pc, #36]	@ (800a114 <MX_USB_DEVICE_Init+0x54>)
 800a0ee:	f7fe fc67 	bl	80089c0 <USBD_CDC_RegisterInterface>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d001      	beq.n	800a0fc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a0f8:	f7f6 fc7e 	bl	80009f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a0fc:	4805      	ldr	r0, [pc, #20]	@ (800a114 <MX_USB_DEVICE_Init+0x54>)
 800a0fe:	f7fe fd55 	bl	8008bac <USBD_Start>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d001      	beq.n	800a10c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a108:	f7f6 fc76 	bl	80009f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a10c:	bf00      	nop
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	200000e4 	.word	0x200000e4
 800a114:	200003d0 	.word	0x200003d0
 800a118:	20000050 	.word	0x20000050
 800a11c:	200000d0 	.word	0x200000d0

0800a120 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a124:	2200      	movs	r2, #0
 800a126:	4905      	ldr	r1, [pc, #20]	@ (800a13c <CDC_Init_FS+0x1c>)
 800a128:	4805      	ldr	r0, [pc, #20]	@ (800a140 <CDC_Init_FS+0x20>)
 800a12a:	f7fe fc63 	bl	80089f4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a12e:	4905      	ldr	r1, [pc, #20]	@ (800a144 <CDC_Init_FS+0x24>)
 800a130:	4803      	ldr	r0, [pc, #12]	@ (800a140 <CDC_Init_FS+0x20>)
 800a132:	f7fe fc81 	bl	8008a38 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a136:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a138:	4618      	mov	r0, r3
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	20000eac 	.word	0x20000eac
 800a140:	200003d0 	.word	0x200003d0
 800a144:	200006ac 	.word	0x200006ac

0800a148 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a148:	b480      	push	{r7}
 800a14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a14c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a14e:	4618      	mov	r0, r3
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	4603      	mov	r3, r0
 800a160:	6039      	str	r1, [r7, #0]
 800a162:	71fb      	strb	r3, [r7, #7]
 800a164:	4613      	mov	r3, r2
 800a166:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a168:	79fb      	ldrb	r3, [r7, #7]
 800a16a:	2b23      	cmp	r3, #35	@ 0x23
 800a16c:	d84a      	bhi.n	800a204 <CDC_Control_FS+0xac>
 800a16e:	a201      	add	r2, pc, #4	@ (adr r2, 800a174 <CDC_Control_FS+0x1c>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a205 	.word	0x0800a205
 800a178:	0800a205 	.word	0x0800a205
 800a17c:	0800a205 	.word	0x0800a205
 800a180:	0800a205 	.word	0x0800a205
 800a184:	0800a205 	.word	0x0800a205
 800a188:	0800a205 	.word	0x0800a205
 800a18c:	0800a205 	.word	0x0800a205
 800a190:	0800a205 	.word	0x0800a205
 800a194:	0800a205 	.word	0x0800a205
 800a198:	0800a205 	.word	0x0800a205
 800a19c:	0800a205 	.word	0x0800a205
 800a1a0:	0800a205 	.word	0x0800a205
 800a1a4:	0800a205 	.word	0x0800a205
 800a1a8:	0800a205 	.word	0x0800a205
 800a1ac:	0800a205 	.word	0x0800a205
 800a1b0:	0800a205 	.word	0x0800a205
 800a1b4:	0800a205 	.word	0x0800a205
 800a1b8:	0800a205 	.word	0x0800a205
 800a1bc:	0800a205 	.word	0x0800a205
 800a1c0:	0800a205 	.word	0x0800a205
 800a1c4:	0800a205 	.word	0x0800a205
 800a1c8:	0800a205 	.word	0x0800a205
 800a1cc:	0800a205 	.word	0x0800a205
 800a1d0:	0800a205 	.word	0x0800a205
 800a1d4:	0800a205 	.word	0x0800a205
 800a1d8:	0800a205 	.word	0x0800a205
 800a1dc:	0800a205 	.word	0x0800a205
 800a1e0:	0800a205 	.word	0x0800a205
 800a1e4:	0800a205 	.word	0x0800a205
 800a1e8:	0800a205 	.word	0x0800a205
 800a1ec:	0800a205 	.word	0x0800a205
 800a1f0:	0800a205 	.word	0x0800a205
 800a1f4:	0800a205 	.word	0x0800a205
 800a1f8:	0800a205 	.word	0x0800a205
 800a1fc:	0800a205 	.word	0x0800a205
 800a200:	0800a205 	.word	0x0800a205
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a204:	bf00      	nop
  }

  return (USBD_OK);
 800a206:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a208:	4618      	mov	r0, r3
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a21e:	6879      	ldr	r1, [r7, #4]
 800a220:	4805      	ldr	r0, [pc, #20]	@ (800a238 <CDC_Receive_FS+0x24>)
 800a222:	f7fe fc09 	bl	8008a38 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a226:	4804      	ldr	r0, [pc, #16]	@ (800a238 <CDC_Receive_FS+0x24>)
 800a228:	f7fe fc24 	bl	8008a74 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a22c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3708      	adds	r7, #8
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	200003d0 	.word	0x200003d0

0800a23c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b087      	sub	sp, #28
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	4613      	mov	r3, r2
 800a248:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a24e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a252:	4618      	mov	r0, r3
 800a254:	371c      	adds	r7, #28
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
	...

0800a260 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	6039      	str	r1, [r7, #0]
 800a26a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	2212      	movs	r2, #18
 800a270:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a272:	4b03      	ldr	r3, [pc, #12]	@ (800a280 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a274:	4618      	mov	r0, r3
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	20000100 	.word	0x20000100

0800a284 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	4603      	mov	r3, r0
 800a28c:	6039      	str	r1, [r7, #0]
 800a28e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	2204      	movs	r2, #4
 800a294:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a296:	4b03      	ldr	r3, [pc, #12]	@ (800a2a4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a298:	4618      	mov	r0, r3
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr
 800a2a4:	20000114 	.word	0x20000114

0800a2a8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	6039      	str	r1, [r7, #0]
 800a2b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2b4:	79fb      	ldrb	r3, [r7, #7]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d105      	bne.n	800a2c6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	4907      	ldr	r1, [pc, #28]	@ (800a2dc <USBD_FS_ProductStrDescriptor+0x34>)
 800a2be:	4808      	ldr	r0, [pc, #32]	@ (800a2e0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a2c0:	f7ff fe1e 	bl	8009f00 <USBD_GetString>
 800a2c4:	e004      	b.n	800a2d0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2c6:	683a      	ldr	r2, [r7, #0]
 800a2c8:	4904      	ldr	r1, [pc, #16]	@ (800a2dc <USBD_FS_ProductStrDescriptor+0x34>)
 800a2ca:	4805      	ldr	r0, [pc, #20]	@ (800a2e0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a2cc:	f7ff fe18 	bl	8009f00 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2d0:	4b02      	ldr	r3, [pc, #8]	@ (800a2dc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3708      	adds	r7, #8
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
 800a2da:	bf00      	nop
 800a2dc:	200016ac 	.word	0x200016ac
 800a2e0:	0800ab34 	.word	0x0800ab34

0800a2e4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b082      	sub	sp, #8
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	6039      	str	r1, [r7, #0]
 800a2ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a2f0:	683a      	ldr	r2, [r7, #0]
 800a2f2:	4904      	ldr	r1, [pc, #16]	@ (800a304 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a2f4:	4804      	ldr	r0, [pc, #16]	@ (800a308 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a2f6:	f7ff fe03 	bl	8009f00 <USBD_GetString>
  return USBD_StrDesc;
 800a2fa:	4b02      	ldr	r3, [pc, #8]	@ (800a304 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	200016ac 	.word	0x200016ac
 800a308:	0800ab4c 	.word	0x0800ab4c

0800a30c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0
 800a312:	4603      	mov	r3, r0
 800a314:	6039      	str	r1, [r7, #0]
 800a316:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	221a      	movs	r2, #26
 800a31c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a31e:	f000 f843 	bl	800a3a8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a322:	4b02      	ldr	r3, [pc, #8]	@ (800a32c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a324:	4618      	mov	r0, r3
 800a326:	3708      	adds	r7, #8
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	20000118 	.word	0x20000118

0800a330 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b082      	sub	sp, #8
 800a334:	af00      	add	r7, sp, #0
 800a336:	4603      	mov	r3, r0
 800a338:	6039      	str	r1, [r7, #0]
 800a33a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a33c:	79fb      	ldrb	r3, [r7, #7]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d105      	bne.n	800a34e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a342:	683a      	ldr	r2, [r7, #0]
 800a344:	4907      	ldr	r1, [pc, #28]	@ (800a364 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a346:	4808      	ldr	r0, [pc, #32]	@ (800a368 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a348:	f7ff fdda 	bl	8009f00 <USBD_GetString>
 800a34c:	e004      	b.n	800a358 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a34e:	683a      	ldr	r2, [r7, #0]
 800a350:	4904      	ldr	r1, [pc, #16]	@ (800a364 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a352:	4805      	ldr	r0, [pc, #20]	@ (800a368 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a354:	f7ff fdd4 	bl	8009f00 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a358:	4b02      	ldr	r3, [pc, #8]	@ (800a364 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	200016ac 	.word	0x200016ac
 800a368:	0800ab60 	.word	0x0800ab60

0800a36c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	4603      	mov	r3, r0
 800a374:	6039      	str	r1, [r7, #0]
 800a376:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a378:	79fb      	ldrb	r3, [r7, #7]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d105      	bne.n	800a38a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a37e:	683a      	ldr	r2, [r7, #0]
 800a380:	4907      	ldr	r1, [pc, #28]	@ (800a3a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a382:	4808      	ldr	r0, [pc, #32]	@ (800a3a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a384:	f7ff fdbc 	bl	8009f00 <USBD_GetString>
 800a388:	e004      	b.n	800a394 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a38a:	683a      	ldr	r2, [r7, #0]
 800a38c:	4904      	ldr	r1, [pc, #16]	@ (800a3a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a38e:	4805      	ldr	r0, [pc, #20]	@ (800a3a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a390:	f7ff fdb6 	bl	8009f00 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a394:	4b02      	ldr	r3, [pc, #8]	@ (800a3a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a396:	4618      	mov	r0, r3
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	200016ac 	.word	0x200016ac
 800a3a4:	0800ab6c 	.word	0x0800ab6c

0800a3a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a3ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a3ec <Get_SerialNum+0x44>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a3b4:	4b0e      	ldr	r3, [pc, #56]	@ (800a3f0 <Get_SerialNum+0x48>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a3ba:	4b0e      	ldr	r3, [pc, #56]	@ (800a3f4 <Get_SerialNum+0x4c>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a3c0:	68fa      	ldr	r2, [r7, #12]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4413      	add	r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d009      	beq.n	800a3e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a3ce:	2208      	movs	r2, #8
 800a3d0:	4909      	ldr	r1, [pc, #36]	@ (800a3f8 <Get_SerialNum+0x50>)
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f000 f814 	bl	800a400 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a3d8:	2204      	movs	r2, #4
 800a3da:	4908      	ldr	r1, [pc, #32]	@ (800a3fc <Get_SerialNum+0x54>)
 800a3dc:	68b8      	ldr	r0, [r7, #8]
 800a3de:	f000 f80f 	bl	800a400 <IntToUnicode>
  }
}
 800a3e2:	bf00      	nop
 800a3e4:	3710      	adds	r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	1fff7a10 	.word	0x1fff7a10
 800a3f0:	1fff7a14 	.word	0x1fff7a14
 800a3f4:	1fff7a18 	.word	0x1fff7a18
 800a3f8:	2000011a 	.word	0x2000011a
 800a3fc:	2000012a 	.word	0x2000012a

0800a400 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a400:	b480      	push	{r7}
 800a402:	b087      	sub	sp, #28
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	4613      	mov	r3, r2
 800a40c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a412:	2300      	movs	r3, #0
 800a414:	75fb      	strb	r3, [r7, #23]
 800a416:	e027      	b.n	800a468 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	0f1b      	lsrs	r3, r3, #28
 800a41c:	2b09      	cmp	r3, #9
 800a41e:	d80b      	bhi.n	800a438 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	0f1b      	lsrs	r3, r3, #28
 800a424:	b2da      	uxtb	r2, r3
 800a426:	7dfb      	ldrb	r3, [r7, #23]
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	4619      	mov	r1, r3
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	440b      	add	r3, r1
 800a430:	3230      	adds	r2, #48	@ 0x30
 800a432:	b2d2      	uxtb	r2, r2
 800a434:	701a      	strb	r2, [r3, #0]
 800a436:	e00a      	b.n	800a44e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	0f1b      	lsrs	r3, r3, #28
 800a43c:	b2da      	uxtb	r2, r3
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	005b      	lsls	r3, r3, #1
 800a442:	4619      	mov	r1, r3
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	440b      	add	r3, r1
 800a448:	3237      	adds	r2, #55	@ 0x37
 800a44a:	b2d2      	uxtb	r2, r2
 800a44c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	011b      	lsls	r3, r3, #4
 800a452:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a454:	7dfb      	ldrb	r3, [r7, #23]
 800a456:	005b      	lsls	r3, r3, #1
 800a458:	3301      	adds	r3, #1
 800a45a:	68ba      	ldr	r2, [r7, #8]
 800a45c:	4413      	add	r3, r2
 800a45e:	2200      	movs	r2, #0
 800a460:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a462:	7dfb      	ldrb	r3, [r7, #23]
 800a464:	3301      	adds	r3, #1
 800a466:	75fb      	strb	r3, [r7, #23]
 800a468:	7dfa      	ldrb	r2, [r7, #23]
 800a46a:	79fb      	ldrb	r3, [r7, #7]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d3d3      	bcc.n	800a418 <IntToUnicode+0x18>
  }
}
 800a470:	bf00      	nop
 800a472:	bf00      	nop
 800a474:	371c      	adds	r7, #28
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
	...

0800a480 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b08a      	sub	sp, #40	@ 0x28
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a488:	f107 0314 	add.w	r3, r7, #20
 800a48c:	2200      	movs	r2, #0
 800a48e:	601a      	str	r2, [r3, #0]
 800a490:	605a      	str	r2, [r3, #4]
 800a492:	609a      	str	r2, [r3, #8]
 800a494:	60da      	str	r2, [r3, #12]
 800a496:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4a0:	d147      	bne.n	800a532 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	613b      	str	r3, [r7, #16]
 800a4a6:	4b25      	ldr	r3, [pc, #148]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a4a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4aa:	4a24      	ldr	r2, [pc, #144]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a4ac:	f043 0301 	orr.w	r3, r3, #1
 800a4b0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4b2:	4b22      	ldr	r3, [pc, #136]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a4b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	613b      	str	r3, [r7, #16]
 800a4bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a4be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a4cc:	f107 0314 	add.w	r3, r7, #20
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	481b      	ldr	r0, [pc, #108]	@ (800a540 <HAL_PCD_MspInit+0xc0>)
 800a4d4:	f7f8 f8da 	bl	800268c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a4d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a4dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4de:	2302      	movs	r3, #2
 800a4e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a4ea:	230a      	movs	r3, #10
 800a4ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a4ee:	f107 0314 	add.w	r3, r7, #20
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	4812      	ldr	r0, [pc, #72]	@ (800a540 <HAL_PCD_MspInit+0xc0>)
 800a4f6:	f7f8 f8c9 	bl	800268c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a4fa:	4b10      	ldr	r3, [pc, #64]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a4fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4fe:	4a0f      	ldr	r2, [pc, #60]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a504:	6353      	str	r3, [r2, #52]	@ 0x34
 800a506:	2300      	movs	r3, #0
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	4b0c      	ldr	r3, [pc, #48]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a50e:	4a0b      	ldr	r2, [pc, #44]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a510:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a514:	6453      	str	r3, [r2, #68]	@ 0x44
 800a516:	4b09      	ldr	r3, [pc, #36]	@ (800a53c <HAL_PCD_MspInit+0xbc>)
 800a518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a51a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a51e:	60fb      	str	r3, [r7, #12]
 800a520:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a522:	2200      	movs	r2, #0
 800a524:	2100      	movs	r1, #0
 800a526:	2043      	movs	r0, #67	@ 0x43
 800a528:	f7f7 fcab 	bl	8001e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a52c:	2043      	movs	r0, #67	@ 0x43
 800a52e:	f7f7 fcc4 	bl	8001eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a532:	bf00      	nop
 800a534:	3728      	adds	r7, #40	@ 0x28
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	40023800 	.word	0x40023800
 800a540:	40020000 	.word	0x40020000

0800a544 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800a558:	4619      	mov	r1, r3
 800a55a:	4610      	mov	r0, r2
 800a55c:	f7fe fb73 	bl	8008c46 <USBD_LL_SetupStage>
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800a57a:	78fa      	ldrb	r2, [r7, #3]
 800a57c:	6879      	ldr	r1, [r7, #4]
 800a57e:	4613      	mov	r3, r2
 800a580:	00db      	lsls	r3, r3, #3
 800a582:	4413      	add	r3, r2
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	440b      	add	r3, r1
 800a588:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	78fb      	ldrb	r3, [r7, #3]
 800a590:	4619      	mov	r1, r3
 800a592:	f7fe fbad 	bl	8008cf0 <USBD_LL_DataOutStage>
}
 800a596:	bf00      	nop
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b082      	sub	sp, #8
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800a5b0:	78fa      	ldrb	r2, [r7, #3]
 800a5b2:	6879      	ldr	r1, [r7, #4]
 800a5b4:	4613      	mov	r3, r2
 800a5b6:	00db      	lsls	r3, r3, #3
 800a5b8:	4413      	add	r3, r2
 800a5ba:	009b      	lsls	r3, r3, #2
 800a5bc:	440b      	add	r3, r1
 800a5be:	334c      	adds	r3, #76	@ 0x4c
 800a5c0:	681a      	ldr	r2, [r3, #0]
 800a5c2:	78fb      	ldrb	r3, [r7, #3]
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	f7fe fc46 	bl	8008e56 <USBD_LL_DataInStage>
}
 800a5ca:	bf00      	nop
 800a5cc:	3708      	adds	r7, #8
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}

0800a5d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5d2:	b580      	push	{r7, lr}
 800a5d4:	b082      	sub	sp, #8
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f7fe fd7a 	bl	80090da <USBD_LL_SOF>
}
 800a5e6:	bf00      	nop
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b084      	sub	sp, #16
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d102      	bne.n	800a608 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a602:	2300      	movs	r3, #0
 800a604:	73fb      	strb	r3, [r7, #15]
 800a606:	e008      	b.n	800a61a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	2b02      	cmp	r3, #2
 800a60e:	d102      	bne.n	800a616 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a610:	2301      	movs	r3, #1
 800a612:	73fb      	strb	r3, [r7, #15]
 800a614:	e001      	b.n	800a61a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a616:	f7f6 f9ef 	bl	80009f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a620:	7bfa      	ldrb	r2, [r7, #15]
 800a622:	4611      	mov	r1, r2
 800a624:	4618      	mov	r0, r3
 800a626:	f7fe fd1a 	bl	800905e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a630:	4618      	mov	r0, r3
 800a632:	f7fe fcc2 	bl	8008fba <USBD_LL_Reset>
}
 800a636:	bf00      	nop
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
	...

0800a640 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a64e:	4618      	mov	r0, r3
 800a650:	f7fe fd15 	bl	800907e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	6812      	ldr	r2, [r2, #0]
 800a662:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a666:	f043 0301 	orr.w	r3, r3, #1
 800a66a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a1b      	ldr	r3, [r3, #32]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d005      	beq.n	800a680 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a674:	4b04      	ldr	r3, [pc, #16]	@ (800a688 <HAL_PCD_SuspendCallback+0x48>)
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	4a03      	ldr	r2, [pc, #12]	@ (800a688 <HAL_PCD_SuspendCallback+0x48>)
 800a67a:	f043 0306 	orr.w	r3, r3, #6
 800a67e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a680:	bf00      	nop
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	e000ed00 	.word	0xe000ed00

0800a68c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7fe fd05 	bl	80090aa <USBD_LL_Resume>
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a6ba:	78fa      	ldrb	r2, [r7, #3]
 800a6bc:	4611      	mov	r1, r2
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f7fe fd5d 	bl	800917e <USBD_LL_IsoOUTIncomplete>
}
 800a6c4:	bf00      	nop
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}

0800a6cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a6de:	78fa      	ldrb	r2, [r7, #3]
 800a6e0:	4611      	mov	r1, r2
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fe fd19 	bl	800911a <USBD_LL_IsoINIncomplete>
}
 800a6e8:	bf00      	nop
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fe fd6f 	bl	80091e2 <USBD_LL_DevConnected>
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe fd6c 	bl	80091f8 <USBD_LL_DevDisconnected>
}
 800a720:	bf00      	nop
 800a722:	3708      	adds	r7, #8
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d13c      	bne.n	800a7b2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a738:	4a20      	ldr	r2, [pc, #128]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4a1e      	ldr	r2, [pc, #120]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a744:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a748:	4b1c      	ldr	r3, [pc, #112]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a74a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a74e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a750:	4b1a      	ldr	r3, [pc, #104]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a752:	2204      	movs	r2, #4
 800a754:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a756:	4b19      	ldr	r3, [pc, #100]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a758:	2202      	movs	r2, #2
 800a75a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a75c:	4b17      	ldr	r3, [pc, #92]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a75e:	2200      	movs	r2, #0
 800a760:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a762:	4b16      	ldr	r3, [pc, #88]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a764:	2202      	movs	r2, #2
 800a766:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a768:	4b14      	ldr	r3, [pc, #80]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a76a:	2200      	movs	r2, #0
 800a76c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a76e:	4b13      	ldr	r3, [pc, #76]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a770:	2200      	movs	r2, #0
 800a772:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a774:	4b11      	ldr	r3, [pc, #68]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a776:	2200      	movs	r2, #0
 800a778:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a77a:	4b10      	ldr	r3, [pc, #64]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a780:	4b0e      	ldr	r3, [pc, #56]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a782:	2200      	movs	r2, #0
 800a784:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a786:	480d      	ldr	r0, [pc, #52]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a788:	f7f9 ffd6 	bl	8004738 <HAL_PCD_Init>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d001      	beq.n	800a796 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a792:	f7f6 f931 	bl	80009f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a796:	2180      	movs	r1, #128	@ 0x80
 800a798:	4808      	ldr	r0, [pc, #32]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a79a:	f7fb fa2e 	bl	8005bfa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a79e:	2240      	movs	r2, #64	@ 0x40
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	4806      	ldr	r0, [pc, #24]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a7a4:	f7fb f9e2 	bl	8005b6c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7a8:	2280      	movs	r2, #128	@ 0x80
 800a7aa:	2101      	movs	r1, #1
 800a7ac:	4803      	ldr	r0, [pc, #12]	@ (800a7bc <USBD_LL_Init+0x94>)
 800a7ae:	f7fb f9dd 	bl	8005b6c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}
 800a7bc:	200018ac 	.word	0x200018ac

0800a7c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b084      	sub	sp, #16
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f7fa f8cb 	bl	8004972 <HAL_PCD_Start>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7e0:	7bfb      	ldrb	r3, [r7, #15]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 f942 	bl	800aa6c <USBD_Get_USB_Status>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3710      	adds	r7, #16
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}

0800a7f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a7f6:	b580      	push	{r7, lr}
 800a7f8:	b084      	sub	sp, #16
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
 800a7fe:	4608      	mov	r0, r1
 800a800:	4611      	mov	r1, r2
 800a802:	461a      	mov	r2, r3
 800a804:	4603      	mov	r3, r0
 800a806:	70fb      	strb	r3, [r7, #3]
 800a808:	460b      	mov	r3, r1
 800a80a:	70bb      	strb	r3, [r7, #2]
 800a80c:	4613      	mov	r3, r2
 800a80e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a81e:	78bb      	ldrb	r3, [r7, #2]
 800a820:	883a      	ldrh	r2, [r7, #0]
 800a822:	78f9      	ldrb	r1, [r7, #3]
 800a824:	f7fa fd9c 	bl	8005360 <HAL_PCD_EP_Open>
 800a828:	4603      	mov	r3, r0
 800a82a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
 800a82e:	4618      	mov	r0, r3
 800a830:	f000 f91c 	bl	800aa6c <USBD_Get_USB_Status>
 800a834:	4603      	mov	r3, r0
 800a836:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a838:	7bbb      	ldrb	r3, [r7, #14]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3710      	adds	r7, #16
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b084      	sub	sp, #16
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
 800a84a:	460b      	mov	r3, r1
 800a84c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a852:	2300      	movs	r3, #0
 800a854:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a85c:	78fa      	ldrb	r2, [r7, #3]
 800a85e:	4611      	mov	r1, r2
 800a860:	4618      	mov	r0, r3
 800a862:	f7fa fde5 	bl	8005430 <HAL_PCD_EP_Close>
 800a866:	4603      	mov	r3, r0
 800a868:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
 800a86c:	4618      	mov	r0, r3
 800a86e:	f000 f8fd 	bl	800aa6c <USBD_Get_USB_Status>
 800a872:	4603      	mov	r3, r0
 800a874:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a876:	7bbb      	ldrb	r3, [r7, #14]
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3710      	adds	r7, #16
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	460b      	mov	r3, r1
 800a88a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a88c:	2300      	movs	r3, #0
 800a88e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a890:	2300      	movs	r3, #0
 800a892:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a89a:	78fa      	ldrb	r2, [r7, #3]
 800a89c:	4611      	mov	r1, r2
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fa febd 	bl	800561e <HAL_PCD_EP_SetStall>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8a8:	7bfb      	ldrb	r3, [r7, #15]
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f000 f8de 	bl	800aa6c <USBD_Get_USB_Status>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8d8:	78fa      	ldrb	r2, [r7, #3]
 800a8da:	4611      	mov	r1, r2
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fa ff02 	bl	80056e6 <HAL_PCD_EP_ClrStall>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8e6:	7bfb      	ldrb	r3, [r7, #15]
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f000 f8bf 	bl	800aa6c <USBD_Get_USB_Status>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b085      	sub	sp, #20
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	460b      	mov	r3, r1
 800a906:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a90e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a910:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a914:	2b00      	cmp	r3, #0
 800a916:	da0b      	bge.n	800a930 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a918:	78fb      	ldrb	r3, [r7, #3]
 800a91a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a91e:	68f9      	ldr	r1, [r7, #12]
 800a920:	4613      	mov	r3, r2
 800a922:	00db      	lsls	r3, r3, #3
 800a924:	4413      	add	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	440b      	add	r3, r1
 800a92a:	333e      	adds	r3, #62	@ 0x3e
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	e00b      	b.n	800a948 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a930:	78fb      	ldrb	r3, [r7, #3]
 800a932:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a936:	68f9      	ldr	r1, [r7, #12]
 800a938:	4613      	mov	r3, r2
 800a93a:	00db      	lsls	r3, r3, #3
 800a93c:	4413      	add	r3, r2
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	440b      	add	r3, r1
 800a942:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800a946:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3714      	adds	r7, #20
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	460b      	mov	r3, r1
 800a95e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a960:	2300      	movs	r3, #0
 800a962:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a964:	2300      	movs	r3, #0
 800a966:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a96e:	78fa      	ldrb	r2, [r7, #3]
 800a970:	4611      	mov	r1, r2
 800a972:	4618      	mov	r0, r3
 800a974:	f7fa fccf 	bl	8005316 <HAL_PCD_SetAddress>
 800a978:	4603      	mov	r3, r0
 800a97a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	4618      	mov	r0, r3
 800a980:	f000 f874 	bl	800aa6c <USBD_Get_USB_Status>
 800a984:	4603      	mov	r3, r0
 800a986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a988:	7bbb      	ldrb	r3, [r7, #14]
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b086      	sub	sp, #24
 800a996:	af00      	add	r7, sp, #0
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	607a      	str	r2, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
 800a99e:	460b      	mov	r3, r1
 800a9a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a9b0:	7af9      	ldrb	r1, [r7, #11]
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	f7fa fde8 	bl	800558a <HAL_PCD_EP_Transmit>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9be:	7dfb      	ldrb	r3, [r7, #23]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 f853 	bl	800aa6c <USBD_Get_USB_Status>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a9ca:	7dbb      	ldrb	r3, [r7, #22]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b086      	sub	sp, #24
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	607a      	str	r2, [r7, #4]
 800a9de:	603b      	str	r3, [r7, #0]
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a9f2:	7af9      	ldrb	r1, [r7, #11]
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	687a      	ldr	r2, [r7, #4]
 800a9f8:	f7fa fd64 	bl	80054c4 <HAL_PCD_EP_Receive>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa00:	7dfb      	ldrb	r3, [r7, #23]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 f832 	bl	800aa6c <USBD_Get_USB_Status>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa0c:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3718      	adds	r7, #24
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}

0800aa16 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b082      	sub	sp, #8
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
 800aa1e:	460b      	mov	r3, r1
 800aa20:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa28:	78fa      	ldrb	r2, [r7, #3]
 800aa2a:	4611      	mov	r1, r2
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fa fd94 	bl	800555a <HAL_PCD_EP_GetRxCount>
 800aa32:	4603      	mov	r3, r0
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3708      	adds	r7, #8
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aa44:	4b03      	ldr	r3, [pc, #12]	@ (800aa54 <USBD_static_malloc+0x18>)
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	370c      	adds	r7, #12
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr
 800aa52:	bf00      	nop
 800aa54:	20001db8 	.word	0x20001db8

0800aa58 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]

}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b085      	sub	sp, #20
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	4603      	mov	r3, r0
 800aa74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aa7a:	79fb      	ldrb	r3, [r7, #7]
 800aa7c:	2b03      	cmp	r3, #3
 800aa7e:	d817      	bhi.n	800aab0 <USBD_Get_USB_Status+0x44>
 800aa80:	a201      	add	r2, pc, #4	@ (adr r2, 800aa88 <USBD_Get_USB_Status+0x1c>)
 800aa82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa86:	bf00      	nop
 800aa88:	0800aa99 	.word	0x0800aa99
 800aa8c:	0800aa9f 	.word	0x0800aa9f
 800aa90:	0800aaa5 	.word	0x0800aaa5
 800aa94:	0800aaab 	.word	0x0800aaab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	73fb      	strb	r3, [r7, #15]
    break;
 800aa9c:	e00b      	b.n	800aab6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aa9e:	2303      	movs	r3, #3
 800aaa0:	73fb      	strb	r3, [r7, #15]
    break;
 800aaa2:	e008      	b.n	800aab6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	73fb      	strb	r3, [r7, #15]
    break;
 800aaa8:	e005      	b.n	800aab6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aaaa:	2303      	movs	r3, #3
 800aaac:	73fb      	strb	r3, [r7, #15]
    break;
 800aaae:	e002      	b.n	800aab6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aab0:	2303      	movs	r3, #3
 800aab2:	73fb      	strb	r3, [r7, #15]
    break;
 800aab4:	bf00      	nop
  }
  return usb_status;
 800aab6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3714      	adds	r7, #20
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <memset>:
 800aac4:	4402      	add	r2, r0
 800aac6:	4603      	mov	r3, r0
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d100      	bne.n	800aace <memset+0xa>
 800aacc:	4770      	bx	lr
 800aace:	f803 1b01 	strb.w	r1, [r3], #1
 800aad2:	e7f9      	b.n	800aac8 <memset+0x4>

0800aad4 <__libc_init_array>:
 800aad4:	b570      	push	{r4, r5, r6, lr}
 800aad6:	4d0d      	ldr	r5, [pc, #52]	@ (800ab0c <__libc_init_array+0x38>)
 800aad8:	4c0d      	ldr	r4, [pc, #52]	@ (800ab10 <__libc_init_array+0x3c>)
 800aada:	1b64      	subs	r4, r4, r5
 800aadc:	10a4      	asrs	r4, r4, #2
 800aade:	2600      	movs	r6, #0
 800aae0:	42a6      	cmp	r6, r4
 800aae2:	d109      	bne.n	800aaf8 <__libc_init_array+0x24>
 800aae4:	4d0b      	ldr	r5, [pc, #44]	@ (800ab14 <__libc_init_array+0x40>)
 800aae6:	4c0c      	ldr	r4, [pc, #48]	@ (800ab18 <__libc_init_array+0x44>)
 800aae8:	f000 f818 	bl	800ab1c <_init>
 800aaec:	1b64      	subs	r4, r4, r5
 800aaee:	10a4      	asrs	r4, r4, #2
 800aaf0:	2600      	movs	r6, #0
 800aaf2:	42a6      	cmp	r6, r4
 800aaf4:	d105      	bne.n	800ab02 <__libc_init_array+0x2e>
 800aaf6:	bd70      	pop	{r4, r5, r6, pc}
 800aaf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800aafc:	4798      	blx	r3
 800aafe:	3601      	adds	r6, #1
 800ab00:	e7ee      	b.n	800aae0 <__libc_init_array+0xc>
 800ab02:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab06:	4798      	blx	r3
 800ab08:	3601      	adds	r6, #1
 800ab0a:	e7f2      	b.n	800aaf2 <__libc_init_array+0x1e>
 800ab0c:	0800ac04 	.word	0x0800ac04
 800ab10:	0800ac04 	.word	0x0800ac04
 800ab14:	0800ac04 	.word	0x0800ac04
 800ab18:	0800ac08 	.word	0x0800ac08

0800ab1c <_init>:
 800ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1e:	bf00      	nop
 800ab20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab22:	bc08      	pop	{r3}
 800ab24:	469e      	mov	lr, r3
 800ab26:	4770      	bx	lr

0800ab28 <_fini>:
 800ab28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2a:	bf00      	nop
 800ab2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab2e:	bc08      	pop	{r3}
 800ab30:	469e      	mov	lr, r3
 800ab32:	4770      	bx	lr
