Braun, T., Günter, M., Kasumi, M., and Khalil, I. 1999. Virtual private network architecture. Tech. rep. California Technical Institute. IAM-99-001.
Clark, C., Lee, W., Schimmel, D., Contis, C. Koné, M., and Thomas, A. 2004. A hardware platform for network intrusion detection and prevention. In Proceedings of the 3rd Workshop on Network Processors and Applications (NP3), ACM, New York, NY.
Comer, D. and Martynov, M. 2006. Building experimental virtual routers with network processors. In Proceedings of the 2nd International Conference on Testbeds and Research Infrastructures for the Development of Networks and Communities (TRIDENTCOM). IEEE, Los Alamitos, CA.
Crowley, P. and Baer, J.-L. 2002. A modeling framework for network processor systems. In Proceedings of the Network Processor Workshop in Conjunction with the 8th International Symposium on High Performance Computer Architecture (NP1). ACM, New York, NY.
John D. Davis , Cong Fu , James Laudon, The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105738]
Intel. IXP425 Network Processor. http://www.intel.com/design/network/products/npfamily/ixp425.htm.
Intel. IXP2400 Network Processor. http://www.intel.com/design/network/products/npfamily/ixp2400.htm.
Panos Lekkas, Network Processors, McGraw-Hill, Inc., New York, NY, 2003
Ying-Dar Lin , Yi-Neng Lin , Shun-Chin Yang , Yu-Sheng Lin, DiffServ edge routers over network processors: implementation and evaluation, IEEE Network: The Magazine of Global Internetworking, v.17 n.4, p.28-34, July 2003[doi>10.1109/MNET.2003.1220693]
Yi-Neng Lin , Chiuan-Hung Lin , Ying-Dar Lin , Yuan-Chen Lai, VPN Gateways over Network Processors: Implementation and Evaluation, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.480-486, March 07-10, 2005[doi>10.1109/RTAS.2005.58]
Yi-Neng Lin , Yao-Chung Chang , Ying-Dar Lin , Yuan-Chen Lai, Resource allocation in network processors for network intrusion prevention systems, Journal of Systems and Software, v.80 n.7, p.1030-1036, July, 2007[doi>10.1016/j.jss.2007.01.032]
Lu, J. and Wang, J. 2006. Analytical performance analysis of network-processor-based application designs. In Proceedings of the 15th International Conference on Computer Communications and Networks (IC3N'06). IEEE, Los Alamitos, CA, 33--39.
Microsoft TechNet. http://www.microsoft.com/technet/prodtechnol/windows2000serv/reskit/core/fned_ana_trrf.mspx?mfr=true.
Murata, T. 1989. Petri nets: Properties, analysis and applications. Proc. IEEE 77, 4.
Daniel Nussbaum , Alexandra Fedorova , Christopher Small, An overview of the Sam CMT simulator kit, Sun Microsystems, Inc., Mountain View, CA, 2004
Anne Vinter Ratzer , Lisa Wells , Henry Michael Lassen , Mads Laursen , Jacob Frank Qvortrup , Martin Stig Stissing , Michael Westergaard , Søren Christensen , Kurt Jensen, CPN tools for editing, simulating, and analysing coloured Petri nets, Proceedings of the 24th international conference on Applications and theory of Petri nets, June 23-27, 2003, Eindhoven, The Netherlands
Smith, J. M. S. 1997. Application-Specific Integrated Circuits. Addison-Wesley, Upper Saddle River, NJ.
Zhangxi Tan , Chuang Lin , Hao Yin , Bo Li, Optimization and Benchmark of Cryptographic Algorithms on Network Processors, IEEE Micro, v.24 n.5, p.55-69, September 2004[doi>10.1109/MM.2004.54]
Tilman Wolf , Mark A. Franklin, Performance Models for Network Processor Design, IEEE Transactions on Parallel and Distributed Systems, v.17 n.6, p.548-561, June 2006[doi>10.1109/TPDS.2006.75]
Zuberek, W. M., Govindarajan, R., and Suciu, F. 1998. Timed colored Petri net models of distributed memory multithreaded multiprocessors. In Proceedings of Workshop on Practical Use of Colored Petri Nets and Design/CPN. ACM, New York, NY.
