ph1_400
13 116555 1089 937 53104 414934 0 3
0.145 -0.599 pcie_scan ph1_400 PH1A400SFG900 Detail 2 25 756
clock: aux_clk
13 64862 5770 4
Setup check
23 3
Endpoint: uut/uADConfig1/reg_sen_reg_syn_27
23 2.643000 3 3
Timing path: uut/rst_sof_n_d0_reg_syn_4.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/rst_sof_n_d0_reg_syn_4.clk
uut/uADConfig1/reg_sen_reg_syn_27
25 2.643000 11.051000 8.408000 3 3
uut/rst_sof_n_d1 uut/en_adc1_cfg_d1_reg_syn_7.ie
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id

Timing path: uut/en_adc1_cfg_d1_reg_syn_7.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/en_adc1_cfg_d1_reg_syn_7.clk
uut/uADConfig1/reg_sen_reg_syn_27
75 3.018000 11.051000 8.033000 3 3
uut/en_adc1_cfg_d2 uut/en_adc1_cfg_d1_reg_syn_7.ic
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id

Timing path: uut/en_adc1_cfg_d0_reg_syn_6.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/en_adc1_cfg_d0_reg_syn_6.clk
uut/uADConfig1/reg_sen_reg_syn_27
125 3.032000 11.051000 8.019000 3 3
uut/en_adc1_cfg_d0 uut/en_adc1_cfg_d1_reg_syn_7.imb
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id


Endpoint: uut/uADConfig1/reg_sen_reg_syn_27
175 2.669000 3 3
Timing path: uut/rst_sof_n_d0_reg_syn_4.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/rst_sof_n_d0_reg_syn_4.clk
uut/uADConfig1/reg_sen_reg_syn_27
177 2.669000 11.051000 8.382000 3 3
uut/rst_sof_n_d1 uut/en_adc1_cfg_d1_reg_syn_7.ie
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id

Timing path: uut/en_adc1_cfg_d1_reg_syn_7.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/en_adc1_cfg_d1_reg_syn_7.clk
uut/uADConfig1/reg_sen_reg_syn_27
227 3.044000 11.051000 8.007000 3 3
uut/en_adc1_cfg_d2 uut/en_adc1_cfg_d1_reg_syn_7.ic
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id

Timing path: uut/en_adc1_cfg_d0_reg_syn_6.clk->uut/uADConfig1/reg_sen_reg_syn_27
uut/en_adc1_cfg_d0_reg_syn_6.clk
uut/uADConfig1/reg_sen_reg_syn_27
277 3.058000 11.051000 7.993000 3 3
uut/en_adc1_cfg_d0 uut/en_adc1_cfg_d1_reg_syn_7.imb
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sen_reg_syn_27.id


Endpoint: uut/uADConfig1/reg_sdi_reg_syn_9
327 2.823000 37 3
Timing path: uut/reg5_syn_176.clk->uut/uADConfig1/reg_sdi_reg_syn_9
uut/reg5_syn_176.clk
uut/uADConfig1/reg_sdi_reg_syn_9
329 2.823000 11.050000 8.227000 5 6
uut/uADConfig1/adc_cfg_data[23] uut/reg5_syn_144.imf
uut/uADConfig1/reg_data[7]_syn_2 uut/uADConfig1/reg_data[7]_syn_4.ia
uut/uADConfig1/reg_data[7] uut/uADConfig1/mux0_syn_9.id
uut/uADConfig1/mux0_syn_13[1] uut/uADConfig1/mux0_syn_12.muxi[1]
uut/uADConfig1/mux0_syn_17 uut/uADConfig1/mux0_syn_10.f78i
uut/uADConfig1/reg_sdi_n9 uut/uADConfig1/reg_sdi_reg_syn_9.ia

Timing path: uut/rst_sof_n_d0_reg_syn_4.clk->uut/uADConfig1/reg_sdi_reg_syn_9
uut/rst_sof_n_d0_reg_syn_4.clk
uut/uADConfig1/reg_sdi_reg_syn_9
385 2.860000 11.050000 8.190000 3 3
uut/rst_sof_n_d1 uut/en_adc1_cfg_d1_reg_syn_7.ie
uut/uADConfig1/mux3_syn_11 uut/uADConfig1/reg_sen_reg_syn_29.ie
uut/uADConfig1/mux20_syn_11 uut/uADConfig1/reg_sdi_reg_syn_9.ib

Timing path: uut/reg5_syn_170.clk->uut/uADConfig1/reg_sdi_reg_syn_9
uut/reg5_syn_170.clk
uut/uADConfig1/reg_sdi_reg_syn_9
435 2.881000 11.050000 8.169000 5 6
uut/uADConfig1/adc_cfg_data[28] uut/reg5_syn_150.ia
uut/uADConfig1/reg_data[12]_syn_2 uut/uADConfig1/reg_data[12]_syn_4.id
uut/uADConfig1/reg_data[12] uut/uADConfig1/mux0_syn_11.ia
uut/uADConfig1/mux0_syn_13[3] uut/uADConfig1/mux0_syn_12.muxi[3]
uut/uADConfig1/mux0_syn_17 uut/uADConfig1/mux0_syn_10.f78i
uut/uADConfig1/reg_sdi_n9 uut/uADConfig1/reg_sdi_reg_syn_9.ia



Hold check
491 3
Endpoint: uut/DRAM_reverse/reg31_syn_36
493 0.008000 3 3
Timing path: uut/DRAM_reverse/reg24_syn_36.clk->uut/DRAM_reverse/reg31_syn_36
uut/DRAM_reverse/reg24_syn_36.clk
uut/DRAM_reverse/reg31_syn_36
495 0.008000 2.838000 2.846000 1 1
uut/DRAM_reverse/din1b_td1[2] uut/DRAM_reverse/reg31_syn_36.imf

Timing path: uut/DRAM_reverse/reg22_syn_31.clk->uut/DRAM_reverse/reg31_syn_36
uut/DRAM_reverse/reg22_syn_31.clk
uut/DRAM_reverse/reg31_syn_36
533 0.168000 2.838000 3.006000 1 1
uut/DRAM_reverse/din1_td1[2] uut/DRAM_reverse/reg31_syn_36.id

Timing path: uut/DPRAMA2/inst_syn_1.clkb->uut/DRAM_reverse/reg31_syn_36
uut/DPRAMA2/inst_syn_1.clkb
uut/DRAM_reverse/reg31_syn_36
571 1.014000 2.838000 3.852000 2 2
uut/din2[2] uut/DRAM_reverse/sel24_syn_259.ia
uut/DRAM_reverse/sel24_syn_246 uut/DRAM_reverse/reg31_syn_36.ima


Endpoint: app_auxclk_syn_528
611 0.010000 23 3
Timing path: app_auxclk_syn_542.clk->app_auxclk_syn_528
app_auxclk_syn_542.clk
app_auxclk_syn_528
613 0.010000 3.089000 3.099000 1 1
app_auxclk_syn_120 app_auxclk_syn_528.ima

Timing path: app_auxclk_syn_552.clk->app_auxclk_syn_528
app_auxclk_syn_552.clk
app_auxclk_syn_528
651 0.112000 3.089000 3.201000 1 1
app_auxclk_syn_121 app_auxclk_syn_528.id

Timing path: uut/DRAM_reverse/fifo0/logic_ramfifo_syn_1006.clk->app_auxclk_syn_528
uut/DRAM_reverse/fifo0/logic_ramfifo_syn_1006.clk
app_auxclk_syn_528
689 0.932000 3.089000 4.021000 4 4
uut/DRAM_reverse/fifo0/logic_ramfifo_syn_107 uut/DRAM_reverse/tlast_n1_syn_26.imf
uut/DRAM_reverse/tlast_n1_syn_10 uut/DRAM_reverse/tlast_n1_syn_29.ie
uut/DRAM_reverse/tlast_n1_syn_12 app_auxclk_syn_567.imb
uut/DRAM_reverse/rd_fifo_syn_2 app_auxclk_syn_528.ib


Endpoint: u_swith/reg2_syn_567
733 0.011000 2 2
Timing path: u_swith/reg2_syn_546.clk->u_swith/reg2_syn_567
u_swith/reg2_syn_546.clk
u_swith/reg2_syn_567
735 0.011000 3.412000 3.423000 1 1
u_swith/datatem[49] u_swith/reg2_syn_567.ie

Timing path: u_swith/reg0_syn_19.clk->u_swith/reg2_syn_567
u_swith/reg0_syn_19.clk
u_swith/reg2_syn_567
773 1.042000 3.412000 4.454000 2 2
u_swith/data_cnt[2] u_sgdma_app/u_usr_h2c0w/reg1_syn_252.ib
u_swith/mux9_syn_609 u_swith/reg2_syn_567.ib



Recovery check
813 3
Endpoint: u_swith/reg2_syn_615
815 2.046000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->u_swith/reg2_syn_615
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
u_swith/reg2_syn_615
817 2.046000 15.539000 13.493000 0 1
uut/RST_n u_swith/reg2_syn_615.asr


Endpoint: u_swith/reg2_syn_606
855 2.046000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->u_swith/reg2_syn_606
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
u_swith/reg2_syn_606
857 2.046000 15.539000 13.493000 0 1
uut/RST_n u_swith/reg2_syn_606.asr


Endpoint: u_swith/reg2_syn_582
895 2.118000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->u_swith/reg2_syn_582
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
u_swith/reg2_syn_582
897 2.118000 15.506000 13.388000 0 1
uut/RST_n u_swith/reg2_syn_582.asr



Removal check
935 3
Endpoint: uut/WRADDATA/reg8_syn_36
937 -0.599000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->uut/WRADDATA/reg8_syn_36
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
uut/WRADDATA/reg8_syn_36
939 -0.599000 5.346000 4.747000 0 1
uut/RST_n uut/WRADDATA/reg8_syn_36.asr


Endpoint: uut/WRADDATA/reg8_syn_33
981 -0.599000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->uut/WRADDATA/reg8_syn_33
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
uut/WRADDATA/reg8_syn_33
983 -0.599000 5.346000 4.747000 0 1
uut/RST_n uut/WRADDATA/reg8_syn_33.asr


Endpoint: uut/WRADDATA/reg8_syn_39
1025 -0.451000 1 1
Timing path: uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk->uut/WRADDATA/reg8_syn_39
uut/SYNC_ASYNC_RST/RST_N_reg_syn_4.clk
uut/WRADDATA/reg8_syn_39
1027 -0.451000 5.345000 4.894000 0 1
uut/RST_n uut/WRADDATA/reg8_syn_39.asr




clock: core_clk
1071 0 0 0

clock: pll_out_clk
1079 277812 19182 4
Setup check
1089 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
1089 0.145000 23 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
1091 0.145000 9.442000 9.297000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.clkin[0]
u_sgdma_subsys/u_sgdma_ip/h2c0_rst u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_549.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_29 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_146.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_23 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205.ima

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_67.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_67.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
1139 1.925000 9.442000 7.517000 5 6
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_len_x[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_sfrst_data u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_537.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/usr_h2c0_rel_o u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_146.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_23 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205.ima

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_65.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_65.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205
1191 1.946000 9.442000 7.496000 5 6
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_len_x[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_sfrst_data u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_537.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/usr_h2c0_rel_o u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_146.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_23 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_205.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
1243 0.184000 12 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull_reg_syn_7.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull_reg_syn_7.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
1245 0.184000 9.650000 9.466000 6 7
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull u_sgdma_app/s0_axis_c2h_tdata[78]_syn_2.id
s0_axis_c2h_tready u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_549.ima
m0_axis_h2c_tready_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_tdata_x1_b[18]_syn_5.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_tdata_x[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1205.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1210[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1209.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1214 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tdata_b1[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687.id

Timing path: u_sgdma_app/u_usr_regrw/reg5_syn_10.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
u_sgdma_app/u_usr_regrw/reg5_syn_10.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
1299 0.421000 9.650000 9.229000 6 7
u_sgdma_app/u_usr_regrw/usr_lp0rw_md[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_633.ic
u_sgdma_app/u_tst_ctrl/usr_lp0rw_run_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_549.id
m0_axis_h2c_tready_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_tdata_x1_b[18]_syn_5.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_tdata_x[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1205.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1210[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1209.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1214 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tdata_b1[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687.id

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull_reg_syn_7.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull_reg_syn_7.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687
1353 0.439000 9.650000 9.211000 6 7
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_len_afull u_sgdma_app/s0_axis_c2h_tdata[78]_syn_2.id
s0_axis_c2h_tready u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_549.ima
m0_axis_h2c_tready_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_704.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_tdata_x[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1205.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1210[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1209.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1214 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/mux6_syn_1207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tdata_b1[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg8_syn_687.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
1407 0.193000 23 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
1409 0.193000 9.443000 9.250000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.clkin[0]
u_sgdma_subsys/u_sgdma_ip/h2c0_rst u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_549.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_29 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_113.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_21 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110.ima

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_67.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_67.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
1457 2.154000 9.443000 7.289000 5 6
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_len_x[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_sfrst_data u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_537.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/usr_h2c0_rel_o u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_113.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_21 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110.ima

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_65.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_65.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110
1509 2.175000 9.443000 7.268000 5 6
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_len_x[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_spec_st u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_561.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_sfrst_data u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg7_syn_537.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/usr_h2c0_rel_o u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_113.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_21 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg3_syn_110.ima



Hold check
1561 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
1563 0.078000 32 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg2_syn_83.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg2_syn_83.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
1565 0.078000 2.000000 2.078000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_keep[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87.ie

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/lst_h2c0_pkt_reg_syn_11.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/lst_h2c0_pkt_reg_syn_11.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
1607 0.788000 2.000000 2.788000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/lst_h2c0_pkt u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87.ia

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_63.clk->u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg4_syn_63.clk
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87
1649 0.912000 2.000000 2.912000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/h2c0_len_x[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_18.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_17.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/m0_axis_rx_tkeep_b[13]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_mrd_axi4s0/reg9_syn_87.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
1695 0.107000 4 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg5_syn_131.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg5_syn_131.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
1697 0.107000 2.006000 2.113000 1 1
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_q_ltch[5] u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77.ie

Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_21.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_21.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
1739 1.294000 2.006000 3.300000 2 2
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_sync[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg8_syn_299.ic
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_rising2_dup_1 u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77.ib

Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/vld_wdscp0_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/vld_wdscp0_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77
1783 1.509000 2.006000 3.515000 2 2
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/vld_wdscp0 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg8_syn_299.ie
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_rising2_dup_1 u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_77.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
1827 0.114000 4 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg5_syn_119.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg5_syn_119.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
1829 0.114000 0.963000 1.077000 1 1
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_q_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83.ie

Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_21.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_21.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
1871 0.876000 0.963000 1.839000 2 2
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_sync[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg8_syn_299.ic
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_rising2_dup_1 u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83.ib

Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_23.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg6_syn_23.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83
1915 1.015000 0.963000 1.978000 2 2
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_sync[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg8_syn_299.ib
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_rden_rising2_dup_1 u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/reg10_syn_83.ib



Recovery check
1959 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/dscp_c2h0_nregw_reg_syn_7
1961 2.688000 1 1
Timing path: u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk->u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/dscp_c2h0_nregw_reg_syn_7
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/dscp_c2h0_nregw_reg_syn_7
1963 2.688000 9.401000 6.713000 1 2
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2 u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn.clkin[0]
u_sgdma_subsys/u_sgdma_ip/core_rst_n u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/dscp_c2h0_nregw_reg_syn_7.asr


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_292
2007 2.688000 1 1
Timing path: u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk->u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_292
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk
u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_292
2009 2.688000 9.401000 6.713000 1 2
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2 u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn.clkin[0]
u_sgdma_subsys/u_sgdma_ip/core_rst_n u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_292.asr


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_289
2053 2.688000 1 1
Timing path: u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk->u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_289
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.clk
u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_289
2055 2.688000 9.401000 6.713000 1 2
u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2 u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn.clkin[0]
u_sgdma_subsys/u_sgdma_ip/core_rst_n u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/reg8_syn_289.asr



Removal check
2099 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
2101 2.597000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
2103 2.597000 0.773000 3.370000 1 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.clkin[0]
u_sgdma_subsys/u_sgdma_ip/h2c0_rst u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1.fifo_wrst


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
2147 2.598000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1
2149 2.598000 0.773000 3.371000 1 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.clkin[0]
u_sgdma_subsys/u_sgdma_ip/h2c0_rst u_sgdma_subsys/u_sgdma_ip/u_dscpr_cal/u_dscpr_sfifo512x64/fifo_inst_syn_1.fifo_rrst


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/u_rdscp_sfifo512x128/fifo_inst_syn_1
2193 2.633000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk->u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/u_rdscp_sfifo512x128/fifo_inst_syn_1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.clk
u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/u_rdscp_sfifo512x128/fifo_inst_syn_1
2195 2.633000 0.800000 3.433000 1 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.clkin[0]
u_sgdma_subsys/u_sgdma_ip/h2c0_rst u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/u_rdscp_sfifo512x128/fifo_inst_syn_1.fifo_rrst




Set input delay: 0.774ns max, and 0.35ns min. 
2239 244 244 2
Setup check
2249 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
2249 4.557000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
2251 4.557000 9.404000 4.847000 2 3
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178.ia
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/mux15_syn_103 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
2293 4.704000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
2295 4.704000 9.263000 4.559000 3 3
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_dbi_cs_reg_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/handshake_ok_x_syn_2 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
2337 4.708000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
2339 4.708000 9.262000 4.554000 3 3
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_dbi_cs_reg_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/handshake_ok_x_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.ic



Hold check
2381 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
2383 0.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
2385 0.156000 1.733000 1.889000 2 2
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
2425 0.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
2427 0.156000 1.733000 1.889000 2 2
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
2467 0.252000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_ack
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
2469 0.252000 1.732000 1.984000 2 2
u_sgdma_subsys/drp_lbc_dbi_ack u_sgdma_app/u_cfg_regrw/reg1_syn_135.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_ack_i u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59.ia




Set input delay: 0.779ns max, and 0.365ns min. 
2509 2 2 2
Setup check
2519 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2519 7.190000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2521 7.190000 9.401000 2.211000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[31] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.imf



Hold check
2559 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2561 0.038000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2563 0.038000 1.733000 1.771000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[31] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.imf




Set input delay: 0.798ns max, and 0.369ns min. 
2601 2 2 2
Setup check
2611 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2611 7.139000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2613 7.139000 9.261000 2.122000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[30] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.ie



Hold check
2651 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2653 0.033000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2655 0.033000 1.637000 1.670000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[30] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.ie




Set input delay: 0.803ns max, and 0.356ns min. 
2693 2 2 2
Setup check
2703 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
2703 6.817000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
2705 6.817000 9.261000 2.444000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[29] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.imf



Hold check
2743 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
2745 0.309000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
2747 0.309000 1.637000 1.946000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[29] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.imf




Set input delay: 0.779ns max, and 0.367ns min. 
2785 2 2 2
Setup check
2795 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2795 6.458000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2797 6.458000 9.261000 2.803000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[28] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.imf



Hold check
2835 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2837 0.668000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164
2839 0.668000 1.637000 2.305000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[28] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.imf




Set input delay: 0.889ns max, and 0.441ns min. 
2877 2 2 2
Setup check
2887 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2887 6.970000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2889 6.970000 9.401000 2.431000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[27] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.ie



Hold check
2927 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2929 0.241000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161
2931 0.241000 1.733000 1.974000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[27] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.ie




Set input delay: 0.794ns max, and 0.359ns min. 
2969 2 2 2
Setup check
2979 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
2979 6.982000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
2981 6.982000 9.404000 2.422000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[26] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.imf



Hold check
3019 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
3021 0.185000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
3023 0.185000 1.736000 1.921000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[26] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.imf




Set input delay: 0.812ns max, and 0.367ns min. 
3061 2 2 2
Setup check
3071 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3071 7.082000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3073 7.082000 9.258000 2.176000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[25] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.imf



Hold check
3111 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3113 0.136000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3115 0.136000 1.634000 1.770000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[25] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.imf




Set input delay: 0.846ns max, and 0.361ns min. 
3153 2 2 2
Setup check
3163 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3163 7.020000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3165 7.020000 9.258000 2.238000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[24] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.ie



Hold check
3203 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3205 0.141000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170
3207 0.141000 1.634000 1.775000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[24] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.ie




Set input delay: 0.869ns max, and 0.426ns min. 
3245 2 2 2
Setup check
3255 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
3255 6.882000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
3257 6.882000 9.261000 2.379000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[23] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.ie



Hold check
3295 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
3297 0.269000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167
3299 0.269000 1.637000 1.906000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[23] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.ie




Set input delay: 0.787ns max, and 0.362ns min. 
3337 2 2 2
Setup check
3347 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3347 6.953000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3349 6.953000 9.267000 2.314000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[22] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.ie



Hold check
3387 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3389 0.229000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3391 0.229000 1.643000 1.872000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[22] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.ie




Set input delay: 0.84ns max, and 0.372ns min. 
3429 2 2 2
Setup check
3439 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3439 6.916000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3441 6.916000 9.258000 2.342000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[21] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.ie



Hold check
3479 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3481 0.220000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3483 0.220000 1.634000 1.854000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[21] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.ie




Set input delay: 0.808ns max, and 0.36ns min. 
3521 2 2 2
Setup check
3531 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3531 7.089000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3533 7.089000 9.258000 2.169000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[20] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.imf



Hold check
3571 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3573 0.094000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176
3575 0.094000 1.634000 1.728000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[20] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.imf




Set input delay: 0.809ns max, and 0.375ns min. 
3613 2 2 2
Setup check
3623 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
3623 6.905000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
3625 6.905000 9.258000 2.353000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[19] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178.id



Hold check
3663 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
3665 0.276000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178
3667 0.276000 1.634000 1.910000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[19] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178.id




Set input delay: 0.803ns max, and 0.371ns min. 
3705 2 2 2
Setup check
3715 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3715 6.964000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3717 6.964000 9.261000 2.297000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[18] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.imf



Hold check
3755 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3757 0.218000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3759 0.218000 1.637000 1.855000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[18] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.imf




Set input delay: 0.832ns max, and 0.371ns min. 
3797 2 2 2
Setup check
3807 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3807 6.883000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3809 6.883000 9.267000 2.384000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[17] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.imf



Hold check
3847 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3849 0.233000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173
3851 0.233000 1.643000 1.876000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[17] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.imf




Set input delay: 0.806ns max, and 0.354ns min. 
3889 2 2 2
Setup check
3899 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3899 6.958000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3901 6.958000 9.261000 2.303000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[16] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.ie



Hold check
3939 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3941 0.248000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143
3943 0.248000 1.637000 1.885000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[16] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.ie




Set input delay: 0.794ns max, and 0.36ns min. 
3981 2 2 2
Setup check
3991 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
3991 6.984000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
3993 6.984000 9.264000 2.280000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[15] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.imf



Hold check
4031 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4033 0.209000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4035 0.209000 1.640000 1.849000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[15] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.imf




Set input delay: 0.818ns max, and 0.365ns min. 
4073 4 4 2
Setup check
4083 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
4083 6.082000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
4085 6.082000 9.401000 3.319000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4125 6.621000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4127 6.621000 9.401000 2.780000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf



Hold check
4165 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4167 0.490000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4169 0.490000 1.733000 2.223000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
4207 0.911000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53
4209 0.911000 0.805000 1.716000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_53.ib




Set input delay: 0.778ns max, and 0.351ns min. 
4249 4 4 2
Setup check
4259 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
4259 6.657000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
4261 6.657000 9.404000 2.747000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
4301 7.081000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
4303 7.081000 9.404000 2.323000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie



Hold check
4341 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
4343 0.151000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135
4345 0.151000 1.736000 1.887000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
4383 0.501000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55
4385 0.501000 1.736000 2.237000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_55.ib




Set input delay: 0.821ns max, and 0.373ns min. 
4425 4 4 2
Setup check
4435 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
4435 6.406000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
4437 6.406000 9.401000 2.995000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4477 6.830000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4479 6.830000 9.401000 2.571000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie



Hold check
4517 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4519 0.325000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132
4521 0.325000 1.733000 2.058000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
4559 0.675000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61
4561 0.675000 1.733000 2.408000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_61.ib




Set input delay: 0.765ns max, and 0.361ns min. 
4601 2 2 2
Setup check
4611 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4611 7.154000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4613 7.154000 9.261000 2.107000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[11] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.imf



Hold check
4651 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4653 0.069000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4655 0.069000 1.637000 1.706000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[11] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.imf




Set input delay: 0.929ns max, and 0.437ns min. 
4693 2 2 2
Setup check
4703 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4703 6.748000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4705 6.748000 9.264000 2.516000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[10] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.ie



Hold check
4743 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4745 0.385000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146
4747 0.385000 1.640000 2.025000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[10] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.ie




Set input delay: 0.848ns max, and 0.399ns min. 
4785 2 2 2
Setup check
4795 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
4795 7.074000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
4797 7.074000 9.261000 2.187000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[9] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.ie



Hold check
4835 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
4837 0.120000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
4839 0.120000 1.637000 1.757000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[9] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.ie




Set input delay: 0.825ns max, and 0.355ns min. 
4877 2 2 2
Setup check
4887 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4887 6.866000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4889 6.866000 9.261000 2.395000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[8] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.ie



Hold check
4927 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4929 0.277000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149
4931 0.277000 1.637000 1.914000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[8] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.ie




Set input delay: 0.799ns max, and 0.371ns min. 
4969 4 4 2
Setup check
4979 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
4979 6.596000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
4981 6.596000 9.399000 2.803000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5021 7.148000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5023 7.148000 9.400000 2.252000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf



Hold check
5061 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5063 0.080000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5065 0.080000 1.732000 1.812000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
5103 0.571000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57
5105 0.571000 1.731000 2.302000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_57.ib




Set input delay: 0.829ns max, and 0.369ns min. 
5145 4 4 2
Setup check
5155 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
5155 6.590000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
5157 6.590000 9.400000 2.810000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
5197 7.017000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
5199 7.017000 9.400000 2.383000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140.imb



Hold check
5237 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
5239 0.191000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140
5241 0.191000 1.732000 1.923000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
5279 0.538000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59
5281 0.538000 1.732000 2.270000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_59.ib




Set input delay: 0.825ns max, and 0.368ns min. 
5321 4 4 2
Setup check
5331 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
5331 6.425000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
5333 6.425000 9.399000 2.974000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5373 6.924000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5375 6.924000 9.400000 2.476000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie



Hold check
5413 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5415 0.286000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138
5417 0.286000 1.732000 2.018000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
5455 0.715000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63
5457 0.715000 1.731000 2.446000 2 2
u_sgdma_subsys/drp_lbc_dbi_dout[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/drp_lbc_dbi_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg6_syn_63.ib




Set input delay: 0.823ns max, and 0.365ns min. 
5497 2 2 2
Setup check
5507 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
5507 6.712000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
5509 6.712000 9.261000 2.549000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[4] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.imf



Hold check
5547 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
5549 0.422000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152
5551 0.422000 1.637000 2.059000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[4] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.imf




Set input delay: 0.864ns max, and 0.421ns min. 
5589 2 2 2
Setup check
5599 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5599 7.056000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5601 7.056000 9.267000 2.211000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[3] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.ie



Hold check
5639 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5641 0.127000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5643 0.127000 1.643000 1.770000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[3] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.ie




Set input delay: 0.807ns max, and 0.364ns min. 
5681 2 2 2
Setup check
5691 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5691 6.916000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5693 6.916000 9.258000 2.342000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[2] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.imf



Hold check
5731 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5733 0.270000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5735 0.270000 1.634000 1.904000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[2] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.imf




Set input delay: 0.793ns max, and 0.355ns min. 
5773 2 2 2
Setup check
5783 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5783 6.824000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5785 6.824000 9.267000 2.443000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[1] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.imf



Hold check
5823 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5825 0.341000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155
5827 0.341000 1.643000 1.984000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[1] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.imf




Set input delay: 0.766ns max, and 0.367ns min. 
5865 2 2 2
Setup check
5875 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5875 6.964000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5877 6.964000 9.258000 2.294000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[0] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.ie



Hold check
5915 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5917 0.212000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_dbi_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158
5919 0.212000 1.634000 1.846000 1 1
u_sgdma_subsys/drp_lbc_dbi_dout[0] u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.ie




Set input delay: 0.529ns max, and 0.237ns min. 
5957 1022 982 2
Setup check
5967 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
5967 2.914000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
5969 2.914000 9.394000 6.480000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6013 2.914000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6015 2.914000 9.394000 6.480000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6059 3.053000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6061 3.053000 9.400000 6.347000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
6105 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6107 0.187000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6109 0.187000 1.735000 1.922000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6151 0.270000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6153 0.270000 1.722000 1.992000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
6195 0.315000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
6197 0.315000 1.723000 2.038000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb




Set input delay: 0.617ns max, and 0.277ns min. 
6239 1022 982 2
Setup check
6249 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6249 3.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6251 3.063000 9.394000 6.331000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6295 3.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6297 3.063000 9.394000 6.331000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6341 3.202000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6343 3.202000 9.400000 6.198000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
6387 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6389 0.073000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6391 0.073000 1.735000 1.808000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6433 0.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6435 0.156000 1.722000 1.878000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
6477 0.201000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
6479 0.201000 1.723000 1.924000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb




Set input delay: 0.54ns max, and 0.258ns min. 
6521 1022 982 2
Setup check
6531 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6531 2.923000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6533 2.923000 9.394000 6.471000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6577 2.923000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6579 2.923000 9.394000 6.471000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6623 3.062000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
6625 3.062000 9.400000 6.338000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
6669 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6671 0.226000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6673 0.226000 1.735000 1.961000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6715 0.309000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
6717 0.309000 1.722000 2.031000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_reg_syn_6
6759 0.313000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_reg_syn_6
6761 0.313000 1.722000 2.035000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_180.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_reg_syn_6.ib




Set input delay: 0.551ns max, and 0.252ns min. 
6801 1022 982 2
Setup check
6811 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150
6811 3.130000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150
6813 3.130000 9.394000 6.264000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_180.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_38.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_44.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150
6857 4.691000 9.394000 4.703000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_180.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_40.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[6]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6899 3.165000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6901 3.165000 9.394000 6.229000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6945 3.165000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
6947 3.165000 9.394000 6.229000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb



Hold check
6991 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6993 0.004000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
6995 0.004000 1.735000 1.739000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
7037 0.087000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
7039 0.087000 1.722000 1.809000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
7081 0.132000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
7083 0.132000 1.723000 1.855000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb




Set input delay: 0.55ns max, and 0.252ns min. 
7125 3016 882 2
Setup check
7135 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
7135 1.402000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
7137 1.402000 9.394000 7.992000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
7181 1.402000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
7183 1.402000 9.394000 7.992000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
7227 1.736000 50 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
7229 1.736000 9.391000 7.655000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_115.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_252 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_128.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
7273 2.428000 9.391000 6.963000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_107.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_255 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_116.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_70 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
7319 2.822000 9.391000 6.569000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_drv_usrrw/reg4_syn_138.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_67 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_116.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_70 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie



Hold check
7367 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
7369 0.057000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
7371 0.057000 1.722000 1.779000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
7409 0.307000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
7411 0.307000 1.732000 2.039000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
7455 1.493000 1.732000 3.225000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
7499 1.518000 1.732000 3.250000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
7543 0.675000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
7545 0.675000 1.723000 2.398000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_24.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6.ic




Set input delay: 0.54ns max, and 0.246ns min. 
7585 3010 882 2
Setup check
7595 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
7595 2.137000 27 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
7597 2.137000 9.398000 7.261000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_27.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_40.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
7645 3.175000 9.398000 6.223000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[17]_syn_31.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_10710 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
7691 3.322000 9.398000 6.076000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_305.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_27 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
7737 2.201000 33 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
7739 2.201000 9.387000 7.186000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_305.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_26 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
7785 2.238000 9.387000 7.149000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_42.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n13 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_263.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_26 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
7831 3.001000 9.387000 6.386000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_36 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
7877 2.223000 25 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
7879 2.223000 9.395000 7.172000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_27.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_25.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
7925 3.162000 9.395000 6.233000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_23.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_7 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_320.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
7969 3.278000 9.395000 6.117000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_163.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_18 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_13985 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_24.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.imf



Hold check
8015 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
8017 0.209000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
8019 0.209000 1.732000 1.941000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
8063 1.395000 1.732000 3.127000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[27]_syn_47.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
8107 1.733000 1.732000 3.465000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
8151 0.220000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90
8153 0.220000 1.722000 1.942000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_90.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11
8191 0.240000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11
8193 0.240000 1.734000 1.974000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_170.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel45_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11.ima




Set input delay: 0.518ns max, and 0.25ns min. 
8233 2982 882 2
Setup check
8243 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
8243 1.565000 28 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
8245 1.565000 9.392000 7.827000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4620 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_49.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
8293 2.743000 9.392000 6.649000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_23.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_49.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
8339 2.894000 9.392000 6.498000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_130.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
8385 1.816000 50 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
8387 1.816000 9.391000 7.575000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_115.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_252 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_128.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
8433 2.199000 9.391000 7.192000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_118.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
8479 2.286000 9.391000 7.105000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_110.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_61 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_127.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_63 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
8527 1.822000 22 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
8529 1.822000 9.393000 7.571000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_27 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_167.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_29 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_7 u_sgdma_subsys/u_lbc_ext_addr22_syn_17.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
8577 2.024000 9.393000 7.369000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
8623 2.412000 9.393000 6.981000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_27 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_167.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_74.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_19 u_sgdma_subsys/u_lbc_ext_addr22_syn_17.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.id



Hold check
8669 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
8671 0.048000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
8673 0.048000 1.733000 1.781000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
8715 1.200000 1.733000 2.933000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_17.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_15.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1648 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
8757 0.060000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
8759 0.060000 1.735000 1.795000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_92.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[14]_syn_704 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
8799 1.045000 1.735000 2.780000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
8839 0.078000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
8841 0.078000 1.724000 1.802000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_92.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[14]_syn_704 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
8881 0.455000 1.724000 2.179000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.imf




Set input delay: 0.548ns max, and 0.275ns min. 
8921 2926 882 2
Setup check
8931 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
8931 1.657000 25 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
8933 1.657000 9.398000 7.741000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_27.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_40.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
8981 2.846000 9.398000 6.552000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_23.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_40.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
9027 2.884000 9.398000 6.514000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_10715 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_40.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
9075 1.743000 22 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
9077 1.743000 9.395000 7.652000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_27.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_25.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
9123 2.450000 9.395000 6.945000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_163.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_18 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_13985 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_24.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170
9171 3.119000 9.395000 6.276000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_26.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[5]_syn_49.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
9217 1.775000 26 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
9219 1.775000 9.400000 7.625000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_27.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_45.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
9267 2.447000 9.400000 6.953000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_161.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_173.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_46.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
9315 2.511000 9.400000 6.889000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_43.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_18 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf



Hold check
9361 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
9363 0.020000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
9365 0.020000 1.735000 1.755000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_67.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1976 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
9405 0.919000 1.735000 2.654000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_67.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1976 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
9447 0.025000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
9449 0.025000 1.725000 1.750000 1 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_195 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
9489 0.025000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
9491 0.025000 1.725000 1.750000 1 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_195 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269.cea




Set input delay: 0.564ns max, and 0.264ns min. 
9531 3016 882 2
Setup check
9541 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
9541 2.084000 46 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
9543 2.084000 9.391000 7.307000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_11 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_114.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_838 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_137.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_64 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
9591 2.723000 9.391000 6.668000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_23.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_175.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_137.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_64 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
9639 2.759000 9.391000 6.632000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_112.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_73 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_131.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_75 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_141.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_88 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
9687 2.119000 34 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
9689 2.119000 9.389000 7.270000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_26.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_43.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_47.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
9735 2.583000 9.389000 6.806000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_163.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_18 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_43.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_47.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138
9781 2.856000 9.389000 6.533000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_9.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_47.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[12]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
9827 2.131000 25 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
9829 2.131000 9.393000 7.262000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_53.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_146 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_75.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_76.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_53 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
9875 2.435000 9.393000 6.958000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_25.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_11 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_70.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_16259 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_72.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_38 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_76.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_53 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164
9923 3.052000 9.393000 6.341000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_23.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_72.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_38 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_76.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_53 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.imf



Hold check
9969 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
9971 0.288000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
9973 0.288000 1.721000 2.009000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_130.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
10013 0.496000 37 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
10015 0.496000 1.724000 2.220000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
10057 1.017000 1.724000 2.741000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_71 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_110.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_79 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
10101 1.150000 1.724000 2.874000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_123.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_24 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_110.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_79 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
10145 0.560000 36 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
10147 0.560000 1.724000 2.284000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_130.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[30]_syn_29.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_15 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
10191 1.169000 1.724000 2.893000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_46.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144
10235 1.169000 1.724000 2.893000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_40.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_266.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_44.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[9]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.imf




Set input delay: 0.567ns max, and 0.277ns min. 
10281 3016 882 2
Setup check
10291 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10291 2.190000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10293 2.190000 9.394000 7.204000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10337 2.190000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10339 2.190000 9.394000 7.204000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
10383 2.299000 32 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
10385 2.299000 9.392000 7.093000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_9.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_350.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_41.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
10433 2.994000 9.392000 6.398000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_53.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_146 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_611.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_41.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142
10479 3.315000 9.392000 6.077000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_17.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_149.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n12 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_611.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_41.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.ie



Hold check
10525 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
10527 0.523000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9
10529 0.523000 1.721000 2.244000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_130.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
10569 0.576000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6
10571 0.576000 1.723000 2.299000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_24.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
10613 0.601000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
10615 0.601000 1.721000 2.322000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6.ia




Set input delay: 0.638ns max, and 0.29ns min. 
10657 3016 882 2
Setup check
10667 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10667 1.632000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10669 1.632000 9.394000 7.762000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10713 1.632000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
10715 1.632000 9.394000 7.762000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
10759 1.827000 46 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
10761 1.827000 9.391000 7.564000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_112.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_73 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_131.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_75 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_141.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_88 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
10809 2.813000 9.391000 6.578000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_25.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_11 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_114.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_838 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_137.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_64 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
10855 3.033000 9.391000 6.358000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf



Hold check
10899 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
10901 0.238000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
10903 0.238000 1.719000 1.957000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
10941 0.358000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
10943 0.358000 1.732000 2.090000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
10985 1.450000 1.732000 3.182000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
11027 1.818000 1.732000 3.550000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_reg_syn_6
11071 0.790000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_reg_syn_6
11073 0.790000 1.721000 2.511000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_144 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_reg_syn_6.ia




Set input delay: 0.646ns max, and 0.288ns min. 
11113 3016 882 2
Setup check
11123 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
11123 1.530000 46 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
11125 1.530000 9.391000 7.861000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_112.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_73 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_131.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_75 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_141.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_88 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
11173 2.773000 9.391000 6.618000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_25.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_11 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_114.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_838 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_137.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_64 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
11219 2.950000 9.391000 6.441000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
11263 1.896000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
11265 1.896000 9.394000 7.498000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
11309 1.896000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
11311 1.896000 9.394000 7.498000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_68.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_153.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_76 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb



Hold check
11355 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
11357 0.322000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
11359 0.322000 1.732000 2.054000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_10.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_loge_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
11401 1.299000 1.732000 3.031000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_15.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
11445 1.492000 1.732000 3.224000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
11487 0.338000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101
11489 0.338000 1.719000 2.057000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_101.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
11527 0.598000 37 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
11529 0.598000 1.724000 2.322000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_16.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[10]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
11571 1.170000 1.724000 2.894000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_100.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_9 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_109.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_11 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
11615 1.301000 1.724000 3.025000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_27.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_101.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_59 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf




Set input delay: 0.55ns max, and 0.281ns min. 
11659 3370 882 2
Setup check
11669 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
11669 1.858000 30 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
11671 1.858000 9.398000 7.540000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_40.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
11717 2.396000 9.398000 7.002000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_41.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
11763 2.698000 9.398000 6.700000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_32.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
11809 1.911000 36 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
11811 1.911000 9.387000 7.476000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_305.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_26 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
11857 2.827000 9.387000 6.560000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_30.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_42.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_36 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
11903 2.841000 9.387000 6.546000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[5]_syn_49.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
11947 1.992000 28 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
11949 1.992000 9.391000 7.399000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_320.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
11995 2.314000 9.391000 7.077000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_275.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_8493 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_320.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
12041 2.745000 9.391000 6.646000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_30.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_24 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf



Hold check
12087 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
12089 0.151000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
12091 0.151000 1.732000 1.883000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_115.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
12133 1.143000 1.732000 2.875000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
12177 1.422000 1.732000 3.154000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
12219 0.151000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
12221 0.151000 1.732000 1.883000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_115.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
12263 1.419000 1.732000 3.151000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_reg_syn_6.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ia

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
12307 1.444000 1.732000 3.176000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
12349 0.167000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
12351 0.167000 1.732000 1.899000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_115.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
12393 1.469000 1.732000 3.201000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_10.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
12435 2.213000 1.732000 3.945000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ima




Set input delay: 0.554ns max, and 0.284ns min. 
12475 3400 882 2
Setup check
12485 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
12485 1.896000 31 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
12487 1.896000 9.400000 7.504000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_173.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_46.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
12533 2.579000 9.400000 6.821000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_284.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4083 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_46.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148
12579 2.957000 9.400000 6.443000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_40.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_43.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_18 u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/para_rden_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
12625 1.975000 29 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
12627 1.975000 9.391000 7.416000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_320.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
12673 2.644000 9.391000 6.747000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_157.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_47 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg1_syn_228.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_320.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188
12719 2.863000 9.391000 6.528000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_275.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_8493 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_320.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_37.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[15]_syn_30 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
12765 2.076000 27 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
12767 2.076000 9.393000 7.317000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
12813 2.136000 9.393000 7.257000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_23 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg3_syn_597.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166
12859 2.986000 9.393000 6.407000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_158.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_150.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n38 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_7 u_sgdma_subsys/u_lbc_ext_addr22_syn_17.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.id



Hold check
12905 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
12907 0.236000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
12909 0.236000 1.732000 1.968000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_15.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1648 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
12949 1.580000 1.732000 3.312000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_15.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
12991 0.236000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
12993 0.236000 1.732000 1.968000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_15.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1648 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
13033 1.580000 1.732000 3.312000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_15.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
13075 0.244000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
13077 0.244000 1.733000 1.977000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_15.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1648 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
13117 1.269000 1.733000 3.002000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_15.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.imf




Set input delay: 0.556ns max, and 0.283ns min. 
13159 3400 882 2
Setup check
13169 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
13169 2.317000 31 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
13171 2.317000 9.398000 7.081000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_32.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
13217 2.469000 9.398000 6.929000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_40.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
13263 2.931000 9.398000 6.467000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_41.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
13309 2.375000 35 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
13311 2.375000 9.392000 7.017000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_147.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4595 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_51.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_39 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
13357 2.781000 9.392000 6.611000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_152.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_24 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
13403 3.114000 9.392000 6.278000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_281.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4632 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg1_syn_353.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13449 2.390000 51 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13451 2.390000 9.392000 7.002000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_147.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_103.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13497 2.991000 9.392000 6.401000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_31.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_97.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13543 3.224000 9.392000 6.168000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_260.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_1359 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_108.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_57 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf



Hold check
13589 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_93
13591 0.240000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_93
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_93
13593 0.240000 1.722000 1.962000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_93.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
13631 0.241000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
13633 0.241000 1.732000 1.973000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_115.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
13675 0.499000 1.732000 2.231000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
13717 1.099000 1.732000 2.831000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
13761 0.241000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
13763 0.241000 1.732000 1.973000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_115.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
13805 0.710000 1.732000 2.442000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
13847 1.375000 1.732000 3.107000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_reg_syn_6.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ia




Set input delay: 0.618ns max, and 0.28ns min. 
13891 3376 882 2
Setup check
13901 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13901 2.262000 51 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13903 2.262000 9.392000 7.130000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_31.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_97.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13949 2.505000 9.392000 6.887000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_147.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_103.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
13995 2.875000 9.392000 6.517000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_33.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_104.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_61 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
14041 2.301000 31 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
14043 2.301000 9.398000 7.097000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_40.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
14089 2.395000 9.398000 7.003000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_32.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_618.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[18]_syn_39.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182
14135 2.786000 9.398000 6.612000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_169.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_5 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_41.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[24]_syn_25.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[19]_syn_20 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
14181 2.354000 37 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
14183 2.354000 9.387000 7.033000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_22 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_305.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[28]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_26 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
14229 3.167000 9.387000 6.220000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_32.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_314.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_71 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_42.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_36 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156
14275 3.196000 9.387000 6.191000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel40_syn_164.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_67 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_42.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n13 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg6_syn_263.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_26 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_44.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[3]_syn_28 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.imf



Hold check
14321 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
14323 0.017000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
14325 0.017000 1.719000 1.736000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6.ia

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
14363 0.840000 1.719000 2.559000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[22]_syn_33.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6
14405 1.780000 1.719000 3.499000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_18.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
14447 0.098000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
14449 0.098000 1.724000 1.822000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_81 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
14489 0.196000 1.724000 1.920000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_92.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[14]_syn_704 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
14529 0.170000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
14531 0.170000 1.733000 1.903000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[12]_syn_518 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
14571 1.345000 1.733000 3.078000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.imf




Set input delay: 0.594ns max, and 0.28ns min. 
14613 3028 882 2
Setup check
14623 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
14623 1.898000 52 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
14625 1.898000 9.391000 7.493000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_123.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_117.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_43 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
14671 2.338000 9.391000 7.053000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_147.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_124.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_90 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_128.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
14717 2.597000 9.391000 6.794000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_41 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_117.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_43 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
14763 2.026000 47 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
14765 2.026000 9.391000 7.365000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_133.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_90 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_135.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.ia

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
14809 2.098000 9.391000 7.293000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_drv_usrrw/reg4_syn_161.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n85 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
14855 2.406000 9.391000 6.985000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_58 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
14901 2.107000 32 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
14903 2.107000 9.392000 7.285000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_147.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4595 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_51.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_39 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
14949 2.625000 9.392000 6.767000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_29.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[30]_syn_28.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_49.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
14995 3.279000 9.392000 6.113000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_27 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf



Hold check
15041 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15043 0.000000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15045 0.000000 1.723000 1.723000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_30.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_18 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15085 0.525000 1.723000 2.248000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[22]_syn_33.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
15127 0.044000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
15129 0.044000 1.730000 1.774000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_14.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
15169 0.049000 1.730000 1.779000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_14.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/irq_req_rden_d1_reg_syn_7.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15211 0.069000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15213 0.069000 1.723000 1.792000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dscompl_irqe_n1_syn_4.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dscompl_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.ima

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
15253 0.527000 1.723000 2.250000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[22]_syn_33.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.ia




Set input delay: 0.591ns max, and 0.287ns min. 
15295 2818 882 2
Setup check
15305 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
15305 1.669000 42 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
15307 1.669000 9.391000 7.722000 6 6
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_38.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_74 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_drv_usrrw/reg4_syn_161.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n85 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
15355 2.051000 9.391000 7.340000 6 6
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_38.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_74 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_58 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7
15403 2.820000 9.391000 6.571000 5 5
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_74.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_75 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_127.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_60 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_140.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
15449 1.876000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
15451 1.876000 9.393000 7.517000 3 4
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_38.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_74 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
15495 1.876000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
15497 1.876000 9.393000 7.517000 3 4
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[7]_syn_38.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_74 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_119.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174.ceb



Hold check
15541 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
15543 0.006000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
15545 0.006000 1.732000 1.738000 2 2
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31
15585 1.011000 1.732000 2.743000 4 4
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27
15629 0.012000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27
15631 0.012000 1.731000 1.743000 2 2
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27
15671 1.181000 1.731000 2.912000 4 4
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23
15715 0.012000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23
15717 0.012000 1.731000 1.743000 2 2
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23
15757 1.181000 1.731000 2.912000 4 4
u_sgdma_subsys/lbc_ext_addr[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[2]_dup_83 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_122.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n7 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23.imf




Set input delay: 0.635ns max, and 0.288ns min. 
15801 3086 882 2
Setup check
15811 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
15811 1.914000 33 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
15813 1.914000 9.392000 7.478000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4595 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_51.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_39 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
15859 2.854000 9.392000 6.538000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_157.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_47 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_44.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg1_syn_353.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
15905 3.187000 9.392000 6.205000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_30.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_47.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
15951 1.929000 43 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
15953 1.929000 9.392000 7.463000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_103.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
15999 2.778000 9.392000 6.614000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_101.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_59 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
16045 3.226000 9.392000 6.166000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_31.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_25 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_97.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16091 2.131000 51 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16093 2.131000 9.391000 7.260000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_123.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_117.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_43 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16141 2.145000 9.391000 7.246000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_124.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_90 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_128.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16187 2.921000 9.391000 6.470000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_53 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie



Hold check
16233 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
16235 0.079000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
16237 0.079000 1.722000 1.801000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
16277 0.385000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
16279 0.385000 1.732000 2.117000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
16323 0.449000 1.732000 2.181000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
16365 0.643000 1.732000 2.375000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
16409 0.385000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
16411 0.385000 1.732000 2.117000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
16455 0.660000 1.732000 2.392000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
16497 0.955000 1.732000 2.687000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_reg_syn_6.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ia




Set input delay: 0.566ns max, and 0.286ns min. 
16541 3086 882 2
Setup check
16551 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
16551 0.678000 33 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
16553 0.678000 9.392000 8.714000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel58_syn_4595 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_51.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_39 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
16599 2.189000 9.392000 7.203000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_42.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b2_n13 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg1_syn_353.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146
16645 2.474000 9.392000 6.918000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_axi4s_wben_n1_syn_27 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_31 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_52.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[8]_syn_23 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
16691 0.693000 43 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
16693 0.693000 9.392000 8.699000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_103.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_33 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_111.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_45 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
16739 2.570000 9.392000 6.822000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_101.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_59 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158
16785 2.684000 9.392000 6.708000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_33.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[29]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_104.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_61 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_69 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16831 0.909000 51 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16833 0.909000 9.391000 8.482000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_103.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_21 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[14]_syn_28.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_124.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_90 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_128.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_98 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ic

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16879 1.923000 9.391000 7.468000 6 6
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_123.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_35 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_117.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_43 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160
16927 2.713000 9.391000 6.678000 5 5
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[25]_syn_20.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_17 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[1]_syn_16 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_120.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_53 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_129.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[0]_syn_78 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.ie



Hold check
16973 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
16975 0.166000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
16977 0.166000 1.722000 1.888000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_13 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
17017 0.337000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
17019 0.337000 1.732000 2.069000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.imb

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
17063 0.523000 1.732000 2.255000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ie

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6
17105 0.595000 1.732000 2.327000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
17149 0.337000 4 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
17151 0.337000 1.732000 2.069000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_4 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.id

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
17195 0.734000 1.732000 2.466000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_32.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_36.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_14 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6
17237 0.907000 1.732000 2.639000 4 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_n1_syn_19 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_8.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_reg_syn_6.ima
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.ia




Set input delay: 0.574ns max, and 0.274ns min. 
17281 1044 1002 2
Setup check
17291 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
17291 3.184000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
17293 3.184000 9.394000 6.210000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
17337 3.184000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
17339 3.184000 9.394000 6.210000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
17383 3.323000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
17385 3.323000 9.400000 6.077000 3 4
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
17429 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
17431 0.021000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11
17433 0.021000 1.735000 1.756000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
17475 0.104000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
17477 0.104000 1.722000 1.826000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
17519 0.149000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_cs[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
17521 0.149000 1.723000 1.872000 2 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_8.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb




Set input delay: 0.672ns max, and 0.338ns min. 
17563 18 18 2
Setup check
17573 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177
17573 5.347000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177
17575 5.347000 9.387000 4.040000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
17613 6.185000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
17615 6.185000 9.400000 3.215000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_169
17653 6.252000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_169
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_169
17655 6.252000 9.391000 3.139000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_169.imb



Hold check
17693 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
17695 0.193000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
17697 0.193000 1.728000 1.921000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
17735 0.194000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
17737 0.194000 1.723000 1.917000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_169
17775 0.357000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_169
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_169
17777 0.357000 1.726000 2.083000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_169.imb




Set input delay: 0.652ns max, and 0.316ns min. 
17815 18 18 2
Setup check
17825 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
17825 5.301000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
17827 5.301000 9.387000 4.086000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
17865 6.179000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
17867 6.179000 9.385000 3.206000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_177
17905 6.333000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_177
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_177
17907 6.333000 9.394000 3.061000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_177.ima



Hold check
17945 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
17947 0.179000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
17949 0.179000 1.713000 1.892000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
17987 0.196000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
17989 0.196000 1.721000 1.917000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156
18027 0.349000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156
18029 0.349000 1.717000 2.066000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156.imb




Set input delay: 0.658ns max, and 0.324ns min. 
18067 18 18 2
Setup check
18077 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
18077 5.801000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
18079 5.801000 9.388000 3.587000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338
18117 6.165000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338
18119 6.165000 9.391000 3.226000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_338.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
18157 6.351000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
18159 6.351000 9.386000 3.035000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166.imb



Hold check
18197 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_144
18199 0.089000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_144
18201 0.089000 1.727000 1.816000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_144.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_281
18239 0.194000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_281
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_281
18241 0.194000 1.721000 1.915000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_281.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
18279 0.324000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
18281 0.324000 1.724000 2.048000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163.imb




Set input delay: 0.644ns max, and 0.306ns min. 
18319 18 18 2
Setup check
18329 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_179
18329 5.863000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_179
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_179
18331 5.863000 9.390000 3.527000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_179.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329
18369 6.393000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329
18371 6.393000 9.391000 2.998000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_329.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_344
18409 6.515000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_344
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_344
18411 6.515000 9.390000 2.875000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_344.imb



Hold check
18449 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_179
18451 0.009000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_179
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_179
18453 0.009000 1.728000 1.737000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_179.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_138
18491 0.046000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_138
18493 0.046000 1.716000 1.762000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_138.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_355
18531 0.408000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_355
18533 0.408000 1.723000 2.131000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_355.ima




Set input delay: 0.59ns max, and 0.303ns min. 
18571 22 22 2
Setup check
18581 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_axi4s_wben_reg_syn_6
18581 6.079000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_axi4s_wben_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_axi4s_wben_reg_syn_6
18583 6.079000 9.397000 3.318000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_axi4s_wben_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_341
18621 6.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_341
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_341
18623 6.156000 9.395000 3.239000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_341.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_331
18661 6.167000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_331
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_331
18663 6.167000 9.390000 3.223000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_331.ima



Hold check
18701 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
18703 0.081000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
18705 0.081000 1.729000 1.810000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
18743 0.146000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
18745 0.146000 1.717000 1.863000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163
18783 0.241000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163
18785 0.241000 1.731000 1.972000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[27] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_163.imb




Set input delay: 0.554ns max, and 0.311ns min. 
18823 22 22 2
Setup check
18833 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
18833 5.872000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
18835 5.872000 9.394000 3.522000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6
18873 6.103000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6
18875 6.103000 9.396000 3.293000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_pmode_wben_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_pmode_wben_reg_syn_6
18913 6.128000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_pmode_wben_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_pmode_wben_reg_syn_6
18915 6.128000 9.396000 3.268000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_pmode_wben_reg_syn_6.ie



Hold check
18953 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153
18955 0.106000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153
18957 0.106000 1.720000 1.826000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_321
18995 0.149000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_321
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_321
18997 0.149000 1.720000 1.869000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_321.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_147
19035 0.234000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_147
19037 0.234000 1.726000 1.960000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_147.imb




Set input delay: 0.553ns max, and 0.301ns min. 
19075 18 18 2
Setup check
19085 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_172
19085 5.812000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_172
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_172
19087 5.812000 9.396000 3.584000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_172.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
19125 6.112000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
19127 6.112000 9.387000 3.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_358
19165 6.575000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_358
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_358
19167 6.575000 9.393000 2.818000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_358.imb



Hold check
19205 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
19207 0.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175
19209 0.063000 1.717000 1.780000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
19247 0.090000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174
19249 0.090000 1.725000 1.815000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
19287 0.181000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351
19289 0.181000 1.723000 1.904000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_351.imb




Set input delay: 0.619ns max, and 0.298ns min. 
19327 18 18 2
Setup check
19337 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_179
19337 5.625000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_179
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_179
19339 5.625000 9.390000 3.765000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_179.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_153
19377 6.448000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_153
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_153
19379 6.448000 9.398000 2.950000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_153.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_306
19417 6.522000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_306
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_306
19419 6.522000 9.390000 2.868000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_306.imb



Hold check
19457 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_353
19459 0.102000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_353
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_353
19461 0.102000 1.721000 1.823000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_353.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_180
19499 0.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_180
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_180
19501 0.160000 1.731000 1.891000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_180.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_315
19539 0.166000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_315
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_315
19541 0.166000 1.721000 1.887000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_315.imb




Set input delay: 0.679ns max, and 0.343ns min. 
19579 26 26 2
Setup check
19589 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
19589 6.388000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
19591 6.388000 9.387000 2.999000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
19629 6.461000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
19631 6.461000 9.393000 2.932000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_27
19669 6.700000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_27
19671 6.700000 9.393000 2.693000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_27.ib



Hold check
19709 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147
19711 0.061000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147
19713 0.061000 1.716000 1.777000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_27
19751 0.075000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_27
19753 0.075000 1.732000 1.807000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_27.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_326
19791 0.082000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_326
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_326
19793 0.082000 1.726000 1.808000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_326.ima




Set input delay: 0.655ns max, and 0.306ns min. 
19831 26 26 2
Setup check
19841 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
19841 5.501000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163
19843 5.501000 9.392000 3.891000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_23
19881 5.977000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_23
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_23
19883 5.977000 9.393000 3.416000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_23.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
19921 6.233000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160
19923 6.233000 9.387000 3.154000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160.imb



Hold check
19961 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
19963 0.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304
19965 0.160000 1.720000 1.880000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_304.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_23
20003 0.186000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_23
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_23
20005 0.186000 1.730000 1.916000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_23.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_159
20043 0.197000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_159
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_159
20045 0.197000 1.727000 1.924000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_159.imb




Set input delay: 0.524ns max, and 0.288ns min. 
20083 26 26 2
Setup check
20093 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_29
20093 5.647000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_29
20095 5.647000 9.391000 3.744000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_29.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_323
20133 5.962000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_323
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_323
20135 5.962000 9.397000 3.435000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_323.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_29
20173 6.057000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_29
20175 6.057000 9.396000 3.339000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_29.ie



Hold check
20213 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_150
20215 0.197000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_150
20217 0.197000 1.727000 1.924000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_150.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_160
20255 0.270000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_160
20257 0.270000 1.728000 1.998000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_160.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_306
20295 0.273000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_306
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_306
20297 0.273000 1.723000 1.996000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_306.ima




Set input delay: 0.664ns max, and 0.344ns min. 
20335 26 26 2
Setup check
20345 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_25
20345 5.501000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_25
20347 5.501000 9.401000 3.900000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_25.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_26
20385 5.556000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_26
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_26
20387 5.556000 9.398000 3.842000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_26.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_166
20425 6.130000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_166
20427 6.130000 9.397000 3.267000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_166.ima



Hold check
20465 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
20467 0.004000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301
20469 0.004000 1.725000 1.729000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_318
20507 0.007000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_318
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_318
20509 0.007000 1.723000 1.730000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_318.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263
20547 0.104000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263
20549 0.104000 1.720000 1.824000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_263.imb




Set input delay: 0.559ns max, and 0.304ns min. 
20587 26 26 2
Setup check
20597 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_31
20597 5.645000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_31
20599 5.645000 9.388000 3.743000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg1_syn_31.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_31
20637 5.689000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_31
20639 5.689000 9.404000 3.715000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_31.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
20677 5.758000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
20679 5.758000 9.394000 3.636000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ima



Hold check
20717 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
20719 0.144000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
20721 0.144000 1.724000 1.868000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165
20759 0.225000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165
20761 0.225000 1.728000 1.953000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_160
20799 0.249000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_160
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_160
20801 0.249000 1.728000 1.977000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_160.imb




Set input delay: 0.665ns max, and 0.325ns min. 
20839 22 22 2
Setup check
20849 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_37
20849 5.957000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_37
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_37
20851 5.957000 9.395000 3.438000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_37.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_175
20889 6.205000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_175
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_175
20891 6.205000 9.397000 3.192000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_175.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_178
20929 6.297000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_178
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_178
20931 6.297000 9.386000 3.089000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_178.ima



Hold check
20969 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
20971 0.054000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
20973 0.054000 1.720000 1.774000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_162
21011 0.085000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_162
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_162
21013 0.085000 1.726000 1.811000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_162.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_346
21051 0.111000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_346
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_346
21053 0.111000 1.725000 1.836000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_346.ima




Set input delay: 0.67ns max, and 0.338ns min. 
21091 22 22 2
Setup check
21101 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
21101 5.634000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
21103 5.634000 9.397000 3.763000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
21141 5.666000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
21143 5.666000 9.384000 3.718000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_37
21181 5.865000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_37
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_37
21183 5.865000 9.390000 3.525000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_37.id



Hold check
21221 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_303
21223 0.040000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_303
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_303
21225 0.040000 1.715000 1.755000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_303.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_177
21263 0.086000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_177
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_177
21265 0.086000 1.720000 1.806000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_177.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
21303 0.140000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
21305 0.140000 1.718000 1.858000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266.imb




Set input delay: 0.666ns max, and 0.361ns min. 
21343 24 24 2
Setup check
21353 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
21353 5.856000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166
21355 5.856000 9.386000 3.530000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275
21393 5.916000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275
21395 5.916000 9.388000 3.472000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
21433 6.428000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6
21435 6.428000 9.390000 2.962000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.id



Hold check
21473 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
21475 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168
21477 0.078000 1.729000 1.807000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_168.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_43
21515 0.090000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_43
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_43
21517 0.090000 1.735000 1.825000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_43.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
21555 0.111000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
21557 0.111000 1.720000 1.831000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324.ima




Set input delay: 0.658ns max, and 0.327ns min. 
21595 22 22 2
Setup check
21605 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172
21605 5.566000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172
21607 5.566000 9.385000 3.819000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_348
21645 6.169000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_348
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_348
21647 6.169000 9.392000 3.223000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_348.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
21685 6.249000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
21687 6.249000 9.391000 3.142000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ie



Hold check
21725 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_24
21727 0.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_24
21729 0.063000 1.735000 1.798000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_24.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
21767 0.072000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324
21769 0.072000 1.720000 1.792000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_324.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298
21807 0.237000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298
21809 0.237000 1.722000 1.959000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_298.imb




Set input delay: 0.663ns max, and 0.317ns min. 
21847 22 22 2
Setup check
21857 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_33
21857 4.869000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_33
21859 4.869000 9.397000 4.528000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_33.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_34
21897 5.243000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_34
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_34
21899 5.243000 9.396000 4.153000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_34.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_146
21937 5.592000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_146
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_146
21939 5.592000 9.392000 3.800000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_146.imb



Hold check
21977 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
21979 0.187000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336
21981 0.187000 1.720000 1.907000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_336.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_169
22019 0.361000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_169
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_169
22021 0.361000 1.724000 2.085000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_169.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_348
22059 0.418000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_348
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_348
22061 0.418000 1.722000 2.140000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_348.ima




Set input delay: 0.665ns max, and 0.347ns min. 
22099 26 26 2
Setup check
22109 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325
22109 5.957000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325
22111 5.957000 9.382000 3.425000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_23
22149 6.216000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_23
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_23
22151 6.216000 9.399000 3.183000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_23.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_155
22189 6.311000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_155
22191 6.311000 9.391000 3.080000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_155.ima



Hold check
22229 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
22231 0.037000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312
22233 0.037000 1.716000 1.753000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
22271 0.246000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
22273 0.246000 1.716000 1.962000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_138
22311 0.259000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_138
22313 0.259000 1.717000 1.976000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_138.imb




Set input delay: 0.639ns max, and 0.321ns min. 
22351 30 30 2
Setup check
22361 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_25
22361 5.677000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_25
22363 5.677000 9.392000 3.715000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_25.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_26
22401 6.021000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_26
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_26
22403 6.021000 9.390000 3.369000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_26.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
22441 6.046000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25
22443 6.046000 9.400000 3.354000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25.ie



Hold check
22481 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_149
22483 0.036000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_149
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_149
22485 0.036000 1.729000 1.765000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_149.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_272
22523 0.072000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_272
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_272
22525 0.072000 1.718000 1.790000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_272.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
22563 0.132000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150
22565 0.132000 1.728000 1.860000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_150.ima




Set input delay: 0.563ns max, and 0.323ns min. 
22603 30 30 2
Setup check
22613 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_27
22613 5.626000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_27
22615 5.626000 9.399000 3.773000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_27.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
22653 6.292000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
22655 6.292000 9.388000 3.096000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153
22693 6.349000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153
22695 6.349000 9.387000 3.038000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153.ima



Hold check
22733 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg23_syn_27
22735 0.166000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg23_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg23_syn_27
22737 0.166000 1.729000 1.895000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg23_syn_27.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_152
22775 0.242000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_152
22777 0.242000 1.729000 1.971000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_152.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_27
22815 0.275000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_27
22817 0.275000 1.726000 2.001000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_27.ie




Set input delay: 0.609ns max, and 0.299ns min. 
22855 30 30 2
Setup check
22865 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_29
22865 3.883000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_29
22867 3.883000 9.399000 5.516000 2 2
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg4_syn_29.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_152
22907 3.962000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_152
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_152
22909 3.962000 9.396000 5.434000 1 2
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_152.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155
22949 4.002000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155
22951 4.002000 9.400000 5.398000 1 2
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155.ima



Hold check
22991 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25
22993 0.495000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25
22995 0.495000 1.736000 2.231000 1 1
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
23033 0.993000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29
23035 0.993000 0.806000 1.799000 2 2
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_24
23075 1.067000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_24
23077 1.067000 0.800000 1.867000 1 2
u_sgdma_subsys/lbc_ext_dout[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_24.imb




Set input delay: 0.657ns max, and 0.317ns min. 
23117 34 34 2
Setup check
23127 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
23127 5.874000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
23129 5.874000 9.397000 3.523000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
23167 6.190000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144
23169 6.190000 9.381000 3.191000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_144
23207 6.267000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_144
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_144
23209 6.267000 9.399000 3.132000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_144.ima



Hold check
23247 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
23249 0.083000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
23251 0.083000 1.716000 1.799000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_292
23289 0.116000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_292
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_292
23291 0.116000 1.716000 1.832000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_292.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_53
23329 0.200000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_53
23331 0.200000 1.718000 1.918000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_53.imb




Set input delay: 0.587ns max, and 0.333ns min. 
23369 26 26 2
Setup check
23379 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_297
23379 5.998000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_297
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_297
23381 5.998000 9.386000 3.388000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_297.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
23419 6.095000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328
23421 6.095000 9.387000 3.292000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147
23459 6.283000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147
23461 6.283000 9.383000 3.100000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147.imb



Hold check
23499 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
23501 0.093000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335
23503 0.093000 1.721000 1.814000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_135
23541 0.094000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_135
23543 0.094000 1.720000 1.814000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_135.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
23581 0.303000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157
23583 0.303000 1.719000 2.022000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157.ima




Set input delay: 0.596ns max, and 0.327ns min. 
23621 22 22 2
Setup check
23631 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
23631 6.126000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172
23633 6.126000 9.385000 3.259000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_344
23671 6.200000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_344
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_344
23673 6.200000 9.391000 3.191000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_344.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_175
23711 6.589000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_175
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_175
23713 6.589000 9.393000 2.804000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_175.ima



Hold check
23751 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_166
23753 0.066000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_166
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_166
23755 0.066000 1.729000 1.795000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_166.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
23793 0.069000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
23795 0.069000 1.719000 1.788000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_350
23833 0.181000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_350
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_350
23835 0.181000 1.729000 1.910000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_350.ima




Set input delay: 0.644ns max, and 0.35ns min. 
23873 36 30 2
Setup check
23883 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
23883 5.052000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
23885 5.052000 9.387000 4.335000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
23923 5.587000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
23925 5.587000 9.400000 3.813000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_10.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_reg_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
23967 6.266000 9.400000 3.134000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6
24007 6.718000 9.400000 2.682000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_10.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_292
24047 5.990000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_292
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_292
24049 5.990000 9.389000 3.399000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_292.ima



Hold check
24087 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
24089 0.002000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147
24091 0.002000 1.729000 1.731000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
24129 0.125000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150
24131 0.125000 1.724000 1.849000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_287
24169 0.256000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_287
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_287
24171 0.256000 1.718000 1.974000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_287.imb




Set input delay: 0.615ns max, and 0.301ns min. 
24209 36 34 2
Setup check
24219 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_loge_reg_syn_6
24219 4.977000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_loge_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_loge_reg_syn_6
24221 4.977000 9.391000 4.414000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_loge_reg_syn_6.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_141
24259 4.985000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_141
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_141
24261 4.985000 9.384000 4.399000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_141.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
24299 5.008000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
24301 5.008000 9.386000 4.378000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47.imb



Hold check
24339 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_287
24341 0.145000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_287
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_287
24343 0.145000 1.719000 1.864000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_287.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_141
24381 0.184000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_141
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_141
24383 0.184000 1.716000 1.900000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_141.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_loge_reg_syn_6
24421 0.340000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_loge_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_loge_reg_syn_6
24423 0.340000 1.730000 2.070000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_loge_reg_syn_6.ib




Set input delay: 0.666ns max, and 0.344ns min. 
24461 44 38 2
Setup check
24471 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
24471 5.161000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
24473 5.161000 9.392000 4.231000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_135
24511 5.411000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_135
24513 5.411000 9.381000 3.970000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_135.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_50
24551 5.605000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_50
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_50
24553 5.605000 9.384000 3.779000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_50.ima



Hold check
24591 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
24593 0.067000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278
24595 0.067000 1.719000 1.786000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
24633 0.213000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278
24635 0.213000 1.719000 1.932000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_278.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6
24673 0.266000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6
24675 0.266000 1.726000 1.992000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6.ima

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6
24713 0.662000 1.726000 2.388000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_n1_syn_4.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6.ib




Set input delay: 0.608ns max, and 0.307ns min. 
24753 44 38 2
Setup check
24763 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_47
24763 5.670000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_47
24765 5.670000 9.384000 3.714000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_47.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
24803 5.711000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284
24805 5.711000 9.384000 3.673000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
24843 5.712000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6
24845 5.712000 9.389000 3.677000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6.id



Hold check
24883 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_52
24885 0.097000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_52
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_52
24887 0.097000 1.719000 1.816000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_52.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33
24925 0.129000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33
24927 0.129000 1.721000 1.850000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_260
24965 0.192000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_260
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_260
24967 0.192000 1.718000 1.910000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_260.imb




Set input delay: 0.64ns max, and 0.325ns min. 
25005 48 42 2
Setup check
25015 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_53
25015 5.018000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_53
25017 5.018000 9.387000 4.369000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_53.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
25055 5.469000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266
25057 5.469000 9.386000 3.917000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272
25095 5.643000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272
25097 5.643000 9.382000 3.739000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272.ima



Hold check
25135 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27
25137 0.273000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27
25139 0.273000 1.734000 2.007000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
25177 0.290000 2 2
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
25179 0.290000 1.723000 2.013000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dscompl_irqe_n1_syn_4.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dscompl_irqe_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.ima

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7
25219 1.061000 1.723000 2.784000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_135
25257 0.300000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_135
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_135
25259 0.300000 1.731000 2.031000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_135.ima




Set input delay: 0.642ns max, and 0.346ns min. 
25297 52 46 2
Setup check
25307 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_132
25307 5.908000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_132
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_132
25309 5.908000 9.388000 3.480000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_132.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_clr_reg_syn_9
25347 6.158000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_clr_reg_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_clr_reg_syn_9
25349 6.158000 9.391000 3.233000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_clr_reg_syn_9.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
25387 6.193000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24
25389 6.193000 9.388000 3.195000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24.ima



Hold check
25427 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
25429 0.031000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24
25431 0.031000 1.724000 1.755000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9
25469 0.077000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9
25471 0.077000 1.733000 1.810000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
25509 0.085000 3 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
25511 0.085000 1.730000 1.815000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/irq_req_rden_d1_reg_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ib

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
25551 0.344000 1.730000 2.074000 2 2
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_14.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6
25591 0.349000 1.730000 2.079000 3 3
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_14.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_8 u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/irq_req_rden_d1_reg_syn_7.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_12 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.ib




Set input delay: 0.665ns max, and 0.342ns min. 
25633 46 46 2
Setup check
25643 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_auto_reg_syn_9
25643 4.848000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_auto_reg_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_auto_reg_syn_9
25645 4.848000 9.391000 4.543000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_perf_auto_reg_syn_9.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
25683 5.055000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47
25685 5.055000 9.386000 4.331000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg14_syn_47.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
25723 5.312000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138
25725 5.312000 9.384000 4.072000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_138.ima



Hold check
25763 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
25765 0.003000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269
25767 0.003000 1.725000 1.728000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
25805 0.069000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13
25807 0.069000 1.724000 1.793000 1 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_138
25845 0.118000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_138
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_dout[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_138
25847 0.118000 1.720000 1.838000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_138.ima




Set input delay: 0.552ns max, and 0.264ns min. 
25885 988 948 2
Setup check
25895 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
25895 2.161000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
25897 2.161000 9.394000 7.233000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
25941 2.161000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
25943 2.161000 9.394000 7.233000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
25987 2.300000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
25989 2.300000 9.400000 7.100000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
26033 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26035 0.462000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26037 0.462000 1.723000 2.185000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26079 0.550000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26081 0.550000 1.729000 2.279000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26123 0.583000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26125 0.583000 1.729000 2.312000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ceb




Set input delay: 0.555ns max, and 0.259ns min. 
26167 988 948 2
Setup check
26177 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26177 2.012000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26179 2.012000 9.394000 7.382000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26223 2.012000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26225 2.012000 9.394000 7.382000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26269 2.151000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26271 2.151000 9.400000 7.249000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
26315 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26317 0.598000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26319 0.598000 1.723000 2.321000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26361 0.686000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26363 0.686000 1.729000 2.415000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26405 0.719000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26407 0.719000 1.729000 2.448000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ceb




Set input delay: 0.48ns max, and 0.25ns min. 
26449 988 948 2
Setup check
26459 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26459 2.595000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26461 2.595000 9.394000 6.799000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26505 2.595000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26507 2.595000 9.394000 6.799000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26551 2.734000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26553 2.734000 9.400000 6.666000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
26597 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26599 0.086000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26601 0.086000 1.723000 1.809000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26643 0.174000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26645 0.174000 1.729000 1.903000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26687 0.207000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[1]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26689 0.207000 1.729000 1.936000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ceb




Set input delay: 0.49ns max, and 0.248ns min. 
26731 988 948 2
Setup check
26741 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26741 2.667000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26743 2.667000 9.394000 6.727000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26787 2.667000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332
26789 2.667000 9.394000 6.727000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_35.ia
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux3_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_332.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26833 2.806000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355
26835 2.806000 9.400000 6.594000 3 4
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ic
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_103 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_355.cea



Hold check
26879 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26881 0.024000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32
26883 0.024000 1.723000 1.747000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26925 0.112000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6
26927 0.112000 1.729000 1.841000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux25_syn_162.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_2 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_h2c0_crdte_reg_syn_6.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26969 0.145000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]->u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.lbc_ext_wr[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31
26971 0.145000 1.729000 1.874000 2 3
u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n3_dup_3 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ceb




Set input delay: 0.563ns max, and 0.289ns min. 
27013 10 10 2
Setup check
27023 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_35
27023 5.681000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_35
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_35
27025 5.681000 9.393000 3.712000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_35.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
27063 6.245000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
27065 6.245000 9.393000 3.148000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27103 6.437000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27105 6.437000 9.390000 2.953000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.ima



Hold check
27143 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39
27145 0.230000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39
27147 0.230000 1.731000 1.961000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
27185 0.483000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
27187 0.483000 1.717000 2.200000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27225 0.656000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27227 0.656000 1.722000 2.378000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.ima




Set input delay: 0.498ns max, and 0.277ns min. 
27265 10 10 2
Setup check
27275 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
27275 6.276000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
27277 6.276000 9.385000 3.109000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27315 6.696000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27317 6.696000 9.390000 2.694000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
27355 6.736000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
27357 6.736000 9.388000 2.652000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30.ima



Hold check
27395 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
27397 0.020000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25
27399 0.020000 1.725000 1.745000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_37
27437 0.048000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_37
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_37
27439 0.048000 1.732000 1.780000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_37.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27477 0.543000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_addr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33
27479 0.543000 1.722000 2.265000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.imb




Set input delay: 0.58ns max, and 0.323ns min. 
27517 2 2 2
Setup check
27527 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27527 7.101000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27529 7.101000 9.401000 2.300000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[43] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ima



Hold check
27567 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27569 0.132000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27571 0.132000 1.733000 1.865000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[43] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ima




Set input delay: 0.577ns max, and 0.326ns min. 
27609 2 2 2
Setup check
27619 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27619 7.141000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27621 7.141000 8.611000 1.470000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[42] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.imb



Hold check
27659 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27661 0.100000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52
27663 0.100000 1.733000 1.833000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[42] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.imb




Set input delay: 0.559ns max, and 0.319ns min. 
27701 2 2 2
Setup check
27711 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27711 7.151000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27713 7.151000 8.611000 1.460000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[41] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.ima



Hold check
27751 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27753 0.153000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27755 0.153000 1.733000 1.886000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[41] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.ima




Set input delay: 0.554ns max, and 0.332ns min. 
27793 2 2 2
Setup check
27803 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27803 7.234000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27805 7.234000 8.611000 1.377000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[40] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.imb



Hold check
27843 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27845 0.019000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55
27847 0.019000 1.733000 1.752000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[40] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.imb




Set input delay: 0.631ns max, and 0.341ns min. 
27885 2 2 2
Setup check
27895 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27895 6.670000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27897 6.670000 9.397000 2.727000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[39] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ima



Hold check
27935 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27937 0.501000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27939 0.501000 1.729000 2.230000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[39] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ima




Set input delay: 0.627ns max, and 0.335ns min. 
27977 2 2 2
Setup check
27987 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27987 7.233000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
27989 7.233000 8.609000 1.376000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[38] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imb



Hold check
28027 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
28029 0.020000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58
28031 0.020000 1.729000 1.749000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[38] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imb




Set input delay: 0.631ns max, and 0.354ns min. 
28069 2 2 2
Setup check
28079 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28079 7.220000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28081 7.220000 8.609000 1.389000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[37] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.ima



Hold check
28119 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28121 0.020000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28123 0.020000 1.729000 1.749000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[37] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.ima




Set input delay: 0.54ns max, and 0.325ns min. 
28161 2 2 2
Setup check
28171 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28171 6.477000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28173 6.477000 9.397000 2.920000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[36] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.imb



Hold check
28211 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28213 0.777000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61
28215 0.777000 1.729000 2.506000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[36] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.imb




Set input delay: 0.673ns max, and 0.34ns min. 
28253 2 2 2
Setup check
28263 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28263 7.061000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28265 7.061000 9.399000 2.338000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[35] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.ima



Hold check
28303 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28305 0.191000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28307 0.191000 1.731000 1.922000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[35] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.ima




Set input delay: 0.664ns max, and 0.332ns min. 
28345 2 2 2
Setup check
28355 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28355 7.151000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28357 7.151000 8.610000 1.459000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[34] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.ima



Hold check
28395 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28397 0.130000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28399 0.130000 1.731000 1.861000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[34] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.ima




Set input delay: 0.624ns max, and 0.329ns min. 
28437 2 2 2
Setup check
28447 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28447 7.112000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28449 7.112000 9.399000 2.287000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[33] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.imb



Hold check
28487 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28489 0.175000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67
28491 0.175000 1.731000 1.906000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[33] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.imb




Set input delay: 0.588ns max, and 0.312ns min. 
28529 2 2 2
Setup check
28539 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28539 7.157000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28541 7.157000 8.610000 1.453000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[32] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.imb



Hold check
28579 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28581 0.084000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_byte_cnt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64
28583 0.084000 1.731000 1.815000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[32] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.imb




Set input delay: 0.565ns max, and 0.325ns min. 
28621 2 2 2
Setup check
28631 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
28631 6.476000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_cpl_last[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_cpl_last[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
28633 6.476000 9.400000 2.924000 0 1
u_sgdma_subsys/u_sgdma_ip/radm_bypass_cpl_last_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ima



Hold check
28671 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
28673 0.637000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_cpl_last[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_cpl_last[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
28675 0.637000 1.732000 2.369000 0 1
u_sgdma_subsys/u_sgdma_ip/radm_bypass_cpl_last_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ima




Set input delay: 0.542ns max, and 0.267ns min. 
28713 2 2 2
Setup check
28723 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28723 7.000000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[127]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28725 7.000000 9.387000 2.387000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[127] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.ima



Hold check
28763 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28765 0.252000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[127]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28767 0.252000 1.719000 1.971000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[127] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.ima




Set input delay: 0.525ns max, and 0.267ns min. 
28805 2 2 2
Setup check
28815 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28815 7.220000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[126]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28817 7.220000 9.387000 2.167000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[126] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.imb



Hold check
28855 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28857 0.085000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[126]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516
28859 0.085000 1.719000 1.804000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[126] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.imb




Set input delay: 0.51ns max, and 0.262ns min. 
28897 2 2 2
Setup check
28907 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
28907 7.136000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[125]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
28909 7.136000 9.389000 2.253000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[125] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.ima



Hold check
28947 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
28949 0.204000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[125]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
28951 0.204000 1.721000 1.925000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[125] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.ima




Set input delay: 0.515ns max, and 0.264ns min. 
28989 2 2 2
Setup check
28999 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
28999 7.151000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[124]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29001 7.151000 9.388000 2.237000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[124] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.ima



Hold check
29039 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29041 0.164000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[124]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29043 0.164000 1.720000 1.884000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[124] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.ima




Set input delay: 0.51ns max, and 0.262ns min. 
29081 2 2 2
Setup check
29091 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29091 7.269000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[123]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29093 7.269000 8.604000 1.335000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[123] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.imb



Hold check
29131 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29133 0.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[123]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522
29135 0.063000 1.720000 1.783000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[123] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.imb




Set input delay: 0.497ns max, and 0.255ns min. 
29173 2 2 2
Setup check
29183 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29183 6.748000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[122]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29185 6.748000 9.387000 2.639000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[122] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.ima



Hold check
29223 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29225 0.491000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[122]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29227 0.491000 1.719000 2.210000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[122] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.ima




Set input delay: 0.483ns max, and 0.25ns min. 
29265 2 2 2
Setup check
29275 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
29275 7.135000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[121]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
29277 7.135000 9.397000 2.262000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[121] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.ima



Hold check
29315 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
29317 0.231000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[121]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
29319 0.231000 1.729000 1.960000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[121] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.ima




Set input delay: 0.463ns max, and 0.243ns min. 
29357 2 2 2
Setup check
29367 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29367 6.977000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[120]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29369 6.977000 9.387000 2.410000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[120] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.imb



Hold check
29407 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29409 0.331000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[120]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
29411 0.331000 1.719000 2.050000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[120] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.imb




Set input delay: 0.474ns max, and 0.245ns min. 
29449 2 2 2
Setup check
29459 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
29459 7.265000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[119]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
29461 7.265000 8.604000 1.339000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[119] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.imb



Hold check
29499 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
29501 0.024000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[119]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519
29503 0.024000 1.721000 1.745000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[119] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.imb




Set input delay: 0.455ns max, and 0.24ns min. 
29541 2 2 2
Setup check
29551 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
29551 7.240000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[118]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
29553 7.240000 8.604000 1.364000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[118] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.ima



Hold check
29591 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
29593 0.098000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[118]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
29595 0.098000 1.719000 1.817000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[118] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.ima




Set input delay: 0.461ns max, and 0.245ns min. 
29633 2 2 2
Setup check
29643 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29643 7.205000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[117]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29645 7.205000 8.604000 1.399000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[117] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.ima



Hold check
29683 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29685 0.118000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[117]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29687 0.118000 1.720000 1.838000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[117] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.ima




Set input delay: 0.447ns max, and 0.238ns min. 
29725 2 2 2
Setup check
29735 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29735 7.131000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[116]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29737 7.131000 9.388000 2.257000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[116] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.imb



Hold check
29775 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29777 0.192000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[116]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534
29779 0.192000 1.720000 1.912000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[116] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.imb




Set input delay: 0.537ns max, and 0.269ns min. 
29817 2 2 2
Setup check
29827 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
29827 7.034000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[115]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
29829 7.034000 9.388000 2.354000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[115] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.ima



Hold check
29867 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
29869 0.250000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[115]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
29871 0.250000 1.720000 1.970000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[115] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.ima




Set input delay: 0.469ns max, and 0.245ns min. 
29909 2 2 2
Setup check
29919 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
29919 6.588000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[114]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
29921 6.588000 9.396000 2.808000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[114] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.ima



Hold check
29959 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
29961 0.733000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[114]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
29963 0.733000 1.728000 2.461000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[114] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.ima




Set input delay: 0.466ns max, and 0.244ns min. 
30001 2 2 2
Setup check
30011 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
30011 7.090000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[113]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
30013 7.090000 9.387000 2.297000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[113] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.imb



Hold check
30051 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
30053 0.210000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[113]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
30055 0.210000 1.719000 1.929000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[113] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.imb




Set input delay: 0.463ns max, and 0.242ns min. 
30093 2 2 2
Setup check
30103 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
30103 7.216000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[112]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
30105 7.216000 8.604000 1.388000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[112] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.imb



Hold check
30143 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
30145 0.083000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[112]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537
30147 0.083000 1.720000 1.803000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[112] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.imb




Set input delay: 0.461ns max, and 0.243ns min. 
30185 2 2 2
Setup check
30195 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30195 6.979000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[111]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30197 6.979000 9.389000 2.410000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[111] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.ima



Hold check
30235 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30237 0.284000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[111]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30239 0.284000 1.721000 2.005000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[111] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.ima




Set input delay: 0.468ns max, and 0.245ns min. 
30277 2 2 2
Setup check
30287 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30287 7.237000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[110]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30289 7.237000 9.389000 2.152000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[110] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.imb



Hold check
30327 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30329 0.095000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[110]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543
30331 0.095000 1.721000 1.816000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[110] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.imb




Set input delay: 0.477ns max, and 0.249ns min. 
30369 2 2 2
Setup check
30379 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
30379 6.837000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[109]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
30381 6.837000 9.385000 2.548000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[109] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.ima



Hold check
30419 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
30421 0.399000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[109]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
30423 0.399000 1.717000 2.116000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[109] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.ima




Set input delay: 0.515ns max, and 0.256ns min. 
30461 2 2 2
Setup check
30471 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30471 7.090000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[108]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30473 7.090000 9.396000 2.306000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[108] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.ima



Hold check
30511 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30513 0.211000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[108]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30515 0.211000 1.728000 1.939000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[108] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.ima




Set input delay: 0.496ns max, and 0.258ns min. 
30553 2 2 2
Setup check
30563 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
30563 7.023000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[107]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
30565 7.023000 9.396000 2.373000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[107] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.imb



Hold check
30603 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
30605 0.374000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[107]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540
30607 0.374000 1.728000 2.102000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[107] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.imb




Set input delay: 0.451ns max, and 0.244ns min. 
30645 2 2 2
Setup check
30655 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30655 6.704000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[106]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30657 6.704000 9.396000 2.692000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[106] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.imb



Hold check
30695 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30697 0.555000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[106]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549
30699 0.555000 1.728000 2.283000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[106] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.imb




Set input delay: 0.45ns max, and 0.243ns min. 
30737 2 2 2
Setup check
30747 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
30747 6.758000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[105]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
30749 6.758000 9.397000 2.639000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[105] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.imb



Hold check
30787 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
30789 0.561000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[105]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528
30791 0.561000 1.729000 2.290000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[105] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.imb




Set input delay: 0.449ns max, and 0.243ns min. 
30829 2 2 2
Setup check
30839 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
30839 6.937000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[104]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
30841 6.937000 9.387000 2.450000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[104] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.ima



Hold check
30879 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
30881 0.410000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[104]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
30883 0.410000 1.719000 2.129000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[104] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.ima




Set input delay: 0.446ns max, and 0.242ns min. 
30921 2 2 2
Setup check
30931 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
30931 7.207000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[103]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
30933 7.207000 8.602000 1.395000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[103] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.ima



Hold check
30971 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
30973 0.062000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[103]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
30975 0.062000 1.716000 1.778000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[103] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.ima




Set input delay: 0.449ns max, and 0.243ns min. 
31013 2 2 2
Setup check
31023 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
31023 7.289000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[102]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
31025 7.289000 9.385000 2.096000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[102] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.imb



Hold check
31063 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
31065 0.024000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[102]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546
31067 0.024000 1.717000 1.741000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[102] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.imb




Set input delay: 0.639ns max, and 0.323ns min. 
31105 2 2 2
Setup check
31115 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
31115 6.903000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[101]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
31117 6.903000 9.384000 2.481000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[101] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.imb



Hold check
31155 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
31157 0.413000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[101]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555
31159 0.413000 1.716000 2.129000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[101] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.imb




Set input delay: 0.533ns max, and 0.261ns min. 
31197 2 2 2
Setup check
31207 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31207 7.162000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[100]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31209 7.162000 9.384000 2.222000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[100] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.ima



Hold check
31247 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31249 0.119000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[100]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31251 0.119000 1.716000 1.835000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[100] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.ima




Set input delay: 0.454ns max, and 0.245ns min. 
31289 2 2 2
Setup check
31299 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31299 6.988000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[99]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31301 6.988000 9.385000 2.397000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[99] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.ima



Hold check
31339 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31341 0.291000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[99]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31343 0.291000 1.717000 2.008000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[99] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.ima




Set input delay: 0.452ns max, and 0.243ns min. 
31381 2 2 2
Setup check
31391 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
31391 7.143000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[98]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
31393 7.143000 9.387000 2.244000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[98] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.imb



Hold check
31431 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
31433 0.144000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[98]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552
31435 0.144000 1.719000 1.863000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[98] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.imb




Set input delay: 0.46ns max, and 0.247ns min. 
31473 2 2 2
Setup check
31483 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31483 7.221000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[97]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31485 7.221000 9.384000 2.163000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[97] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.imb



Hold check
31523 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31525 0.088000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[97]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558
31527 0.088000 1.716000 1.804000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[97] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.imb




Set input delay: 0.45ns max, and 0.242ns min. 
31565 2 2 2
Setup check
31575 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31575 7.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[96]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31577 7.160000 9.385000 2.225000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[96] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.imb



Hold check
31615 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31617 0.169000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[96]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561
31619 0.169000 1.717000 1.886000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[96] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.imb




Set input delay: 0.464ns max, and 0.249ns min. 
31657 2 2 2
Setup check
31667 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
31667 7.015000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[95]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
31669 7.015000 9.382000 2.367000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[95] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.ima



Hold check
31707 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
31709 0.294000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[95]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
31711 0.294000 1.714000 2.008000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[95] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.ima




Set input delay: 0.486ns max, and 0.255ns min. 
31749 2 2 2
Setup check
31759 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
31759 7.216000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[94]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
31761 7.216000 9.384000 2.168000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[94] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.ima



Hold check
31799 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
31801 0.082000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[94]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
31803 0.082000 1.716000 1.798000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[94] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.ima




Set input delay: 0.418ns max, and 0.238ns min. 
31841 2 2 2
Setup check
31851 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
31851 7.036000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[93]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
31853 7.036000 9.385000 2.349000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[93] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.ima



Hold check
31891 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
31893 0.315000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[93]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
31895 0.315000 1.717000 2.032000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[93] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.ima




Set input delay: 0.418ns max, and 0.239ns min. 
31933 2 2 2
Setup check
31943 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
31943 7.232000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[92]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
31945 7.232000 8.604000 1.372000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[92] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.ima



Hold check
31983 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
31985 0.053000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[92]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
31987 0.053000 1.719000 1.772000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[92] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.ima




Set input delay: 0.433ns max, and 0.244ns min. 
32025 2 2 2
Setup check
32035 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
32035 7.197000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[91]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
32037 7.197000 8.602000 1.405000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[91] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.imb



Hold check
32075 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
32077 0.106000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[91]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567
32079 0.106000 1.716000 1.822000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[91] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.imb




Set input delay: 0.453ns max, and 0.249ns min. 
32117 2 2 2
Setup check
32127 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
32127 7.206000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[90]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
32129 7.206000 8.604000 1.398000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[90] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.imb



Hold check
32167 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
32169 0.089000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[90]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573
32171 0.089000 1.719000 1.808000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[90] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.imb




Set input delay: 0.458ns max, and 0.249ns min. 
32209 2 2 2
Setup check
32219 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32219 7.039000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[89]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32221 7.039000 9.397000 2.358000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[89] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.ima



Hold check
32259 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32261 0.282000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[89]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32263 0.282000 1.729000 2.011000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[89] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.ima




Set input delay: 0.464ns max, and 0.252ns min. 
32301 2 2 2
Setup check
32311 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
32311 7.161000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[88]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
32313 7.161000 8.602000 1.441000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[88] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.imb



Hold check
32351 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
32353 0.174000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[88]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570
32355 0.174000 1.717000 1.891000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[88] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.imb




Set input delay: 0.497ns max, and 0.257ns min. 
32393 2 2 2
Setup check
32403 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
32403 7.113000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[87]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
32405 7.113000 9.381000 2.268000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[87] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.ima



Hold check
32443 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
32445 0.146000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[87]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
32447 0.146000 1.713000 1.859000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[87] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.ima




Set input delay: 0.429ns max, and 0.243ns min. 
32485 2 2 2
Setup check
32495 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32495 7.162000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[86]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32497 7.162000 9.387000 2.225000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[86] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.ima



Hold check
32535 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32537 0.142000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[86]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32539 0.142000 1.719000 1.861000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[86] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.ima




Set input delay: 0.464ns max, and 0.252ns min. 
32577 2 2 2
Setup check
32587 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
32587 7.229000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[85]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
32589 7.229000 8.600000 1.371000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[85] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.imb



Hold check
32627 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
32629 0.081000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[85]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564
32631 0.081000 1.714000 1.795000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[85] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.imb




Set input delay: 0.467ns max, and 0.254ns min. 
32669 2 2 2
Setup check
32679 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32679 7.056000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[84]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32681 7.056000 9.397000 2.341000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[84] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.imb



Hold check
32719 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32721 0.231000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[84]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576
32723 0.231000 1.729000 1.960000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[84] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.imb




Set input delay: 0.425ns max, and 0.241ns min. 
32761 2 2 2
Setup check
32771 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32771 6.755000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[83]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32773 6.755000 9.387000 2.632000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[83] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.imb



Hold check
32811 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32813 0.564000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[83]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582
32815 0.564000 1.719000 2.283000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[83] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.imb




Set input delay: 0.433ns max, and 0.244ns min. 
32853 2 2 2
Setup check
32863 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
32863 7.145000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[82]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
32865 7.145000 9.387000 2.242000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[82] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.ima



Hold check
32903 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
32905 0.126000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[82]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
32907 0.126000 1.719000 1.845000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[82] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.ima




Set input delay: 0.471ns max, and 0.252ns min. 
32945 2 2 2
Setup check
32955 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
32955 7.304000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[81]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
32957 7.304000 8.604000 1.300000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[81] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.ima



Hold check
32995 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
32997 0.015000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[81]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
32999 0.015000 1.719000 1.734000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[81] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.ima




Set input delay: 0.56ns max, and 0.299ns min. 
33037 2 2 2
Setup check
33047 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
33047 7.006000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[80]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
33049 7.006000 9.387000 2.381000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[80] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.imb



Hold check
33087 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
33089 0.303000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[80]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585
33091 0.303000 1.719000 2.022000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[80] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.imb




Set input delay: 0.556ns max, and 0.295ns min. 
33129 2 2 2
Setup check
33139 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
33139 6.768000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[79]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
33141 6.768000 9.384000 2.616000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[79] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ima



Hold check
33179 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
33181 0.513000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[79]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
33183 0.513000 1.716000 2.229000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[79] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ima




Set input delay: 0.551ns max, and 0.291ns min. 
33221 2 2 2
Setup check
33231 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33231 7.019000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[78]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33233 7.019000 9.381000 2.362000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[78] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.ima



Hold check
33271 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33273 0.301000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[78]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33275 0.301000 1.713000 2.014000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[78] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.ima




Set input delay: 0.623ns max, and 0.315ns min. 
33313 2 2 2
Setup check
33323 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
33323 7.059000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[77]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
33325 7.059000 9.381000 2.322000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[77] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.imb



Hold check
33363 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
33365 0.205000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[77]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579
33367 0.205000 1.713000 1.918000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[77] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.imb




Set input delay: 0.627ns max, and 0.313ns min. 
33405 2 2 2
Setup check
33415 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33415 6.854000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[76]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33417 6.854000 9.384000 2.530000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.ima



Hold check
33455 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33457 0.405000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[76]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33459 0.405000 1.716000 2.121000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.ima




Set input delay: 0.555ns max, and 0.294ns min. 
33497 2 2 2
Setup check
33507 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
33507 7.140000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[75]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
33509 7.140000 9.387000 2.247000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[75] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.imb



Hold check
33547 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
33549 0.180000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[75]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
33551 0.180000 1.719000 1.899000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[75] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.imb




Set input delay: 0.538ns max, and 0.276ns min. 
33589 2 2 2
Setup check
33599 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33599 6.983000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[74]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33601 6.983000 9.384000 2.401000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.imb



Hold check
33639 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33641 0.290000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[74]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597
33643 0.290000 1.716000 2.006000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.imb




Set input delay: 0.53ns max, and 0.264ns min. 
33681 2 2 2
Setup check
33691 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33691 7.278000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[73]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33693 7.278000 8.600000 1.322000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.imb



Hold check
33731 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33733 0.023000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[73]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594
33735 0.023000 1.713000 1.736000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.imb




Set input delay: 0.548ns max, and 0.295ns min. 
33773 2 2 2
Setup check
33783 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
33783 6.907000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[72]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
33785 6.907000 9.381000 2.474000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ima



Hold check
33823 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
33825 0.340000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[72]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
33827 0.340000 1.713000 2.053000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ima




Set input delay: 0.604ns max, and 0.317ns min. 
33865 2 2 2
Setup check
33875 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
33875 6.906000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[71]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
33877 6.906000 9.384000 2.478000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[71] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.ima



Hold check
33915 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
33917 0.351000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[71]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
33919 0.351000 1.716000 2.067000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[71] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.ima




Set input delay: 0.593ns max, and 0.308ns min. 
33957 2 2 2
Setup check
33967 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
33967 6.933000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[70]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
33969 6.933000 9.384000 2.451000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[70] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605.ima



Hold check
34007 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
34009 0.334000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[70]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605
34011 0.334000 1.716000 2.050000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[70] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605.ima




Set input delay: 0.573ns max, and 0.291ns min. 
34049 2 2 2
Setup check
34059 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
34059 7.194000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[69]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
34061 7.194000 9.384000 2.190000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[69] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.imb



Hold check
34099 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
34101 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[69]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603
34103 0.078000 1.716000 1.794000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[69] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.imb




Set input delay: 0.637ns max, and 0.318ns min. 
34141 2 2 2
Setup check
34151 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
34151 7.039000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[68]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
34153 7.039000 9.381000 2.342000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[68] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.imb



Hold check
34191 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
34193 0.213000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[68]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600
34195 0.213000 1.713000 1.926000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[68] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.imb




Set input delay: 0.599ns max, and 0.292ns min. 
34233 2 2 2
Setup check
34243 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
34243 6.262000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[67]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
34245 6.262000 9.384000 3.122000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[67] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.imb



Hold check
34283 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
34285 0.899000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[67]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591
34287 0.899000 0.796000 1.695000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[67] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.imb




Set input delay: 0.614ns max, and 0.332ns min. 
34325 2 2 2
Setup check
34335 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34335 7.284000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[66]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34337 7.284000 8.604000 1.320000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[66] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.ima



Hold check
34375 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34377 0.034000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[66]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34379 0.034000 1.720000 1.754000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[66] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.ima




Set input delay: 0.615ns max, and 0.33ns min. 
34417 2 2 2
Setup check
34427 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34427 6.989000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[65]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34429 6.989000 9.384000 2.395000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ima



Hold check
34467 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34469 0.260000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[65]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34471 0.260000 1.716000 1.976000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[65] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ima




Set input delay: 0.654ns max, and 0.346ns min. 
34509 2 2 2
Setup check
34519 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34519 7.085000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[64]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34521 7.085000 9.388000 2.303000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.imb



Hold check
34559 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34561 0.196000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[64]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608
34563 0.196000 1.720000 1.916000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[64] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.imb




Set input delay: 0.632ns max, and 0.312ns min. 
34601 2 2 2
Setup check
34611 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
34611 6.695000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[63]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
34613 6.695000 9.388000 2.693000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[63] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.ima



Hold check
34651 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
34653 0.435000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[63]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
34655 0.435000 1.720000 2.155000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[63] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.ima




Set input delay: 0.615ns max, and 0.327ns min. 
34693 2 2 2
Setup check
34703 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34703 7.147000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[62]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34705 7.147000 9.384000 2.237000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[62] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ima



Hold check
34743 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34745 0.224000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[62]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34747 0.224000 1.716000 1.940000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[62] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ima




Set input delay: 0.608ns max, and 0.324ns min. 
34785 2 2 2
Setup check
34795 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
34795 7.120000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[61]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
34797 7.120000 9.384000 2.264000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[61] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ima



Hold check
34835 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
34837 0.150000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[61]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
34839 0.150000 1.716000 1.866000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[61] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ima




Set input delay: 0.628ns max, and 0.335ns min. 
34877 2 2 2
Setup check
34887 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34887 7.047000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[60]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34889 7.047000 9.384000 2.337000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[60] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.imb



Hold check
34927 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34929 0.253000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[60]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611
34931 0.253000 1.716000 1.969000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[60] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.imb




Set input delay: 0.675ns max, and 0.353ns min. 
34969 2 2 2
Setup check
34979 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34979 7.031000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[59]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
34981 7.031000 9.384000 2.353000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[59] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.imb



Hold check
35019 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
35021 0.342000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[59]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617
35023 0.342000 1.716000 2.058000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[59] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.imb




Set input delay: 0.651ns max, and 0.34ns min. 
35061 2 2 2
Setup check
35071 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35071 7.086000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[58]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35073 7.086000 9.385000 2.299000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[58] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ima



Hold check
35111 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35113 0.166000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[58]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35115 0.166000 1.717000 1.883000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[58] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ima




Set input delay: 0.692ns max, and 0.346ns min. 
35153 2 2 2
Setup check
35163 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
35163 7.058000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[57]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
35165 7.058000 9.384000 2.326000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[57] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.imb



Hold check
35203 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
35205 0.208000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[57]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620
35207 0.208000 1.716000 1.924000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[57] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.imb




Set input delay: 0.622ns max, and 0.314ns min. 
35245 2 2 2
Setup check
35255 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35255 7.206000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[56]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35257 7.206000 8.602000 1.396000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[56] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ima



Hold check
35295 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35297 0.128000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[56]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35299 0.128000 1.716000 1.844000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[56] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ima




Set input delay: 0.642ns max, and 0.32ns min. 
35337 2 2 2
Setup check
35347 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
35347 6.910000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[55]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
35349 6.910000 9.388000 2.478000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[55] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.ima



Hold check
35387 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
35389 0.370000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[55]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
35391 0.370000 1.720000 2.090000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[55] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.ima




Set input delay: 0.608ns max, and 0.323ns min. 
35429 2 2 2
Setup check
35439 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35439 6.903000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[54]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35441 6.903000 9.384000 2.481000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[54] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.imb



Hold check
35479 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35481 0.398000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[54]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626
35483 0.398000 1.716000 2.114000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[54] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.imb




Set input delay: 0.577ns max, and 0.32ns min. 
35521 2 2 2
Setup check
35531 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
35531 7.134000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[53]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
35533 7.134000 9.388000 2.254000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[53] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.imb



Hold check
35571 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
35573 0.129000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[53]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614
35575 0.129000 1.720000 1.849000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[53] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.imb




Set input delay: 0.607ns max, and 0.313ns min. 
35613 2 2 2
Setup check
35623 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35623 7.197000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[52]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35625 7.197000 9.386000 2.189000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[52] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ima



Hold check
35663 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35665 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[52]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35667 0.078000 1.718000 1.796000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[52] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ima




Set input delay: 0.57ns max, and 0.319ns min. 
35705 2 2 2
Setup check
35715 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35715 7.142000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[51]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35717 7.142000 9.383000 2.241000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[51] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ima



Hold check
35755 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35757 0.167000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[51]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35759 0.167000 1.715000 1.882000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[51] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ima




Set input delay: 0.59ns max, and 0.315ns min. 
35797 2 2 2
Setup check
35807 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35807 7.177000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[50]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35809 7.177000 9.385000 2.208000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[50] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.imb



Hold check
35847 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35849 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[50]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623
35851 0.078000 1.717000 1.795000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[50] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.imb




Set input delay: 0.621ns max, and 0.307ns min. 
35889 2 2 2
Setup check
35899 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35899 6.998000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[49]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35901 6.998000 9.383000 2.385000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[49] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.imb



Hold check
35939 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35941 0.247000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[49]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635
35943 0.247000 1.715000 1.962000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[49] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.imb




Set input delay: 0.508ns max, and 0.272ns min. 
35981 2 2 2
Setup check
35991 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35991 7.124000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[48]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
35993 7.124000 8.602000 1.478000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[48] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.imb



Hold check
36031 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
36033 0.170000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[48]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632
36035 0.170000 1.718000 1.888000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[48] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.imb




Set input delay: 0.521ns max, and 0.267ns min. 
36073 2 2 2
Setup check
36083 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
36083 7.147000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[47]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
36085 7.147000 9.388000 2.241000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[47] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.imb



Hold check
36123 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
36125 0.113000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[47]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629
36127 0.113000 1.720000 1.833000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[47] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.imb




Set input delay: 0.51ns max, and 0.273ns min. 
36165 2 2 2
Setup check
36175 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36175 7.246000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[46]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36177 7.246000 8.602000 1.356000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[46] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.ima



Hold check
36215 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36217 0.006000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[46]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36219 0.006000 1.718000 1.724000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[46] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.ima




Set input delay: 0.622ns max, and 0.308ns min. 
36257 2 2 2
Setup check
36267 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36267 6.961000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[45]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36269 6.961000 9.389000 2.428000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[45] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.ima



Hold check
36307 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36309 0.237000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[45]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36311 0.237000 1.721000 1.958000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[45] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.ima




Set input delay: 0.597ns max, and 0.316ns min. 
36349 2 2 2
Setup check
36359 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36359 7.135000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[44]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36361 7.135000 9.383000 2.248000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[44] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.ima



Hold check
36399 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36401 0.158000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[44]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36403 0.158000 1.715000 1.873000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[44] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.ima




Set input delay: 0.572ns max, and 0.292ns min. 
36441 2 2 2
Setup check
36451 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36451 6.950000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[43]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36453 6.950000 9.389000 2.439000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[43] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.imb



Hold check
36491 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36493 0.328000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[43]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641
36495 0.328000 1.721000 2.049000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[43] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.imb




Set input delay: 0.515ns max, and 0.277ns min. 
36533 2 2 2
Setup check
36543 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36543 7.272000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[42]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36545 7.272000 8.600000 1.328000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[42] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.imb



Hold check
36583 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36585 0.059000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[42]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644
36587 0.059000 1.715000 1.774000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[42] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.imb




Set input delay: 0.623ns max, and 0.307ns min. 
36625 2 2 2
Setup check
36635 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36635 7.060000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[41]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36637 7.060000 9.386000 2.326000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[41] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.imb



Hold check
36675 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36677 0.194000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[41]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638
36679 0.194000 1.718000 1.912000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[41] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.imb




Set input delay: 0.519ns max, and 0.273ns min. 
36717 2 2 2
Setup check
36727 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36727 7.212000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[40]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36729 7.212000 9.390000 2.178000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[40] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.ima



Hold check
36767 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36769 0.057000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[40]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36771 0.057000 1.722000 1.779000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[40] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.ima




Set input delay: 0.507ns max, and 0.271ns min. 
36809 2 2 2
Setup check
36819 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36819 7.174000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[39]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36821 7.174000 8.605000 1.431000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[39] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.imb



Hold check
36859 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36861 0.106000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[39]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647
36863 0.106000 1.722000 1.828000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[39] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.imb




Set input delay: 0.518ns max, and 0.271ns min. 
36901 2 2 2
Setup check
36911 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
36911 7.176000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[38]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
36913 7.176000 9.387000 2.211000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[38] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.ima



Hold check
36951 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
36953 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[38]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
36955 0.078000 1.719000 1.797000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[38] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.ima




Set input delay: 0.504ns max, and 0.272ns min. 
36993 2 2 2
Setup check
37003 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37003 6.878000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[37]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37005 6.878000 9.388000 2.510000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[37] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.ima



Hold check
37043 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37045 0.346000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[37]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37047 0.346000 1.720000 2.066000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[37] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.ima




Set input delay: 0.516ns max, and 0.271ns min. 
37085 2 2 2
Setup check
37095 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37095 7.115000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[36]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37097 7.115000 9.391000 2.276000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[36] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.ima



Hold check
37135 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37137 0.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[36]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37139 0.156000 1.723000 1.879000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[36] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.ima




Set input delay: 0.524ns max, and 0.279ns min. 
37177 2 2 2
Setup check
37187 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
37187 6.955000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[35]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
37189 6.955000 9.387000 2.432000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[35] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.imb



Hold check
37227 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
37229 0.297000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[35]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650
37231 0.297000 1.719000 2.016000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[35] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.imb




Set input delay: 0.533ns max, and 0.282ns min. 
37269 2 2 2
Setup check
37279 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
37279 7.163000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[34]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
37281 7.163000 8.605000 1.442000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[34] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.ima



Hold check
37319 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
37321 0.119000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[34]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
37323 0.119000 1.723000 1.842000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[34] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.ima




Set input delay: 0.552ns max, and 0.28ns min. 
37361 2 2 2
Setup check
37371 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37371 7.255000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[33]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37373 7.255000 8.603000 1.348000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[33] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.imb



Hold check
37411 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37413 0.018000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[33]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653
37415 0.018000 1.720000 1.738000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[33] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.imb




Set input delay: 0.544ns max, and 0.278ns min. 
37453 2 2 2
Setup check
37463 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37463 7.145000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[32]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37465 7.145000 8.605000 1.460000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[32] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.imb



Hold check
37503 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37505 0.109000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[32]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656
37507 0.109000 1.723000 1.832000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[32] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.imb




Set input delay: 0.503ns max, and 0.27ns min. 
37545 2 2 2
Setup check
37555 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37555 7.248000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[31]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37557 7.248000 8.603000 1.355000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[31] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.ima



Hold check
37595 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37597 0.035000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[31]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37599 0.035000 1.720000 1.755000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[31] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.ima




Set input delay: 0.504ns max, and 0.269ns min. 
37637 2 2 2
Setup check
37647 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37647 6.884000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[30]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37649 6.884000 9.387000 2.503000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[30] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.ima



Hold check
37687 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37689 0.370000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[30]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37691 0.370000 1.719000 2.089000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[30] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.ima




Set input delay: 0.514ns max, and 0.27ns min. 
37729 2 2 2
Setup check
37739 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37739 7.182000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[29]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37741 7.182000 8.603000 1.421000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[29] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.imb



Hold check
37779 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37781 0.092000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[29]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665
37783 0.092000 1.719000 1.811000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[29] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.imb




Set input delay: 0.526ns max, and 0.274ns min. 
37821 2 2 2
Setup check
37831 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
37831 7.167000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[28]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
37833 7.167000 9.387000 2.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[28] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.ima



Hold check
37871 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
37873 0.103000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[28]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
37875 0.103000 1.719000 1.822000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[28] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.ima




Set input delay: 0.519ns max, and 0.276ns min. 
37913 2 2 2
Setup check
37923 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37923 7.105000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[27]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37925 7.105000 8.603000 1.498000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[27] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.imb



Hold check
37963 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37965 0.210000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[27]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662
37967 0.210000 1.720000 1.930000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[27] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.imb




Set input delay: 0.545ns max, and 0.28ns min. 
38005 2 2 2
Setup check
38015 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
38015 7.140000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[26]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
38017 7.140000 9.391000 2.251000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[26] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.imb



Hold check
38055 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
38057 0.133000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[26]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659
38059 0.133000 1.723000 1.856000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[26] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.imb




Set input delay: 0.542ns max, and 0.289ns min. 
38097 2 2 2
Setup check
38107 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
38107 7.273000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[25]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
38109 7.273000 8.603000 1.330000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[25] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.imb



Hold check
38147 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
38149 0.007000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[25]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668
38151 0.007000 1.719000 1.726000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[25] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.imb




Set input delay: 0.59ns max, and 0.294ns min. 
38189 2 2 2
Setup check
38199 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
38199 7.141000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[24]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
38201 7.141000 8.605000 1.464000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[24] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670.ima



Hold check
38239 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
38241 0.146000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[24]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670
38243 0.146000 1.723000 1.869000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[24] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670.ima




Set input delay: 0.549ns max, and 0.279ns min. 
38281 4 4 2
Setup check
38291 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38291 6.734000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38293 6.734000 9.391000 2.657000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
38331 6.928000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
38333 6.928000 9.386000 2.458000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ic



Hold check
38371 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
38373 0.317000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
38375 0.317000 1.718000 2.035000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38413 0.495000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38415 0.495000 1.723000 2.218000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.ima




Set input delay: 0.568ns max, and 0.279ns min. 
38453 4 4 2
Setup check
38463 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
38463 6.536000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
38465 6.536000 9.383000 2.847000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38503 6.632000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38505 6.632000 9.391000 2.759000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.ima



Hold check
38543 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38545 0.519000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38547 0.519000 1.723000 2.242000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
38585 0.618000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
38587 0.618000 1.715000 2.333000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ic




Set input delay: 0.501ns max, and 0.274ns min. 
38625 4 4 2
Setup check
38635 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
38635 6.886000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
38637 6.886000 9.385000 2.499000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38675 7.183000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38677 7.183000 9.391000 2.208000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.imb



Hold check
38715 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38717 0.049000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673
38719 0.049000 1.723000 1.772000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
38757 0.319000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
38759 0.319000 1.717000 2.036000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.id




Set input delay: 0.633ns max, and 0.3ns min. 
38797 4 4 2
Setup check
38807 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
38807 6.577000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
38809 6.577000 9.391000 2.814000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
38847 6.719000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
38849 6.719000 9.383000 2.664000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.ib



Hold check
38887 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
38889 0.487000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
38891 0.487000 1.715000 2.202000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
38929 0.566000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
38931 0.566000 1.723000 2.289000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.ima




Set input delay: 0.522ns max, and 0.284ns min. 
38969 4 4 2
Setup check
38979 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38979 6.345000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
38981 6.345000 9.391000 3.046000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
39019 6.814000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
39021 6.814000 9.382000 2.568000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.id



Hold check
39059 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
39061 0.409000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
39063 0.409000 1.714000 2.123000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
39101 0.886000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676
39103 0.886000 0.799000 1.685000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.imb




Set input delay: 0.529ns max, and 0.287ns min. 
39141 4 4 2
Setup check
39151 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
39151 6.365000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
39153 6.365000 9.383000 3.018000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39191 6.770000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39193 6.770000 9.394000 2.624000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.ima



Hold check
39231 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39233 0.430000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39235 0.430000 1.726000 2.156000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
39273 0.792000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
39275 0.792000 1.715000 2.507000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.id




Set input delay: 0.547ns max, and 0.281ns min. 
39313 4 4 2
Setup check
39323 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
39323 6.600000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
39325 6.600000 9.382000 2.782000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
39363 7.062000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
39365 7.062000 9.391000 2.329000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.imb



Hold check
39403 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
39405 0.186000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679
39407 0.186000 1.723000 1.909000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
39445 0.581000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
39447 0.581000 1.714000 2.295000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.ic




Set input delay: 0.557ns max, and 0.279ns min. 
39485 4 4 2
Setup check
39495 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39495 6.743000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39497 6.743000 9.394000 2.651000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
39535 6.814000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
39537 6.814000 9.386000 2.572000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.ic



Hold check
39575 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
39577 0.403000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
39579 0.403000 1.718000 2.121000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39617 0.468000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682
39619 0.468000 1.726000 2.194000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.imb




Set input delay: 0.562ns max, and 0.28ns min. 
39657 6 6 2
Setup check
39667 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
39667 6.348000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
39669 6.348000 9.393000 3.045000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
39707 6.519000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
39709 6.519000 9.391000 2.872000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_119.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[119]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
39749 6.832000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
39751 6.832000 9.386000 2.554000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg12_syn_19.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[127]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ia



Hold check
39791 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
39793 0.416000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
39795 0.416000 1.718000 2.134000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg12_syn_19.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[127]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
39835 0.586000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
39837 0.586000 1.723000 2.309000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_119.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[119]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
39877 0.795000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
39879 0.795000 1.725000 2.520000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685.ima




Set input delay: 0.631ns max, and 0.306ns min. 
39917 6 6 2
Setup check
39927 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
39927 6.202000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
39929 6.202000 9.393000 3.191000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
39967 6.560000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
39969 6.560000 9.383000 2.823000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[126]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
40009 6.661000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
40011 6.661000 9.394000 2.733000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[118]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539.imb



Hold check
40051 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
40053 0.465000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
40055 0.465000 1.726000 2.191000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[118]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
40095 0.561000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
40097 0.561000 1.715000 2.276000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[126]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
40137 0.854000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
40139 0.854000 1.725000 2.579000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.ima




Set input delay: 0.558ns max, and 0.285ns min. 
40177 6 6 2
Setup check
40187 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
40187 6.478000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
40189 6.478000 9.385000 2.907000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[125]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
40229 6.872000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
40231 6.872000 9.392000 2.520000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[117]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40271 7.143000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40273 7.143000 9.390000 2.247000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.ima



Hold check
40311 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40313 0.078000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40315 0.078000 1.722000 1.800000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
40353 0.296000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
40355 0.296000 1.724000 2.020000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[117]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
40395 0.729000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
40397 0.729000 1.717000 2.446000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[125]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.ia




Set input delay: 0.561ns max, and 0.292ns min. 
40437 6 6 2
Setup check
40447 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
40447 6.247000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
40449 6.247000 9.383000 3.136000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[124]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.ie


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
40489 6.701000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
40491 6.701000 9.394000 2.693000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[116]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
40531 7.086000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
40533 7.086000 9.390000 2.304000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694.ima



Hold check
40571 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
40573 0.167000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
40575 0.167000 1.722000 1.889000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
40613 0.459000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
40615 0.459000 1.726000 2.185000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[116]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
40655 0.897000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
40657 0.897000 1.715000 2.612000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[124]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.ie




Set input delay: 0.652ns max, and 0.316ns min. 
40697 6 6 2
Setup check
40707 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
40707 6.440000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
40709 6.440000 9.382000 2.942000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40749 6.485000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40751 6.485000 9.390000 2.905000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
40789 6.685000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
40791 6.685000 9.394000 2.709000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[115]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548.imb



Hold check
40831 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
40833 0.487000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
40835 0.487000 1.726000 2.213000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[115]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40875 0.633000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691
40877 0.633000 1.722000 2.355000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
40915 0.664000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
40917 0.664000 1.714000 2.378000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ib




Set input delay: 0.537ns max, and 0.292ns min. 
40957 6 6 2
Setup check
40967 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
40967 6.336000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
40969 6.336000 9.394000 3.058000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
41007 6.686000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
41009 6.686000 9.394000 2.708000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[114]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
41049 7.108000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
41051 7.108000 9.383000 2.275000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[122]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.ia



Hold check
41091 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
41093 0.158000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
41095 0.158000 1.715000 1.873000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[122]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
41135 0.488000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
41137 0.488000 1.726000 2.214000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[114]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41177 0.765000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41179 0.765000 1.726000 2.491000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697.ima




Set input delay: 0.546ns max, and 0.288ns min. 
41217 6 6 2
Setup check
41227 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
41227 6.006000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
41229 6.006000 9.382000 3.376000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[121]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
41269 6.310000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
41271 6.310000 9.392000 3.082000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_128.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[113]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
41311 7.053000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
41313 7.053000 9.393000 2.340000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700.ima



Hold check
41351 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
41353 0.133000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
41355 0.133000 1.725000 1.858000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
41393 0.718000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
41395 0.718000 1.724000 2.442000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_128.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[113]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
41435 0.990000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
41437 0.990000 0.794000 1.784000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[121]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.ia




Set input delay: 0.54ns max, and 0.296ns min. 
41477 6 6 2
Setup check
41487 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
41487 6.290000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
41489 6.290000 9.386000 3.096000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[120]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41529 6.723000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41531 6.723000 9.391000 2.668000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_125.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[112]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41571 7.093000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41573 7.093000 9.394000 2.301000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697.imb



Hold check
41611 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41613 0.131000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697
41615 0.131000 1.726000 1.857000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41653 0.458000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41655 0.458000 1.723000 2.181000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_125.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[112]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
41695 0.856000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
41697 0.856000 0.796000 1.652000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[120]_syn_3 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.ib




Set input delay: 0.535ns max, and 0.293ns min. 
41737 8 8 2
Setup check
41747 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
41747 6.267000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
41749 6.267000 9.394000 3.127000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
41787 6.339000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
41789 6.339000 9.393000 3.054000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_137.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[111]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41829 6.565000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41831 6.565000 9.391000 2.826000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_119.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[119]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.id



Hold check
41871 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
41873 0.403000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516
41875 0.403000 1.718000 2.121000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41913 0.592000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
41915 0.592000 1.723000 2.315000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_119.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[119]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
41955 0.810000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551
41957 0.810000 1.725000 2.535000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_137.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[111]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_551.imb




Set input delay: 0.505ns max, and 0.281ns min. 
41997 8 8 2
Setup check
42007 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
42007 6.283000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703
42009 6.283000 9.394000 3.111000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
42047 6.353000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
42049 6.353000 9.383000 3.030000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42087 6.510000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42089 6.510000 9.394000 2.884000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[110]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554.id



Hold check
42129 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
42131 0.528000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
42133 0.528000 1.726000 2.254000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[118]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42173 0.630000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42175 0.630000 1.726000 2.356000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[110]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
42215 0.836000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519
42217 0.836000 1.715000 2.551000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.id




Set input delay: 0.578ns max, and 0.308ns min. 
42255 8 8 2
Setup check
42265 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
42265 6.118000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685
42267 6.118000 9.393000 3.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
42305 6.435000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
42307 6.435000 9.402000 2.967000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[109]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
42347 7.054000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
42349 7.054000 9.392000 2.338000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[117]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.imb



Hold check
42389 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
42391 0.038000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522
42393 0.038000 1.717000 1.755000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
42431 0.158000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
42433 0.158000 1.724000 1.882000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[117]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
42473 0.686000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556
42475 0.686000 1.734000 2.420000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[109]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_556.ima




Set input delay: 0.569ns max, and 0.311ns min. 
42515 8 8 2
Setup check
42525 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
42525 5.827000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524
42527 5.827000 9.383000 3.556000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
42565 6.789000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
42567 6.789000 9.393000 2.604000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
42605 6.794000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
42607 6.794000 9.392000 2.598000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[108]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559.imb



Hold check
42647 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
42649 0.273000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
42651 0.273000 1.726000 1.999000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[116]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
42691 0.405000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688
42693 0.405000 1.725000 2.130000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
42731 0.411000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
42733 0.411000 1.724000 2.135000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[108]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559.imb




Set input delay: 0.532ns max, and 0.292ns min. 
42773 8 8 2
Setup check
42783 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
42783 6.471000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
42785 6.471000 9.394000 2.923000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[115]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
42825 6.539000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
42827 6.539000 9.382000 2.843000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42865 6.548000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42867 6.548000 9.394000 2.846000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_134.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[107]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554.imb



Hold check
42907 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
42909 0.603000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
42911 0.603000 1.726000 2.329000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42949 0.641000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554
42951 0.641000 1.726000 2.367000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_134.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[107]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_554.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
42991 0.672000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526
42993 0.672000 1.714000 2.386000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ic




Set input delay: 0.535ns max, and 0.289ns min. 
43031 8 8 2
Setup check
43041 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
43041 5.779000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559
43043 5.779000 9.392000 3.613000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[106]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_559.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
43083 6.855000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
43085 6.855000 9.394000 2.539000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[114]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
43125 6.856000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
43127 6.856000 9.394000 2.538000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706.imb



Hold check
43165 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
43167 0.130000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528
43169 0.130000 1.715000 1.845000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
43207 0.334000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545
43209 0.334000 1.726000 2.060000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[114]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_545.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
43249 0.371000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706
43251 0.371000 1.726000 2.097000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706.imb




Set input delay: 0.539ns max, and 0.293ns min. 
43289 8 8 2
Setup check
43299 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
43299 6.731000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530
43301 6.731000 9.382000 2.651000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
43339 6.880000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
43341 6.880000 9.394000 2.514000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[105]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
43381 7.021000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
43383 7.021000 9.392000 2.371000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_128.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[113]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.id



Hold check
43423 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
43425 0.153000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700
43427 0.153000 1.725000 1.878000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
43465 0.163000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542
43467 0.163000 1.724000 1.887000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_128.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[113]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_542.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
43507 0.309000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539
43509 0.309000 1.726000 2.035000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[105]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_539.id




Set input delay: 0.541ns max, and 0.293ns min. 
43549 8 8 2
Setup check
43559 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
43559 5.994000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533
43561 5.994000 9.386000 3.392000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
43599 6.267000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
43601 6.267000 9.394000 3.127000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_122.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[104]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548.id


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
43641 6.543000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
43643 6.543000 9.391000 2.848000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_125.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[112]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.imb



Hold check
43683 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
43685 0.185000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694
43687 0.185000 1.722000 1.907000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
43725 0.618000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536
43727 0.618000 1.723000 2.341000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_125.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[112]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_536.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
43767 0.844000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548
43769 0.844000 1.726000 2.570000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_122.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[104]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_548.id




Set input delay: 0.6ns max, and 0.33ns min. 
43809 4 4 2
Setup check
43819 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
43819 6.668000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
43821 6.668000 9.386000 2.718000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_dllp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
43861 7.166000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
43863 7.166000 9.391000 2.225000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_dllp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia



Hold check
43903 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
43905 0.093000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
43907 0.093000 1.723000 1.816000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_dllp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
43947 0.478000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dllp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
43949 0.478000 1.718000 2.196000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_dllp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib




Set input delay: 0.648ns max, and 0.349ns min. 
43989 272 272 2
Setup check
43999 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_26
43999 3.611000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_26
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_26
44001 3.611000 9.390000 5.779000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_26.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
44039 3.949000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
44041 3.949000 9.393000 5.444000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
44079 4.034000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32
44081 4.034000 9.393000 5.359000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_dv_d1_reg_syn_32.ima



Hold check
44119 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
44121 0.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588
44123 0.160000 1.719000 1.879000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
44161 0.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531
44163 0.160000 1.719000 1.879000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
44201 0.160000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525
44203 0.160000 1.719000 1.879000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.cea




Set input delay: 0.649ns max, and 0.315ns min. 
44241 2 2 2
Setup check
44251 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44251 6.480000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44253 6.480000 9.397000 2.917000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ima



Hold check
44291 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44293 0.689000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[9]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44295 0.689000 1.729000 2.418000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[9] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ima




Set input delay: 0.571ns max, and 0.324ns min. 
44333 2 2 2
Setup check
44343 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44343 7.266000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44345 7.266000 8.609000 1.343000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.imb



Hold check
44383 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44385 0.028000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[8]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44
44387 0.028000 1.729000 1.757000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[8] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.imb




Set input delay: 0.6ns max, and 0.33ns min. 
44425 2 2 2
Setup check
44435 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44435 7.069000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44437 7.069000 9.397000 2.328000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.ima



Hold check
44475 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44477 0.256000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[7]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44479 0.256000 1.729000 1.985000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[7] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.ima




Set input delay: 0.57ns max, and 0.314ns min. 
44517 2 2 2
Setup check
44527 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44527 6.712000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44529 6.712000 9.397000 2.685000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.imb



Hold check
44567 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44569 0.470000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[6]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47
44571 0.470000 1.729000 2.199000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[6] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.imb




Set input delay: 0.598ns max, and 0.318ns min. 
44609 2 2 2
Setup check
44619 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44619 7.255000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44621 7.255000 8.609000 1.354000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.ima



Hold check
44659 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44661 0.057000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[5]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44663 0.057000 1.729000 1.786000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[5] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.ima




Set input delay: 0.642ns max, and 0.327ns min. 
44701 2 2 2
Setup check
44711 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44711 7.233000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44713 7.233000 9.397000 2.164000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.imb



Hold check
44751 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44753 0.104000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50
44755 0.104000 1.729000 1.833000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.imb




Set input delay: 0.622ns max, and 0.32ns min. 
44793 2 2 2
Setup check
44803 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44803 7.297000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44805 7.297000 8.609000 1.312000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.ima



Hold check
44843 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44845 0.001000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44847 0.001000 1.728000 1.729000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.ima




Set input delay: 0.584ns max, and 0.31ns min. 
44885 2 2 2
Setup check
44895 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44895 6.865000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44897 6.865000 9.396000 2.531000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.imb



Hold check
44935 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44937 0.380000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53
44939 0.380000 1.728000 2.108000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.imb




Set input delay: 0.588ns max, and 0.306ns min. 
44977 2 2 2
Setup check
44987 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
44987 7.205000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
44989 7.205000 9.396000 2.191000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.ima



Hold check
45027 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45029 0.066000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45031 0.066000 1.728000 1.794000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.ima




Set input delay: 0.599ns max, and 0.297ns min. 
45069 2 2 2
Setup check
45079 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45079 7.242000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45081 7.242000 8.609000 1.367000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.imb



Hold check
45119 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45121 0.010000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_dw_len[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56
45123 0.010000 1.728000 1.738000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.imb




Set input delay: 0.659ns max, and 0.358ns min. 
45161 4 4 2
Setup check
45171 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45171 6.817000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45173 6.817000 9.386000 2.569000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_ecrc_err_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45213 7.276000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45215 7.276000 8.605000 1.329000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_ecrc_err_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia



Hold check
45255 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45257 0.005000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45259 0.005000 1.723000 1.728000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_ecrc_err_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45299 0.390000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_ecrc_err[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45301 0.390000 1.718000 2.108000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_ecrc_err_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib




Set input delay: 0.59ns max, and 0.336ns min. 
45341 6 6 2
Setup check
45351 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45351 6.925000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45353 6.925000 9.391000 2.466000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45391 7.001000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45393 7.001000 9.386000 2.385000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
45431 7.098000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
45433 7.098000 9.400000 2.302000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6.ima



Hold check
45471 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
45473 0.156000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6
45475 0.156000 1.732000 1.888000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45513 0.215000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
45515 0.215000 1.718000 1.933000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45553 0.337000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
45555 0.337000 1.723000 2.060000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ib




Set input delay: 0.59ns max, and 0.275ns min. 
45593 2 2 2
Setup check
45603 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45603 6.992000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45605 6.992000 9.393000 2.401000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[30] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imf



Hold check
45643 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45645 0.278000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45647 0.278000 1.725000 2.003000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[30] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imf




Set input delay: 0.625ns max, and 0.32ns min. 
45685 2 2 2
Setup check
45695 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45695 6.769000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45697 6.769000 9.393000 2.624000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[29] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
45737 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45739 0.439000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
45741 0.439000 1.725000 2.164000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[29] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.595ns max, and 0.33ns min. 
45781 128 118 2
Setup check
45791 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
45791 2.604000 6 3
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
45793 2.604000 9.404000 6.800000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
45835 2.650000 9.404000 6.754000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf

Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
45877 2.707000 9.404000 6.697000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_frst_req_reg_syn_11.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_9
45919 3.731000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_9
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_9
45921 3.731000 9.408000 5.677000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_9.ceb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_8
45959 3.731000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_8
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_8
45961 3.731000 9.408000 5.677000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_8.ceb



Hold check
45999 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
46001 0.054000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30
46003 0.054000 1.720000 1.774000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
46041 0.126000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6
46043 0.126000 1.732000 1.858000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.cea


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
46081 0.183000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28
46083 0.183000 1.717000 1.900000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28.cea




Set input delay: 0.667ns max, and 0.367ns min. 
46121 4 4 2
Setup check
46131 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
46131 6.485000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
46133 6.485000 9.388000 2.903000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
46171 6.938000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
46173 6.938000 9.388000 2.450000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6.ib



Hold check
46211 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
46213 0.240000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6
46215 0.240000 1.720000 1.960000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
46253 0.685000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_poisoned[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6
46255 0.685000 1.720000 2.405000 1 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[14] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6.ia




Set input delay: 0.577ns max, and 0.304ns min. 
46293 4 4 2
Setup check
46303 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
46303 6.477000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
46305 6.477000 9.393000 2.916000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46343 6.627000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46345 6.627000 9.404000 2.777000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf



Hold check
46387 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46389 0.559000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46391 0.559000 1.736000 2.295000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[4] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
46433 0.697000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
46435 0.697000 1.725000 2.422000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[76] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imb




Set input delay: 0.565ns max, and 0.298ns min. 
46473 4 4 2
Setup check
46483 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46483 6.320000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46485 6.320000 9.404000 3.084000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[75] u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_frst_req_reg_syn_11.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
46527 7.169000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
46529 7.169000 9.394000 2.225000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[75] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.ima



Hold check
46567 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
46569 0.138000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
46571 0.138000 1.726000 1.864000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[75] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46609 0.815000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46611 0.815000 1.736000 2.551000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[75] u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wd0_frst_req_reg_syn_11.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[3] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf




Set input delay: 0.554ns max, and 0.3ns min. 
46653 4 4 2
Setup check
46663 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46663 5.741000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46665 5.741000 9.404000 3.663000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46707 7.099000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46709 7.099000 9.395000 2.296000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ima



Hold check
46747 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46749 0.231000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46751 0.231000 1.727000 1.958000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46789 1.254000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46791 1.254000 0.807000 2.061000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[74] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ima
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[2] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf




Set input delay: 0.564ns max, and 0.31ns min. 
46833 4 4 2
Setup check
46843 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46843 5.933000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46845 5.933000 9.404000 3.471000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46887 7.209000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46889 7.209000 9.395000 2.186000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.imb



Hold check
46927 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46929 0.116000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30
46931 0.116000 1.727000 1.843000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46969 1.052000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
46971 1.052000 0.807000 1.859000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[73] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[1] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf




Set input delay: 0.629ns max, and 0.293ns min. 
47013 4 4 2
Setup check
47023 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
47023 5.795000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
47025 5.795000 9.404000 3.609000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
47067 7.162000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
47069 7.162000 9.394000 2.232000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.imb



Hold check
47107 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
47109 0.110000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27
47111 0.110000 1.726000 1.836000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
47149 1.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tag[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16
47151 1.063000 0.807000 1.870000 3 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[72] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/raddr[0] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_6.ia
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dram_do[12] u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg4_syn_16.imf




Set input delay: 0.64ns max, and 0.343ns min. 
47193 4 4 2
Setup check
47203 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
47203 6.265000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
47205 6.265000 9.386000 3.121000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_tlp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
47245 6.763000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
47247 6.763000 9.391000 2.628000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_tlp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia



Hold check
47287 2
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
47289 0.475000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6
47291 0.475000 1.723000 2.198000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_tlp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
47331 0.860000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_tlp_abort[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6
47333 0.860000 1.718000 2.578000 2 2
u_sgdma_subsys/u_sgdma_ip/radm_bypass_tlp_abort_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_cmpl_abrt_reg_syn_6.ib




Set input delay: 0.564ns max, and 0.269ns min. 
47373 2 2 2
Setup check
47383 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47383 7.023000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47385 7.023000 9.393000 2.370000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[28] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
47425 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47427 0.245000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[4]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47429 0.245000 1.725000 1.970000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[28] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ib
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.548ns max, and 0.275ns min. 
47469 2 2 2
Setup check
47479 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47479 6.964000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47481 6.964000 9.393000 2.429000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[27] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
47521 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47523 0.359000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[3]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47525 0.359000 1.725000 2.084000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[27] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.542ns max, and 0.27ns min. 
47565 2 2 2
Setup check
47575 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47575 6.850000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47577 6.850000 9.393000 2.543000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[26] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
47617 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47619 0.420000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[2]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47621 0.420000 1.725000 2.145000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[26] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.id
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.536ns max, and 0.269ns min. 
47661 2 2 2
Setup check
47671 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47671 7.035000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47673 7.035000 9.393000 2.358000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[25] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
47713 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47715 0.264000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[1]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47717 0.264000 1.725000 1.989000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[25] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.534ns max, and 0.268ns min. 
47757 2 2 2
Setup check
47767 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47767 6.906000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47769 6.906000 9.393000 2.487000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[24] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id



Hold check
47809 1
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47811 0.371000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.radm_bypass_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7
47813 0.371000 1.725000 2.096000 2 2
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[24] u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.imf
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.id




Set input delay: 0.669ns max, and 0.329ns min. 
47853 50 50 2
Setup check
47863 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
47863 4.727000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
47865 4.727000 9.263000 4.536000 3 3
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_151 u_sgdma_app/u_cfg_regrw/read_done_reg_syn_7.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_153 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
47907 4.756000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89
47909 4.756000 9.263000 4.507000 3 3
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_151 u_sgdma_app/u_cfg_regrw/read_done_reg_syn_7.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_153 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg3_syn_89.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
47951 5.077000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46
47953 5.077000 9.262000 4.185000 3 3
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_151 u_sgdma_app/u_cfg_regrw/read_done_reg_syn_7.ic
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_153 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.imb



Hold check
47995 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6
47997 0.005000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6
47999 0.005000 1.720000 1.725000 0 1
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb


Endpoint: u_sgdma_app/u_cfg_regrw/cfg_mgmt_write_reg_syn_7
48037 0.734000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_app/u_cfg_regrw/cfg_mgmt_write_reg_syn_7
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_app/u_cfg_regrw/cfg_mgmt_write_reg_syn_7
48039 0.734000 1.636000 2.370000 2 2
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_151 u_sgdma_app/u_cfg_regrw/cfg_mgmt_write_reg_syn_7.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_25
48079 0.867000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up->u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_25
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.rdlh_link_up
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_25
48081 0.867000 0.757000 1.624000 2 2
user_lnk_up_dup_3 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/cur_st[0]_syn_151 u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_25.ib




Set input delay: 0.649ns max, and 0.339ns min. 
48121 30 30 2
Setup check
48131 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
48131 6.063000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
48133 6.063000 9.397000 3.334000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
48171 6.091000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24
48173 6.091000 9.397000 3.306000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13
48211 6.246000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13
48213 6.246000 9.403000 3.157000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13.ima



Hold check
48251 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_11
48253 0.011000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_11
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_11
48255 0.011000 1.728000 1.739000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_11.ima


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
48293 0.020000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
48295 0.020000 1.731000 1.751000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.ib


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
48333 0.022000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant->u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_grant
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27
48335 0.022000 1.731000 1.753000 1 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.ib




Set input delay: 1.07ns max, and 0.442ns min. 
48373 296 296 2
Setup check
48383 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
48383 5.035000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
48385 5.035000 9.260000 4.225000 2 2
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.ie
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
48425 5.111000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698
48427 5.111000 9.260000 4.149000 2 2
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.ie
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_698.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21
48467 5.120000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21
48469 5.120000 9.396000 4.276000 2 3
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.ie
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_13.ic
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_n u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ima



Hold check
48511 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627
48513 0.005000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627
48515 0.005000 1.730000 1.735000 2 2
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_xadm_client0_halt_syn_7.ia
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630
48555 0.005000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630
48557 0.005000 1.730000 1.735000 2 2
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_xadm_client0_halt_syn_7.ia
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633
48597 0.005000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client0_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633
48599 0.005000 1.730000 1.735000 2 2
u_sgdma_subsys/xadm_client0_halt u_sgdma_subsys/u_xadm_client0_halt_syn_7.ia
u_sgdma_subsys/u_sgdma_ip/xadm_client0_halt_i_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.ic




Set input delay: 1.075ns max, and 0.425ns min. 
48639 2216 1918 2
Setup check
48649 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
48649 2.237000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
48651 2.237000 9.396000 7.159000 3 3
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_18.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_irq_req_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_irq_req_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95
48693 2.311000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95
48695 2.311000 9.606000 7.295000 3 4
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_18.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_n_syn_25.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/c2h0_rdyp_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.imb


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
48739 2.313000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147
48741 2.313000 9.396000 7.083000 3 3
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_18.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_irq_req_n_syn_7.ie
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_irq_req_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.ic



Hold check
48783 3
Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg2_syn_58
48785 0.134000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg2_syn_58
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg2_syn_58
48787 0.134000 1.729000 1.863000 1 1
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg2_syn_58.ic


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
48825 0.141000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
48827 0.141000 1.725000 1.866000 2 2
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_25.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len_b_n_syn_83 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.ia


Endpoint: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
48867 0.143000 1 1
Timing path: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]->u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.xadm_client1_halt[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603
48869 0.143000 1.725000 1.868000 2 2
u_sgdma_subsys/u_sgdma_ip/xadm_client1_halt_i u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_25.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len_b_n_syn_83 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.ia




Set output delay: 0.489ns max, and -0.144ns min. 
48909 2 2 2
Setup check
48919 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
48919 4.596000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/app_app_ltssm_enable_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
u_sgdma_subsys/u_ep_dbi_init_mux/app_app_ltssm_enable_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
48921 4.596000 7.421000 2.825000 0 1
u_sgdma_subsys/u_ep_core/app_app_ltssm_enable u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable



Hold check
48958 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
48960 1.278000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/app_app_ltssm_enable_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
u_sgdma_subsys/u_ep_dbi_init_mux/app_app_ltssm_enable_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable
48962 1.278000 0.144000 1.422000 0 1
u_sgdma_subsys/u_ep_core/app_app_ltssm_enable u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_app_ltssm_enable




Set output delay: 0.471ns max, and -0.116ns min. 
48999 2 2 2
Setup check
49009 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
49009 4.867000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_app_dbi_ro_wr_disable_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
u_sgdma_subsys/u_ep_dbi_init_mux/drp_app_dbi_ro_wr_disable_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
49011 4.867000 7.414000 2.547000 0 1
u_sgdma_subsys/u_ep_core/drp_app_dbi_ro_wr_disable u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable



Hold check
49048 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
49050 1.065000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_app_dbi_ro_wr_disable_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
u_sgdma_subsys/u_ep_dbi_init_mux/drp_app_dbi_ro_wr_disable_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable
49052 1.065000 0.141000 1.206000 0 1
u_sgdma_subsys/u_ep_core/drp_app_dbi_ro_wr_disable u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.app_dbi_ro_wr_disable




Set output delay: 0.666ns max, and -0.196ns min. 
49089 2 2 2
Setup check
49099 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
49099 4.752000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
49101 4.752000 7.244000 2.492000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]



Hold check
49138 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
49140 1.015000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]
49142 1.015000 0.196000 1.211000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[3]




Set output delay: 0.666ns max, and -0.134ns min. 
49179 2 2 2
Setup check
49189 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
49189 4.910000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
49191 4.910000 7.244000 2.334000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]



Hold check
49228 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
49230 0.984000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]
49232 0.984000 0.134000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[2]




Set output delay: 0.681ns max, and -0.172ns min. 
49269 2 2 2
Setup check
49279 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
49279 4.970000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
49281 4.970000 7.229000 2.259000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]



Hold check
49318 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
49320 0.900000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]
49322 0.900000 0.172000 1.072000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[1]




Set output delay: 0.682ns max, and -0.113ns min. 
49359 2 2 2
Setup check
49369 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
49369 4.682000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
49371 4.682000 7.228000 2.546000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]



Hold check
49408 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
49410 1.102000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]
49412 1.102000 0.113000 1.215000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/cfg_msi_pending[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_msi_pending[0]




Set output delay: 0.578ns max, and -0.152ns min. 
49449 2 2 2
Setup check
49459 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
49459 4.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
49461 4.980000 7.332000 2.352000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]



Hold check
49498 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
49500 0.967000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]
49502 0.967000 0.152000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[15]




Set output delay: 0.451ns max, and -0.159ns min. 
49539 2 2 2
Setup check
49549 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
49549 4.823000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
49551 4.823000 7.459000 2.636000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]



Hold check
49588 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
49590 1.125000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]
49592 1.125000 0.159000 1.284000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[14]




Set output delay: 0.563ns max, and -0.134ns min. 
49629 2 2 2
Setup check
49639 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
49639 5.018000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
49641 5.018000 7.347000 2.329000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]



Hold check
49678 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
49680 0.985000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]
49682 0.985000 0.134000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[13]




Set output delay: 0.57ns max, and -0.129ns min. 
49719 2 2 2
Setup check
49729 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
49729 4.821000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
49731 4.821000 7.340000 2.519000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]



Hold check
49768 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
49770 1.078000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]
49772 1.078000 0.129000 1.207000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[12]




Set output delay: 0.365ns max, and -0.177ns min. 
49809 2 2 2
Setup check
49819 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
49819 5.274000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
49821 5.274000 7.545000 2.271000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]



Hold check
49858 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
49860 0.894000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]
49862 0.894000 0.177000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[11]




Set output delay: 0.482ns max, and -0.136ns min. 
49899 2 2 2
Setup check
49909 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
49909 5.074000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
49911 5.074000 7.428000 2.354000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]



Hold check
49948 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
49950 0.974000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]
49952 0.974000 0.136000 1.110000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[10]




Set output delay: 0.561ns max, and -0.137ns min. 
49989 2 2 2
Setup check
49999 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
49999 4.826000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
50001 4.826000 7.349000 2.523000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]



Hold check
50038 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
50040 1.066000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]
50042 1.066000 0.137000 1.203000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[9]




Set output delay: 0.53ns max, and -0.135ns min. 
50079 2 2 2
Setup check
50089 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
50089 5.120000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
50091 5.120000 7.380000 2.260000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]



Hold check
50128 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
50130 0.946000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]
50132 0.946000 0.135000 1.081000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[8]




Set output delay: 0.581ns max, and -0.115ns min. 
50169 2 2 2
Setup check
50179 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
50179 4.825000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
50181 4.825000 7.329000 2.504000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]



Hold check
50218 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
50220 1.089000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]
50222 1.089000 0.115000 1.204000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[7]




Set output delay: 0.525ns max, and -0.15ns min. 
50259 2 2 2
Setup check
50269 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
50269 5.055000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
50271 5.055000 7.385000 2.330000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]



Hold check
50308 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
50310 0.968000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]
50312 0.968000 0.150000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[6]




Set output delay: 0.515ns max, and -0.138ns min. 
50349 2 2 2
Setup check
50359 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
50359 5.212000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
50361 5.212000 7.395000 2.183000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]



Hold check
50398 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
50400 0.887000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]
50402 0.887000 0.138000 1.025000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[5]




Set output delay: 0.481ns max, and -0.147ns min. 
50439 2 2 2
Setup check
50449 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
50449 4.888000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
50451 4.888000 7.429000 2.541000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]



Hold check
50488 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
50490 1.060000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]
50492 1.060000 0.147000 1.207000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[4]




Set output delay: 0.515ns max, and -0.143ns min. 
50529 2 2 2
Setup check
50539 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
50539 4.764000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
50541 4.764000 7.395000 2.631000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]



Hold check
50578 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
50580 1.113000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]
50582 1.113000 0.143000 1.256000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[3]




Set output delay: 0.474ns max, and -0.14ns min. 
50619 2 2 2
Setup check
50629 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
50629 5.090000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
50631 5.090000 7.436000 2.346000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]



Hold check
50668 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
50670 0.974000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_633.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]
50672 0.974000 0.140000 1.114000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[2]




Set output delay: 0.572ns max, and -0.142ns min. 
50709 2 2 2
Setup check
50719 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
50719 5.062000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
50721 5.062000 7.338000 2.276000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]



Hold check
50758 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
50760 0.945000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_630.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]
50762 0.945000 0.142000 1.087000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[1]




Set output delay: 0.417ns max, and -0.123ns min. 
50799 2 2 2
Setup check
50809 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
50809 5.140000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
50811 5.140000 7.493000 2.353000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]



Hold check
50848 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
50850 0.997000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_627.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]
50852 0.997000 0.123000 1.120000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_remote_req_id[0]




Set output delay: 0.663ns max, and -0.211ns min. 
50889 2 2 2
Setup check
50899 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
50899 4.533000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
50901 4.533000 7.247000 2.714000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]



Hold check
50938 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
50940 1.107000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]
50942 1.107000 0.211000 1.318000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[63]




Set output delay: 0.684ns max, and -0.156ns min. 
50979 2 2 2
Setup check
50989 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
50989 4.174000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
50991 4.174000 7.226000 3.052000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]



Hold check
51028 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
51030 1.324000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]
51032 1.324000 0.156000 1.480000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[62]




Set output delay: 0.663ns max, and -0.213ns min. 
51069 2 2 2
Setup check
51079 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
51079 4.470000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
51081 4.470000 7.247000 2.777000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]



Hold check
51118 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
51120 1.134000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]
51122 1.134000 0.213000 1.347000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[61]




Set output delay: 0.653ns max, and -0.201ns min. 
51159 2 2 2
Setup check
51169 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
51169 4.591000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
51171 4.591000 7.257000 2.666000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]



Hold check
51208 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
51210 1.097000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]
51212 1.097000 0.201000 1.298000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[60]




Set output delay: 0.651ns max, and -0.215ns min. 
51249 2 2 2
Setup check
51259 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
51259 4.765000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
51261 4.765000 7.259000 2.494000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]



Hold check
51298 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
51300 0.992000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]
51302 0.992000 0.215000 1.207000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[59]




Set output delay: 0.625ns max, and -0.211ns min. 
51339 2 2 2
Setup check
51349 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
51349 4.864000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
51351 4.864000 7.285000 2.421000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]



Hold check
51388 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
51390 0.948000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]
51392 0.948000 0.211000 1.159000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[58]




Set output delay: 0.63ns max, and -0.172ns min. 
51429 2 2 2
Setup check
51439 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
51439 4.604000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
51441 4.604000 7.280000 2.676000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]



Hold check
51478 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
51480 1.129000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]
51482 1.129000 0.172000 1.301000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[57]




Set output delay: 0.646ns max, and -0.178ns min. 
51519 2 2 2
Setup check
51529 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
51529 4.771000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
51531 4.771000 7.264000 2.493000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]



Hold check
51568 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
51570 1.025000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]
51572 1.025000 0.178000 1.203000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[56]




Set output delay: 0.571ns max, and -0.213ns min. 
51609 2 2 2
Setup check
51619 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
51619 4.306000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
51621 4.306000 7.339000 3.033000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]



Hold check
51658 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
51660 1.266000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]
51662 1.266000 0.213000 1.479000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[55]




Set output delay: 0.661ns max, and -0.135ns min. 
51699 2 2 2
Setup check
51709 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
51709 4.843000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
51711 4.843000 7.249000 2.406000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]



Hold check
51748 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
51750 1.009000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]
51752 1.009000 0.135000 1.144000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[54]




Set output delay: 0.661ns max, and -0.205ns min. 
51789 2 2 2
Setup check
51799 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
51799 4.504000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_530.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_530.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
51801 4.504000 7.249000 2.745000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]



Hold check
51838 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
51840 1.121000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_530.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_530.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]
51842 1.121000 0.205000 1.326000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[53]




Set output delay: 0.622ns max, and -0.182ns min. 
51879 2 2 2
Setup check
51889 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
51889 4.678000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
51891 4.678000 7.288000 2.610000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]



Hold check
51928 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
51930 1.051000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]
51932 1.051000 0.182000 1.233000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[52]




Set output delay: 0.678ns max, and -0.207ns min. 
51969 2 2 2
Setup check
51979 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
51979 4.487000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
51981 4.487000 7.232000 2.745000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]



Hold check
52018 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
52020 1.120000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_533.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]
52022 1.120000 0.207000 1.327000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[51]




Set output delay: 0.645ns max, and -0.178ns min. 
52059 2 2 2
Setup check
52069 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
52069 4.602000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
52071 4.602000 7.265000 2.663000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]



Hold check
52108 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
52110 1.106000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]
52112 1.106000 0.178000 1.284000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[50]




Set output delay: 0.661ns max, and -0.184ns min. 
52149 2 2 2
Setup check
52159 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
52159 4.438000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
52161 4.438000 7.249000 2.811000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]



Hold check
52198 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
52200 1.196000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]
52202 1.196000 0.184000 1.380000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[49]




Set output delay: 0.627ns max, and -0.211ns min. 
52239 2 2 2
Setup check
52249 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
52249 4.792000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
52251 4.792000 7.283000 2.491000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]



Hold check
52288 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
52290 0.982000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]
52292 0.982000 0.211000 1.193000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[48]




Set output delay: 0.67ns max, and -0.252ns min. 
52329 2 2 2
Setup check
52339 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
52339 4.753000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
52341 4.753000 7.240000 2.487000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]



Hold check
52378 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
52380 0.942000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_542.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]
52382 0.942000 0.252000 1.194000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[47]




Set output delay: 0.667ns max, and -0.25ns min. 
52419 2 2 2
Setup check
52429 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
52429 4.647000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
52431 4.647000 7.243000 2.596000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]



Hold check
52468 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
52470 1.016000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_536.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]
52472 1.016000 0.250000 1.266000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[46]




Set output delay: 0.657ns max, and -0.183ns min. 
52509 2 2 2
Setup check
52519 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
52519 4.416000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
52521 4.416000 7.253000 2.837000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]



Hold check
52558 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
52560 1.192000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]
52562 1.192000 0.183000 1.375000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[45]




Set output delay: 0.65ns max, and -0.165ns min. 
52599 2 2 2
Setup check
52609 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
52609 4.767000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
52611 4.767000 7.260000 2.493000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]



Hold check
52648 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
52650 1.039000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_545.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]
52652 1.039000 0.165000 1.204000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[44]




Set output delay: 0.619ns max, and -0.222ns min. 
52689 2 2 2
Setup check
52699 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
52699 4.694000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
52701 4.694000 7.291000 2.597000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]



Hold check
52738 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
52740 1.022000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]
52742 1.022000 0.222000 1.244000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[43]




Set output delay: 0.656ns max, and -0.183ns min. 
52779 2 2 2
Setup check
52789 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
52789 4.603000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
52791 4.603000 7.254000 2.651000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]



Hold check
52828 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
52830 1.104000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]
52832 1.104000 0.183000 1.287000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[42]




Set output delay: 0.652ns max, and -0.178ns min. 
52869 2 2 2
Setup check
52879 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
52879 4.529000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
52881 4.529000 7.258000 2.729000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]



Hold check
52918 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
52920 1.150000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]
52922 1.150000 0.178000 1.328000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[41]




Set output delay: 0.633ns max, and -0.223ns min. 
52959 2 2 2
Setup check
52969 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
52969 4.515000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
52971 4.515000 7.277000 2.762000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]



Hold check
53008 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
53010 1.182000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]
53012 1.182000 0.223000 1.405000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[40]




Set output delay: 0.581ns max, and -0.216ns min. 
53049 2 2 2
Setup check
53059 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
53059 4.534000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
53061 4.534000 7.329000 2.795000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]



Hold check
53098 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
53100 1.147000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]
53102 1.147000 0.216000 1.363000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[39]




Set output delay: 0.653ns max, and -0.188ns min. 
53139 2 2 2
Setup check
53149 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
53149 4.275000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
53151 4.275000 7.257000 2.982000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]



Hold check
53188 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
53190 1.280000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]
53192 1.280000 0.188000 1.468000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[38]




Set output delay: 0.625ns max, and -0.205ns min. 
53229 2 2 2
Setup check
53239 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
53239 4.801000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
53241 4.801000 7.285000 2.484000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]



Hold check
53278 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
53280 1.003000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]
53282 1.003000 0.205000 1.208000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[37]




Set output delay: 0.641ns max, and -0.215ns min. 
53319 2 2 2
Setup check
53329 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
53329 4.429000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
53331 4.429000 7.269000 2.840000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]



Hold check
53368 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
53370 1.174000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]
53372 1.174000 0.215000 1.389000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[36]




Set output delay: 0.637ns max, and -0.211ns min. 
53409 2 2 2
Setup check
53419 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
53419 4.519000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
53421 4.519000 7.273000 2.754000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]



Hold check
53458 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
53460 1.138000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_560.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]
53462 1.138000 0.211000 1.349000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[35]




Set output delay: 0.642ns max, and -0.181ns min. 
53499 2 2 2
Setup check
53509 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
53509 4.582000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_565.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_565.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
53511 4.582000 7.268000 2.686000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]



Hold check
53548 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
53550 1.119000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_565.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_565.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]
53552 1.119000 0.181000 1.300000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[34]




Set output delay: 0.633ns max, and -0.216ns min. 
53589 2 2 2
Setup check
53599 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
53599 4.772000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
53601 4.772000 7.277000 2.505000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]



Hold check
53638 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
53640 0.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_563.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]
53642 0.980000 0.216000 1.196000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[33]




Set output delay: 0.675ns max, and -0.219ns min. 
53679 2 2 2
Setup check
53689 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
53689 4.559000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
53691 4.559000 7.235000 2.676000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]



Hold check
53728 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
53730 1.073000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]
53732 1.073000 0.219000 1.292000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[32]




Set output delay: 0.66ns max, and -0.198ns min. 
53769 2 2 2
Setup check
53779 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
53779 4.836000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
53781 4.836000 7.250000 2.414000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]



Hold check
53818 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
53820 0.960000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_548.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]
53822 0.960000 0.198000 1.158000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[31]




Set output delay: 0.66ns max, and -0.205ns min. 
53859 2 2 2
Setup check
53869 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
53869 4.768000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
53871 4.768000 7.250000 2.482000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]



Hold check
53908 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
53910 0.990000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]
53912 0.990000 0.205000 1.195000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[30]




Set output delay: 0.657ns max, and -0.214ns min. 
53949 2 2 2
Setup check
53959 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
53959 4.768000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
53961 4.768000 7.253000 2.485000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]



Hold check
53998 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
54000 0.982000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]
54002 0.982000 0.214000 1.196000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[29]




Set output delay: 0.655ns max, and -0.202ns min. 
54039 2 2 2
Setup check
54049 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
54049 4.652000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
54051 4.652000 7.230000 2.578000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]



Hold check
54088 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
54090 1.018000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]
54092 1.018000 0.227000 1.245000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[28]




Set output delay: 0.67ns max, and -0.193ns min. 
54129 2 2 2
Setup check
54139 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
54139 4.795000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
54141 4.795000 7.215000 2.420000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]



Hold check
54178 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
54180 0.932000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_571.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]
54182 0.932000 0.218000 1.150000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[27]




Set output delay: 0.654ns max, and -0.189ns min. 
54219 2 2 2
Setup check
54229 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
54229 4.735000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
54231 4.735000 7.231000 2.496000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]



Hold check
54268 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
54270 0.989000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]
54272 0.989000 0.214000 1.203000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[26]




Set output delay: 0.671ns max, and -0.197ns min. 
54309 2 2 2
Setup check
54319 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
54319 4.816000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
54321 4.816000 7.239000 2.423000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]



Hold check
54358 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
54360 0.963000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_557.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]
54362 0.963000 0.197000 1.160000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[25]




Set output delay: 0.672ns max, and -0.171ns min. 
54399 2 2 2
Setup check
54409 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
54409 4.362000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
54411 4.362000 7.213000 2.851000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]



Hold check
54448 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
54450 1.205000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_574.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]
54452 1.205000 0.196000 1.401000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[24]




Set output delay: 0.682ns max, and -0.202ns min. 
54489 2 2 2
Setup check
54499 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
54499 4.311000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
54501 4.311000 7.203000 2.892000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]



Hold check
54538 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
54540 1.251000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]
54542 1.251000 0.227000 1.478000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[23]




Set output delay: 0.673ns max, and -0.202ns min. 
54579 2 2 2
Setup check
54589 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
54589 4.699000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
54591 4.699000 7.212000 2.513000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]



Hold check
54628 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
54630 0.976000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_577.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]
54632 0.976000 0.227000 1.203000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[22]




Set output delay: 0.69ns max, and -0.193ns min. 
54669 2 2 2
Setup check
54679 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
54679 4.502000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
54681 4.502000 7.195000 2.693000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]



Hold check
54718 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
54720 1.086000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]
54722 1.086000 0.218000 1.304000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[21]




Set output delay: 0.682ns max, and -0.173ns min. 
54759 2 2 2
Setup check
54769 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
54769 4.603000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/xd_tlp_rdyp_reg_syn_18.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/xd_tlp_rdyp_reg_syn_18.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
54771 4.603000 7.203000 2.600000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]



Hold check
54808 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
54810 1.054000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/xd_tlp_rdyp_reg_syn_18.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/xd_tlp_rdyp_reg_syn_18.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]
54812 1.054000 0.198000 1.252000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[20]




Set output delay: 0.694ns max, and -0.188ns min. 
54849 2 2 2
Setup check
54859 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
54859 4.771000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
54861 4.771000 7.191000 2.420000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]



Hold check
54898 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
54900 0.931000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_580.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]
54902 0.931000 0.213000 1.144000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[19]




Set output delay: 0.676ns max, and -0.218ns min. 
54939 2 2 2
Setup check
54949 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
54949 4.181000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
54951 4.181000 7.209000 3.028000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]



Hold check
54988 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
54990 1.325000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]
54992 1.325000 0.243000 1.568000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[18]




Set output delay: 0.668ns max, and -0.196ns min. 
55029 2 2 2
Setup check
55039 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
55039 4.644000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
55041 4.644000 7.217000 2.573000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]



Hold check
55078 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
55080 0.999000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_583.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]
55082 0.999000 0.221000 1.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[17]




Set output delay: 0.661ns max, and -0.196ns min. 
55119 2 2 2
Setup check
55129 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
55129 4.243000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
55131 4.243000 7.224000 2.981000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]



Hold check
55168 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
55170 1.222000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]
55172 1.222000 0.221000 1.443000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[16]




Set output delay: 0.257ns max, and -0.2ns min. 
55209 2 2 2
Setup check
55219 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
55219 5.071000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
55221 5.071000 7.628000 2.557000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]



Hold check
55258 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
55260 1.007000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_586.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]
55262 1.007000 0.225000 1.232000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[15]




Set output delay: 0.208ns max, and -0.199ns min. 
55299 2 2 2
Setup check
55309 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
55309 5.114000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
55311 5.114000 7.677000 2.563000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]



Hold check
55348 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
55350 0.995000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]
55352 0.995000 0.224000 1.219000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[14]




Set output delay: 0.194ns max, and -0.201ns min. 
55389 2 2 2
Setup check
55399 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
55399 5.137000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
55401 5.137000 7.691000 2.554000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]



Hold check
55438 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
55440 0.998000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_589.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]
55442 0.998000 0.226000 1.224000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[13]




Set output delay: 0.463ns max, and -0.152ns min. 
55479 2 2 2
Setup check
55489 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
55489 4.926000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
55491 4.926000 7.422000 2.496000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]



Hold check
55528 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
55530 1.019000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]
55532 1.019000 0.177000 1.196000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[12]




Set output delay: 0.208ns max, and -0.201ns min. 
55569 2 2 2
Setup check
55579 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
55579 5.170000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
55581 5.170000 7.677000 2.507000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]



Hold check
55618 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
55620 0.981000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]
55622 0.981000 0.226000 1.207000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[11]




Set output delay: 0.44ns max, and -0.153ns min. 
55659 2 2 2
Setup check
55669 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
55669 4.940000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
55671 4.940000 7.445000 2.505000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]



Hold check
55708 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
55710 1.023000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]
55712 1.023000 0.178000 1.201000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[10]




Set output delay: 0.252ns max, and -0.198ns min. 
55749 2 2 2
Setup check
55759 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
55759 5.120000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg0_syn_21.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg0_syn_21.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
55761 5.120000 7.633000 2.513000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]



Hold check
55798 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
55800 0.983000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg0_syn_21.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_arb/reg0_syn_21.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]
55802 0.983000 0.223000 1.206000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[9]




Set output delay: 0.22ns max, and -0.226ns min. 
55839 2 2 2
Setup check
55849 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
55849 4.886000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
55851 4.886000 7.665000 2.779000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]



Hold check
55888 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
55890 1.147000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_595.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]
55892 1.147000 0.251000 1.398000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[8]




Set output delay: 0.453ns max, and -0.165ns min. 
55929 2 2 2
Setup check
55939 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
55939 4.862000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
55941 4.862000 7.432000 2.570000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]



Hold check
55978 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
55980 1.126000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_598.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]
55982 1.126000 0.190000 1.316000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[7]




Set output delay: 0.28ns max, and -0.183ns min. 
56019 2 2 2
Setup check
56029 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
56029 5.090000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
56031 5.090000 7.605000 2.515000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]



Hold check
56068 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
56070 0.983000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]
56072 0.983000 0.208000 1.191000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[6]




Set output delay: 0.442ns max, and -0.154ns min. 
56109 2 2 2
Setup check
56119 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
56119 5.037000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
56121 5.037000 7.443000 2.406000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]



Hold check
56158 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
56160 0.958000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_592.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]
56162 0.958000 0.179000 1.137000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[5]




Set output delay: 0.532ns max, and -0.15ns min. 
56199 2 2 2
Setup check
56209 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
56209 4.762000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
56211 4.762000 7.353000 2.591000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]



Hold check
56248 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
56250 1.072000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_601.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]
56252 1.072000 0.175000 1.247000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[4]




Set output delay: 0.556ns max, and -0.137ns min. 
56289 2 2 2
Setup check
56299 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
56299 4.671000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/rdscp0_tlp_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/rdscp0_tlp_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
56301 4.671000 7.329000 2.658000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]



Hold check
56338 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
56340 1.129000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/rdscp0_tlp_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_rdscp_cal/rdscp0_tlp_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]
56342 1.129000 0.162000 1.291000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[3]




Set output delay: 0.473ns max, and -0.161ns min. 
56379 2 2 2
Setup check
56389 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
56389 4.848000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
56391 4.848000 7.412000 2.564000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]



Hold check
56428 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
56430 1.046000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]
56432 1.046000 0.186000 1.232000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_addr[2]




Set output delay: 0.005ns max, and -0.285ns min. 
56469 2 2 2
Setup check
56479 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
56479 5.555000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_683.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_683.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
56481 5.555000 7.905000 2.350000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]



Hold check
56518 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
56520 0.842000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_683.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_683.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]
56522 0.842000 0.285000 1.127000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[1]




Set output delay: 0.009ns max, and -0.283ns min. 
56559 2 2 2
Setup check
56569 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
56569 5.634000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
56571 5.634000 7.901000 2.267000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]



Hold check
56608 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
56610 0.791000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]
56612 0.791000 0.283000 1.074000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ats[0]




Set output delay: 0.464ns max, and -0.141ns min. 
56649 2 2 2
Setup check
56659 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
56659 5.182000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
56661 5.182000 7.446000 2.264000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]



Hold check
56698 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
56700 0.932000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]
56702 0.932000 0.141000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[2]




Set output delay: 0.509ns max, and -0.133ns min. 
56739 2 2 2
Setup check
56749 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
56749 5.126000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
56751 5.126000 7.401000 2.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]



Hold check
56788 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
56790 0.953000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]
56792 0.953000 0.133000 1.086000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[1]




Set output delay: 0.62ns max, and -0.066ns min. 
56829 2 2 2
Setup check
56839 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
56839 5.026000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
56841 5.026000 7.290000 2.264000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]



Hold check
56878 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
56880 1.007000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]
56882 1.007000 0.066000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_attr[0]




Set output delay: 0.509ns max, and -0.146ns min. 
56919 2 2 2
Setup check
56929 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
56929 4.899000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
56931 4.899000 7.376000 2.477000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]



Hold check
56968 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
56970 1.005000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]
56972 1.005000 0.171000 1.176000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[7]




Set output delay: 0.522ns max, and -0.168ns min. 
57009 2 2 2
Setup check
57019 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
57019 4.886000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_648.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_648.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
57021 4.886000 7.363000 2.477000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]



Hold check
57058 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
57060 1.002000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_648.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_648.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]
57062 1.002000 0.193000 1.195000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[6]




Set output delay: 0.347ns max, and -0.148ns min. 
57099 2 2 2
Setup check
57109 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
57109 4.991000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_650.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_650.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
57111 4.991000 7.538000 2.547000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]



Hold check
57148 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
57150 1.055000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_650.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_650.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]
57152 1.055000 0.173000 1.228000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[5]




Set output delay: 0.481ns max, and -0.147ns min. 
57189 2 2 2
Setup check
57199 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
57199 4.948000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
57201 4.948000 7.404000 2.456000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]



Hold check
57238 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
57240 0.993000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]
57242 0.993000 0.172000 1.165000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[4]




Set output delay: 0.458ns max, and -0.152ns min. 
57279 2 2 2
Setup check
57289 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
57289 4.804000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_654.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_654.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
57291 4.804000 7.427000 2.623000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]



Hold check
57328 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
57330 1.099000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_654.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_654.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]
57332 1.099000 0.177000 1.276000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[3]




Set output delay: 0.466ns max, and -0.155ns min. 
57369 2 2 2
Setup check
57379 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
57379 4.689000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wdscp0_tlp_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wdscp0_tlp_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
57381 4.689000 7.419000 2.730000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]



Hold check
57418 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
57420 1.154000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wdscp0_tlp_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
u_sgdma_subsys/u_sgdma_ip/u_wdscp_cal/wdscp0_tlp_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]
57422 1.154000 0.180000 1.334000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[2]




Set output delay: 0.505ns max, and -0.144ns min. 
57459 2 2 2
Setup check
57469 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
57469 4.970000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
57471 4.970000 7.380000 2.410000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]



Hold check
57508 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
57510 0.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]
57512 0.980000 0.169000 1.149000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[1]




Set output delay: 0.562ns max, and -0.067ns min. 
57549 2 2 2
Setup check
57559 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
57559 4.643000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
57561 4.643000 7.323000 2.680000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]



Hold check
57598 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
57600 1.195000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]
57602 1.195000 0.092000 1.287000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_en[0]




Set output delay: 0.42ns max, and -0.144ns min. 
57639 2 2 2
Setup check
57649 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
57649 4.813000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
57651 4.813000 7.465000 2.652000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]



Hold check
57688 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
57690 1.108000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]
57692 1.108000 0.169000 1.277000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[11]




Set output delay: 0.56ns max, and -0.117ns min. 
57729 2 2 2
Setup check
57739 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
57739 4.833000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
57741 4.833000 7.325000 2.492000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]



Hold check
57778 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
57780 1.054000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]
57782 1.054000 0.142000 1.196000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[10]




Set output delay: 0.571ns max, and -0.137ns min. 
57819 2 2 2
Setup check
57829 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
57829 4.798000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
57831 4.798000 7.314000 2.516000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]



Hold check
57868 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
57870 1.041000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]
57872 1.041000 0.162000 1.203000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[9]




Set output delay: 0.563ns max, and -0.084ns min. 
57909 2 2 2
Setup check
57919 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
57919 4.556000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
57921 4.556000 7.322000 2.766000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]



Hold check
57958 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
57960 1.236000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_52.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]
57962 1.236000 0.109000 1.345000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[8]




Set output delay: 0.544ns max, and -0.116ns min. 
57999 2 2 2
Setup check
58009 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
58009 4.525000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
58011 4.525000 7.341000 2.816000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]



Hold check
58048 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
58050 1.198000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]
58052 1.198000 0.141000 1.339000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[7]




Set output delay: 0.426ns max, and -0.137ns min. 
58089 2 2 2
Setup check
58099 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
58099 4.906000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
58101 4.906000 7.459000 2.553000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]



Hold check
58138 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
58140 1.037000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_55.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]
58142 1.037000 0.162000 1.199000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[6]




Set output delay: 0.427ns max, and -0.14ns min. 
58179 2 2 2
Setup check
58189 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
58189 4.815000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
58191 4.815000 7.458000 2.643000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]



Hold check
58228 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
58230 1.172000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]
58232 1.172000 0.165000 1.337000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[5]




Set output delay: 0.499ns max, and -0.125ns min. 
58269 2 2 2
Setup check
58279 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
58279 4.697000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
58281 4.697000 7.386000 2.689000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]



Hold check
58318 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
58320 1.145000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_58.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]
58322 1.145000 0.150000 1.295000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[4]




Set output delay: 0.43ns max, and -0.136ns min. 
58359 2 2 2
Setup check
58369 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
58369 4.629000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
58371 4.629000 7.455000 2.826000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]



Hold check
58408 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
58410 1.225000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_61.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]
58412 1.225000 0.161000 1.386000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[3]




Set output delay: 0.409ns max, and -0.14ns min. 
58449 2 2 2
Setup check
58459 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
58459 4.808000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
58461 4.808000 7.476000 2.668000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]



Hold check
58498 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
58500 1.185000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg0_syn_64.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]
58502 1.185000 0.165000 1.350000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_byte_len[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_byte_len[2]




Set output delay: 0.714ns max, and -0.127ns min. 
58539 2 2 2
Setup check
58549 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
58549 4.814000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
58551 4.814000 7.171000 2.357000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_dup_10 u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]



Hold check
58588 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
58590 0.941000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]
58592 0.941000 0.152000 1.093000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_dup_10 u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_eot[0]




Set output delay: 0.306ns max, and -0.195ns min. 
58629 2 2 2
Setup check
58639 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
58639 5.343000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
58641 5.343000 7.604000 2.261000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]



Hold check
58678 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
58680 0.886000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]
58682 0.886000 0.195000 1.081000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ep[0]




Set output delay: 0.424ns max, and -0.096ns min. 
58719 2 2 2
Setup check
58729 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
58729 5.129000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
58731 5.129000 7.486000 2.357000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]



Hold check
58768 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
58770 1.026000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]
58772 1.026000 0.096000 1.122000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[1]




Set output delay: 0.556ns max, and -0.119ns min. 
58809 2 2 2
Setup check
58819 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
58819 4.963000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
58821 4.963000 7.354000 2.391000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]



Hold check
58858 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
58860 1.005000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_568.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]
58862 1.005000 0.119000 1.124000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_fmt[0]




Set output delay: 0.689ns max, and -0.089ns min. 
58899 2 2 2
Setup check
58909 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
58909 4.482000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
58911 4.482000 7.196000 2.714000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_dup_10 u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]



Hold check
58948 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
58950 1.168000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg2_syn_19.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]
58952 1.168000 0.114000 1.282000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_dup_10 u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_hv[0]




Set output delay: 0.002ns max, and -0.283ns min. 
58989 2 2 2
Setup check
58999 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
58999 5.369000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
59001 5.369000 7.908000 2.539000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]



Hold check
59038 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
59040 0.933000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]
59042 0.933000 0.283000 1.216000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[1]




Set output delay: 0.005ns max, and -0.286ns min. 
59079 2 2 2
Setup check
59089 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
59089 5.557000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
59091 5.557000 7.905000 2.348000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]



Hold check
59128 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
59130 0.840000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]
59132 0.840000 0.286000 1.126000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_ph[0]




Set output delay: 0.401ns max, and -0.14ns min. 
59169 2 2 2
Setup check
59179 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
59179 5.163000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
59181 5.163000 7.509000 2.346000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]



Hold check
59218 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
59220 0.977000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_675.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]
59222 0.977000 0.140000 1.117000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[2]




Set output delay: 0.508ns max, and -0.138ns min. 
59259 2 2 2
Setup check
59269 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
59269 5.052000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
59271 5.052000 7.402000 2.350000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]



Hold check
59308 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
59310 0.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]
59312 0.980000 0.138000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[1]




Set output delay: 0.488ns max, and -0.133ns min. 
59349 2 2 2
Setup check
59359 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
59359 5.175000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
59361 5.175000 7.422000 2.247000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]



Hold check
59398 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
59400 0.943000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_678.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]
59402 0.943000 0.133000 1.076000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tc[0]




Set output delay: 0.365ns max, and -0.194ns min. 
59439 2 2 2
Setup check
59449 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
59449 5.193000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
59451 5.193000 7.545000 2.352000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]



Hold check
59488 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
59490 0.925000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]
59492 0.925000 0.194000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_td[0]




Set output delay: -0.019ns max, and -0.291ns min. 
59529 2 2 2
Setup check
59539 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
59539 5.501000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
59541 5.501000 7.929000 2.428000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]



Hold check
59578 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
59580 0.883000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]
59582 0.883000 0.291000 1.174000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_th[0]




Set output delay: 0.28ns max, and -0.191ns min. 
59619 2 2 2
Setup check
59629 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
59629 5.179000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
59631 5.179000 7.630000 2.451000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]



Hold check
59668 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
59670 0.983000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]
59672 0.983000 0.191000 1.174000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[7]




Set output delay: 0.295ns max, and -0.213ns min. 
59709 2 2 2
Setup check
59719 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
59719 5.116000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
59721 5.116000 7.615000 2.499000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]



Hold check
59758 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
59760 1.005000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]
59762 1.005000 0.213000 1.218000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[6]




Set output delay: 0.281ns max, and -0.202ns min. 
59799 2 2 2
Setup check
59809 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
59809 5.281000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
59811 5.281000 7.629000 2.348000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]



Hold check
59848 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
59850 0.922000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_636.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]
59852 0.922000 0.202000 1.124000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[5]




Set output delay: 0.221ns max, and -0.198ns min. 
59889 2 2 2
Setup check
59899 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
59899 5.343000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
59901 5.343000 7.689000 2.346000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]



Hold check
59938 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
59940 0.933000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_639.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]
59942 0.933000 0.198000 1.131000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[4]




Set output delay: 0.27ns max, and -0.184ns min. 
59979 2 2 2
Setup check
59989 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
59989 5.131000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
59991 5.131000 7.640000 2.509000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]



Hold check
60028 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
60030 1.036000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]
60032 1.036000 0.184000 1.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[3]




Set output delay: 0.259ns max, and -0.208ns min. 
60069 2 2 2
Setup check
60079 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
60079 5.375000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
60081 5.375000 7.651000 2.276000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]



Hold check
60118 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
60120 0.870000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]
60122 0.870000 0.208000 1.078000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[2]




Set output delay: 0.352ns max, and -0.198ns min. 
60159 2 2 2
Setup check
60169 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
60169 4.941000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
60171 4.941000 7.558000 2.617000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]



Hold check
60208 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
60210 1.069000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_642.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]
60212 1.069000 0.198000 1.267000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[1]




Set output delay: 0.297ns max, and -0.186ns min. 
60249 2 2 2
Setup check
60259 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
60259 5.088000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_644.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_644.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
60261 5.088000 7.613000 2.525000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]



Hold check
60298 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
60300 1.030000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_644.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_644.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]
60302 1.030000 0.186000 1.216000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_tid[0]




Set output delay: 0.522ns max, and -0.139ns min. 
60339 2 2 2
Setup check
60349 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
60349 5.028000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
60351 5.028000 7.388000 2.360000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]



Hold check
60388 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
60390 0.992000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]
60392 0.992000 0.139000 1.131000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[4]




Set output delay: 0.513ns max, and -0.14ns min. 
60429 2 2 2
Setup check
60439 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
60439 4.979000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
60441 4.979000 7.397000 2.418000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]



Hold check
60478 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
60480 1.022000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]
60482 1.022000 0.140000 1.162000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[3]




Set output delay: 0.615ns max, and -0.143ns min. 
60519 2 2 2
Setup check
60529 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
60529 5.038000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
60531 5.038000 7.295000 2.257000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]



Hold check
60568 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
60570 0.928000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_666.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]
60572 0.928000 0.143000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[2]




Set output delay: 0.569ns max, and -0.122ns min. 
60609 2 2 2
Setup check
60619 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
60619 5.095000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
60621 5.095000 7.341000 2.246000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]



Hold check
60658 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
60660 0.954000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_663.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]
60662 0.954000 0.122000 1.076000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[1]




Set output delay: 0.477ns max, and -0.151ns min. 
60699 2 2 2
Setup check
60709 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
60709 4.805000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
60711 4.805000 7.433000 2.628000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]



Hold check
60748 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
60750 1.112000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/reg1_syn_669.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]
60752 1.112000 0.151000 1.263000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_header[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client0_tlp_type[0]




Set output delay: 0.06ns max, and -0.243ns min. 
60789 2 2 2
Setup check
60799 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
60799 5.606000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
60801 5.606000 7.850000 2.244000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]



Hold check
60838 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
60840 0.834000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]
60842 0.834000 0.243000 1.077000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[15]




Set output delay: 0.029ns max, and -0.245ns min. 
60879 2 2 2
Setup check
60889 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
60889 5.529000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
60891 5.529000 7.881000 2.352000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]



Hold check
60928 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
60930 0.864000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]
60932 0.864000 0.245000 1.109000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[14]




Set output delay: 0.016ns max, and -0.247ns min. 
60969 2 2 2
Setup check
60979 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
60979 5.650000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
60981 5.650000 7.894000 2.244000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]



Hold check
61018 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
61020 0.830000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]
61022 0.830000 0.247000 1.077000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[13]




Set output delay: 0.006ns max, and -0.247ns min. 
61059 2 2 2
Setup check
61069 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
61069 5.658000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_626.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_626.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
61071 5.658000 7.904000 2.246000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]



Hold check
61108 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
61110 0.832000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_626.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_626.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]
61112 0.832000 0.247000 1.079000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[12]




Set output delay: -0.002ns max, and -0.248ns min. 
61149 2 2 2
Setup check
61159 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
61159 5.731000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
61161 5.731000 7.912000 2.181000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]



Hold check
61198 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
61200 0.776000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_624.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]
61202 0.776000 0.248000 1.024000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[11]




Set output delay: -0.004ns max, and -0.249ns min. 
61239 2 2 2
Setup check
61249 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
61249 5.647000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
61251 5.647000 7.914000 2.267000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]



Hold check
61288 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
61290 0.816000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_621.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]
61292 0.816000 0.249000 1.065000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[10]




Set output delay: -0.006ns max, and -0.249ns min. 
61329 2 2 2
Setup check
61339 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
61339 5.581000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
61341 5.581000 7.916000 2.335000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]



Hold check
61378 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
61380 0.858000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_618.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]
61382 0.858000 0.249000 1.107000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[9]




Set output delay: 0.069ns max, and -0.24ns min. 
61419 2 2 2
Setup check
61429 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
61429 5.669000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
61431 5.669000 7.841000 2.172000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]



Hold check
61468 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
61470 0.794000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]
61472 0.794000 0.240000 1.034000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[8]




Set output delay: 0.118ns max, and -0.29ns min. 
61509 2 2 2
Setup check
61519 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
61519 5.446000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
61521 5.446000 7.792000 2.346000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]



Hold check
61558 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
61560 0.827000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]
61562 0.827000 0.290000 1.117000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[7]




Set output delay: 0.065ns max, and -0.286ns min. 
61599 2 2 2
Setup check
61609 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
61609 5.495000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
61611 5.495000 7.845000 2.350000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]



Hold check
61648 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
61650 0.832000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]
61652 0.832000 0.286000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[6]




Set output delay: 0.09ns max, and -0.294ns min. 
61689 2 2 2
Setup check
61699 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
61699 5.648000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
61701 5.648000 7.820000 2.172000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]



Hold check
61738 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
61740 0.740000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_637.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]
61742 0.740000 0.294000 1.034000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[5]




Set output delay: 0.071ns max, and -0.293ns min. 
61779 2 2 2
Setup check
61789 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
61789 5.397000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
61791 5.397000 7.839000 2.442000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]



Hold check
61828 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
61830 0.876000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_635.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]
61832 0.876000 0.293000 1.169000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[4]




Set output delay: 0.046ns max, and -0.288ns min. 
61869 2 2 2
Setup check
61879 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
61879 5.617000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
61881 5.617000 7.864000 2.247000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]



Hold check
61918 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
61920 0.788000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]
61922 0.788000 0.288000 1.076000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[3]




Set output delay: 0.026ns max, and -0.287ns min. 
61959 2 2 2
Setup check
61969 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
61969 5.604000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
61971 5.604000 7.884000 2.280000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]



Hold check
62008 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
62010 0.784000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]
62012 0.784000 0.287000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[2]




Set output delay: 0.116ns max, and -0.281ns min. 
62049 2 2 2
Setup check
62059 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
62059 5.524000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
62061 5.524000 7.794000 2.270000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]



Hold check
62098 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
62100 0.790000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]
62102 0.790000 0.281000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[1]




Set output delay: 0.139ns max, and -0.288ns min. 
62139 2 2 2
Setup check
62149 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
62149 5.589000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
62151 5.589000 7.771000 2.182000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]



Hold check
62188 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
62190 0.737000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_640.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]
62192 0.737000 0.288000 1.025000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_remote_req_id[0]




Set output delay: 0.705ns max, and -0.088ns min. 
62229 2 2 2
Setup check
62239 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
62239 4.669000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
62241 4.669000 7.205000 2.536000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]



Hold check
62278 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
62280 1.128000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]
62282 1.128000 0.088000 1.216000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[63]




Set output delay: 0.691ns max, and -0.114ns min. 
62319 2 2 2
Setup check
62329 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
62329 4.575000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
62331 4.575000 7.219000 2.644000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]



Hold check
62368 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
62370 1.158000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]
62372 1.158000 0.114000 1.272000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[62]




Set output delay: 0.689ns max, and -0.114ns min. 
62409 2 2 2
Setup check
62419 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
62419 4.955000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
62421 4.955000 7.221000 2.266000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]



Hold check
62458 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
62460 0.964000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_516.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]
62462 0.964000 0.114000 1.078000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[61]




Set output delay: 0.72ns max, and -0.103ns min. 
62499 2 2 2
Setup check
62509 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
62509 4.595000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
62511 4.595000 7.190000 2.595000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]



Hold check
62548 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
62550 1.156000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]
62552 1.156000 0.103000 1.259000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[60]




Set output delay: 0.674ns max, and -0.18ns min. 
62589 2 2 2
Setup check
62599 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
62599 4.869000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
62601 4.869000 7.236000 2.367000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]



Hold check
62638 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
62640 0.943000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_522.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]
62642 0.943000 0.180000 1.123000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[59]




Set output delay: 0.692ns max, and -0.181ns min. 
62679 2 2 2
Setup check
62689 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
62689 4.778000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
62691 4.778000 7.218000 2.440000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]



Hold check
62728 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
62730 1.000000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]
62732 1.000000 0.181000 1.181000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[58]




Set output delay: 0.65ns max, and -0.171ns min. 
62769 2 2 2
Setup check
62779 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
62779 4.746000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
62781 4.746000 7.260000 2.514000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]



Hold check
62818 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
62820 1.054000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]
62822 1.054000 0.171000 1.225000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[57]




Set output delay: 0.722ns max, and -0.098ns min. 
62859 2 2 2
Setup check
62869 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
62869 4.746000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
62871 4.746000 7.188000 2.442000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]



Hold check
62908 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
62910 1.070000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_525.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]
62912 1.070000 0.098000 1.168000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[56]




Set output delay: 0.712ns max, and -0.093ns min. 
62949 2 2 2
Setup check
62959 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
62959 4.838000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
62961 4.838000 7.198000 2.360000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]



Hold check
62998 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
63000 1.032000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_528.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]
63002 1.032000 0.093000 1.125000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[55]




Set output delay: 0.641ns max, and -0.168ns min. 
63039 2 2 2
Setup check
63049 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
63049 4.994000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
63051 4.994000 7.269000 2.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]



Hold check
63088 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
63090 0.912000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_519.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]
63092 0.912000 0.168000 1.080000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[54]




Set output delay: 0.619ns max, and -0.181ns min. 
63129 2 2 2
Setup check
63139 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
63139 4.656000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
63141 4.656000 7.291000 2.635000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]



Hold check
63178 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
63180 1.093000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]
63182 1.093000 0.181000 1.274000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[53]




Set output delay: 0.662ns max, and -0.176ns min. 
63219 2 2 2
Setup check
63229 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
63229 4.901000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
63231 4.901000 7.248000 2.347000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]



Hold check
63268 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
63270 0.952000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]
63272 0.952000 0.176000 1.128000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[52]




Set output delay: 0.663ns max, and -0.182ns min. 
63309 2 2 2
Setup check
63319 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
63319 4.551000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
63321 4.551000 7.247000 2.696000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]



Hold check
63358 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
63360 1.125000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]
63362 1.125000 0.182000 1.307000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[51]




Set output delay: 0.657ns max, and -0.163ns min. 
63399 2 2 2
Setup check
63409 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
63409 4.880000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
63411 4.880000 7.253000 2.373000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]



Hold check
63448 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
63450 0.970000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_537.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]
63452 0.970000 0.163000 1.133000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[50]




Set output delay: 0.657ns max, and -0.189ns min. 
63489 2 2 2
Setup check
63499 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
63499 4.895000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
63501 4.895000 7.253000 2.358000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]



Hold check
63538 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
63540 0.938000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_531.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]
63542 0.938000 0.189000 1.127000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[49]




Set output delay: 0.646ns max, and -0.188ns min. 
63579 2 2 2
Setup check
63589 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
63589 4.921000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
63591 4.921000 7.264000 2.343000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]



Hold check
63628 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
63630 0.940000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]
63632 0.940000 0.188000 1.128000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[48]




Set output delay: 0.632ns max, and -0.186ns min. 
63669 2 2 2
Setup check
63679 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
63679 4.664000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
63681 4.664000 7.278000 2.614000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]



Hold check
63718 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
63720 1.089000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_534.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]
63722 1.089000 0.186000 1.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[47]




Set output delay: 0.731ns max, and -0.064ns min. 
63759 2 2 2
Setup check
63769 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
63769 4.754000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
63771 4.754000 7.179000 2.425000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]



Hold check
63808 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
63810 1.111000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]
63812 1.111000 0.064000 1.175000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[46]




Set output delay: 0.702ns max, and -0.148ns min. 
63849 2 2 2
Setup check
63859 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
63859 4.933000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
63861 4.933000 7.208000 2.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]



Hold check
63898 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
63900 0.932000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_543.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]
63902 0.932000 0.148000 1.080000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[45]




Set output delay: 0.703ns max, and -0.131ns min. 
63939 2 2 2
Setup check
63949 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
63949 4.591000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
63951 4.591000 7.207000 2.616000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]



Hold check
63988 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
63990 1.139000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]
63992 1.139000 0.131000 1.270000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[44]




Set output delay: 0.657ns max, and -0.188ns min. 
64029 2 2 2
Setup check
64039 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
64039 4.725000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
64041 4.725000 7.253000 2.528000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]



Hold check
64078 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
64080 1.032000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_546.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]
64082 1.032000 0.188000 1.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[43]




Set output delay: 0.644ns max, and -0.181ns min. 
64119 2 2 2
Setup check
64129 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
64129 4.929000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
64131 4.929000 7.266000 2.337000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]



Hold check
64168 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
64170 0.952000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]
64172 0.952000 0.181000 1.133000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[42]




Set output delay: 0.684ns max, and -0.157ns min. 
64209 2 2 2
Setup check
64219 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
64219 4.698000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
64221 4.698000 7.226000 2.528000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]



Hold check
64258 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
64260 1.063000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_549.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]
64262 1.063000 0.157000 1.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[41]




Set output delay: 0.704ns max, and -0.17ns min. 
64299 2 2 2
Setup check
64309 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
64309 4.781000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
64311 4.781000 7.206000 2.425000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]



Hold check
64348 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
64350 1.000000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_540.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]
64352 1.000000 0.170000 1.170000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[40]




Set output delay: 0.637ns max, and -0.191ns min. 
64389 2 2 2
Setup check
64399 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
64399 4.948000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
64401 4.948000 7.273000 2.325000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]



Hold check
64438 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
64440 0.928000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]
64442 0.928000 0.191000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[39]




Set output delay: 0.687ns max, and -0.106ns min. 
64479 2 2 2
Setup check
64489 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
64489 4.813000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
64491 4.813000 7.223000 2.410000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]



Hold check
64528 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
64530 1.053000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]
64532 1.053000 0.106000 1.159000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[38]




Set output delay: 0.684ns max, and -0.14ns min. 
64569 2 2 2
Setup check
64579 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
64579 4.817000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
64581 4.817000 7.226000 2.409000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]



Hold check
64618 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
64620 1.028000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]
64622 1.028000 0.140000 1.168000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[37]




Set output delay: 0.717ns max, and -0.135ns min. 
64659 2 2 2
Setup check
64669 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
64669 4.933000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
64671 4.933000 7.193000 2.260000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]



Hold check
64708 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
64710 0.938000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_558.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]
64712 0.938000 0.135000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[36]




Set output delay: 0.691ns max, and -0.12ns min. 
64749 2 2 2
Setup check
64759 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
64759 4.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
64761 4.980000 7.219000 2.239000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]



Hold check
64798 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
64800 0.954000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_552.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]
64802 0.954000 0.120000 1.074000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[35]




Set output delay: 0.663ns max, and -0.129ns min. 
64839 2 2 2
Setup check
64849 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
64849 4.983000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
64851 4.983000 7.247000 2.264000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]



Hold check
64888 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
64890 0.959000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]
64892 0.959000 0.129000 1.088000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[34]




Set output delay: 0.699ns max, and -0.143ns min. 
64929 2 2 2
Setup check
64939 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
64939 4.805000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
64941 4.805000 7.211000 2.406000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]



Hold check
64978 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
64980 1.019000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_555.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]
64982 1.019000 0.143000 1.162000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[33]




Set output delay: 0.664ns max, and -0.183ns min. 
65019 2 2 2
Setup check
65029 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
65029 4.888000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
65031 4.888000 7.246000 2.358000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]



Hold check
65068 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
65070 0.936000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]
65072 0.936000 0.183000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[32]




Set output delay: 0.714ns max, and -0.143ns min. 
65109 2 2 2
Setup check
65119 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
65119 4.835000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
65121 4.835000 7.196000 2.361000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]



Hold check
65158 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
65160 0.993000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]
65162 0.993000 0.143000 1.136000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[31]




Set output delay: 0.714ns max, and -0.132ns min. 
65199 2 2 2
Setup check
65209 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
65209 4.853000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
65211 4.853000 7.196000 2.343000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]



Hold check
65248 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
65250 0.984000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]
65252 0.984000 0.132000 1.116000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[30]




Set output delay: 0.687ns max, and -0.126ns min. 
65289 2 2 2
Setup check
65299 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
65299 4.774000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
65301 4.774000 7.223000 2.449000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]



Hold check
65338 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
65340 1.048000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_567.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]
65342 1.048000 0.126000 1.174000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[29]




Set output delay: 0.712ns max, and -0.146ns min. 
65379 2 2 2
Setup check
65389 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
65389 4.867000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
65391 4.867000 7.198000 2.331000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]



Hold check
65428 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
65430 0.973000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]
65432 0.973000 0.146000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[28]




Set output delay: 0.723ns max, and -0.136ns min. 
65469 2 2 2
Setup check
65479 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
65479 4.835000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
65481 4.835000 7.187000 2.352000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]



Hold check
65518 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
65520 0.994000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]
65522 0.994000 0.136000 1.130000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[27]




Set output delay: 0.713ns max, and -0.128ns min. 
65559 2 2 2
Setup check
65569 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
65569 4.672000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
65571 4.672000 7.197000 2.525000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]



Hold check
65608 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
65610 1.095000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_564.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]
65612 1.095000 0.128000 1.223000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[26]




Set output delay: 0.699ns max, and -0.137ns min. 
65649 2 2 2
Setup check
65659 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
65659 4.952000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
65661 4.952000 7.211000 2.259000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]



Hold check
65698 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
65700 0.936000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_561.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]
65702 0.936000 0.137000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[25]




Set output delay: 0.701ns max, and -0.084ns min. 
65739 2 2 2
Setup check
65749 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
65749 4.946000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
65751 4.946000 7.209000 2.263000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]



Hold check
65788 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
65790 1.004000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]
65792 1.004000 0.084000 1.088000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[24]




Set output delay: 0.701ns max, and -0.15ns min. 
65829 2 2 2
Setup check
65839 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
65839 4.804000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
65841 4.804000 7.209000 2.405000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]



Hold check
65878 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
65880 1.008000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_579.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]
65882 1.008000 0.150000 1.158000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[23]




Set output delay: 0.694ns max, and -0.099ns min. 
65919 2 2 2
Setup check
65929 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
65929 4.957000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
65931 4.957000 7.216000 2.259000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]



Hold check
65968 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
65970 0.974000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]
65972 0.974000 0.099000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[22]




Set output delay: 0.647ns max, and -0.21ns min. 
66009 2 2 2
Setup check
66019 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
66019 4.544000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
66021 4.544000 7.263000 2.719000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]



Hold check
66058 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
66060 1.118000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]
66062 1.118000 0.210000 1.328000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[21]




Set output delay: 0.699ns max, and -0.146ns min. 
66099 2 2 2
Setup check
66109 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
66109 4.887000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
66111 4.887000 7.211000 2.324000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]



Hold check
66148 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
66150 0.973000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]
66152 0.973000 0.146000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[20]




Set output delay: 0.717ns max, and -0.118ns min. 
66189 2 2 2
Setup check
66199 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
66199 4.859000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
66201 4.859000 7.193000 2.334000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]



Hold check
66238 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
66240 1.010000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_573.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]
66242 1.010000 0.118000 1.128000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[19]




Set output delay: 0.722ns max, and -0.11ns min. 
66279 2 2 2
Setup check
66289 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
66289 4.739000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
66291 4.739000 7.188000 2.449000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]



Hold check
66328 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
66330 1.077000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]
66332 1.077000 0.110000 1.187000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[18]




Set output delay: 0.724ns max, and -0.139ns min. 
66369 2 2 2
Setup check
66379 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
66379 4.841000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
66381 4.841000 7.186000 2.345000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]



Hold check
66418 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
66420 0.974000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_576.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]
66422 0.974000 0.139000 1.113000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[17]




Set output delay: 0.717ns max, and -0.161ns min. 
66459 2 2 2
Setup check
66469 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
66469 4.837000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
66471 4.837000 7.193000 2.356000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]



Hold check
66508 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
66510 0.958000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_591.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]
66512 0.958000 0.161000 1.119000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[16]




Set output delay: 0.503ns max, and -0.111ns min. 
66549 2 2 2
Setup check
66559 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
66559 4.994000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
66561 4.994000 7.407000 2.413000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]



Hold check
66598 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
66600 1.053000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]
66602 1.053000 0.111000 1.164000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[15]




Set output delay: 0.404ns max, and -0.137ns min. 
66639 2 2 2
Setup check
66649 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
66649 4.878000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
66651 4.878000 7.506000 2.628000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]



Hold check
66688 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
66690 1.162000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]
66692 1.162000 0.137000 1.299000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[14]




Set output delay: 0.494ns max, and -0.119ns min. 
66729 2 2 2
Setup check
66739 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
66739 4.984000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
66741 4.984000 7.416000 2.432000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]



Hold check
66778 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
66780 1.039000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_582.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]
66782 1.039000 0.119000 1.158000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[13]




Set output delay: 0.382ns max, and -0.164ns min. 
66819 2 2 2
Setup check
66829 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
66829 5.366000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
66831 5.366000 7.528000 2.162000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]



Hold check
66868 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
66870 0.863000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_570.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]
66872 0.863000 0.164000 1.027000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[12]




Set output delay: 0.337ns max, and -0.162ns min. 
66909 2 2 2
Setup check
66919 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
66919 5.310000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
66921 5.310000 7.573000 2.263000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]



Hold check
66958 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
66960 0.926000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]
66962 0.926000 0.162000 1.088000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[11]




Set output delay: 0.348ns max, and -0.146ns min. 
66999 2 2 2
Setup check
67009 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
67009 5.304000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
67011 5.304000 7.562000 2.258000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]



Hold check
67048 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
67050 0.927000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]
67052 0.927000 0.146000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[10]




Set output delay: 0.385ns max, and -0.168ns min. 
67089 2 2 2
Setup check
67099 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
67099 5.200000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
67101 5.200000 7.525000 2.325000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]



Hold check
67138 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
67140 0.948000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]
67142 0.948000 0.168000 1.116000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[9]




Set output delay: 0.45ns max, and -0.143ns min. 
67179 2 2 2
Setup check
67189 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
67189 4.817000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
67191 4.817000 7.460000 2.643000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]



Hold check
67228 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
67230 1.133000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_603.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]
67232 1.133000 0.143000 1.276000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[8]




Set output delay: 0.288ns max, and -0.169ns min. 
67269 2 2 2
Setup check
67279 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
67279 5.384000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
67281 5.384000 7.622000 2.238000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]



Hold check
67318 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
67320 0.905000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_594.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]
67322 0.905000 0.169000 1.074000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[7]




Set output delay: 0.402ns max, and -0.176ns min. 
67359 2 2 2
Setup check
67369 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
67369 4.965000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
67371 4.965000 7.508000 2.543000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]



Hold check
67408 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
67410 1.046000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_600.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]
67412 1.046000 0.176000 1.222000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[6]




Set output delay: 0.252ns max, and -0.181ns min. 
67449 2 2 2
Setup check
67459 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
67459 5.309000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
67461 5.309000 7.658000 2.349000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]



Hold check
67498 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
67500 0.944000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]
67502 0.944000 0.181000 1.125000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[5]




Set output delay: 0.412ns max, and -0.155ns min. 
67539 2 2 2
Setup check
67549 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
67549 5.160000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
67551 5.160000 7.498000 2.338000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]



Hold check
67588 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
67590 0.960000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_609.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_609.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]
67592 0.960000 0.155000 1.115000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[4]




Set output delay: 0.376ns max, and -0.162ns min. 
67629 2 2 2
Setup check
67639 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
67639 5.372000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
67641 5.372000 7.534000 2.162000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]



Hold check
67678 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
67680 0.865000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_597.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]
67682 0.865000 0.162000 1.027000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[3]




Set output delay: 0.464ns max, and -0.14ns min. 
67719 2 2 2
Setup check
67729 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
67729 5.189000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
67731 5.189000 7.446000 2.257000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]



Hold check
67768 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
67770 0.931000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]
67772 0.931000 0.140000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_addr[2]




Set output delay: 0.33ns max, and -0.183ns min. 
67809 2 2 2
Setup check
67819 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
67819 5.334000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
67821 5.334000 7.580000 2.246000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]



Hold check
67858 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
67860 0.890000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]
67862 0.890000 0.183000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[1]




Set output delay: 0.336ns max, and -0.173ns min. 
67899 2 2 2
Setup check
67909 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
67909 5.132000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
67911 5.132000 7.574000 2.442000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]



Hold check
67948 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
67950 0.981000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]
67952 0.981000 0.173000 1.154000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ats[0]




Set output delay: 0.521ns max, and -0.171ns min. 
67989 2 2 2
Setup check
67999 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
67999 5.134000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
68001 5.134000 7.389000 2.255000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]



Hold check
68038 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
68040 0.899000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]
68042 0.899000 0.171000 1.070000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[2]




Set output delay: 0.288ns max, and -0.195ns min. 
68079 2 2 2
Setup check
68089 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
68089 5.381000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_40.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_40.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
68091 5.381000 7.622000 2.241000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]



Hold check
68128 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
68130 0.878000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_40.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_40.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]
68132 0.878000 0.195000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[1]




Set output delay: 0.264ns max, and -0.21ns min. 
68169 2 2 2
Setup check
68179 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
68179 5.389000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_35.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_35.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
68181 5.389000 7.646000 2.257000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]



Hold check
68218 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
68220 0.861000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_35.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg3_syn_35.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]
68222 0.861000 0.210000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_attr[0]




Set output delay: 0.084ns max, and -0.233ns min. 
68259 2 2 2
Setup check
68269 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
68269 5.304000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
68271 5.304000 7.826000 2.522000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]



Hold check
68308 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
68310 0.981000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]
68312 0.981000 0.233000 1.214000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[7]




Set output delay: 0.145ns max, and -0.238ns min. 
68349 2 2 2
Setup check
68359 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
68359 5.248000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
68361 5.248000 7.765000 2.517000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]



Hold check
68398 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
68400 0.990000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]
68402 0.990000 0.238000 1.228000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[6]




Set output delay: 0.081ns max, and -0.24ns min. 
68439 2 2 2
Setup check
68449 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
68449 5.449000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
68451 5.449000 7.829000 2.380000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]



Hold check
68488 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
68490 0.900000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_655.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]
68492 0.900000 0.240000 1.140000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[5]




Set output delay: 0.05ns max, and -0.237ns min. 
68529 2 2 2
Setup check
68539 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
68539 5.523000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
68541 5.523000 7.860000 2.337000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]



Hold check
68578 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
68580 0.894000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]
68582 0.894000 0.237000 1.131000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[4]




Set output delay: 0.014ns max, and -0.235ns min. 
68619 2 2 2
Setup check
68629 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
68629 5.543000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
68631 5.543000 7.896000 2.353000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]



Hold check
68668 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
68670 0.889000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_652.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]
68672 0.889000 0.235000 1.124000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[3]




Set output delay: 0.024ns max, and -0.242ns min. 
68709 2 2 2
Setup check
68719 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
68719 5.537000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
68721 5.537000 7.886000 2.349000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]



Hold check
68758 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
68760 0.876000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_660.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_660.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]
68762 0.876000 0.242000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[2]




Set output delay: 0.087ns max, and -0.238ns min. 
68799 2 2 2
Setup check
68809 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
68809 5.184000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_662.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_662.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
68811 5.184000 7.823000 2.639000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]



Hold check
68848 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
68850 1.039000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_662.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_662.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]
68852 1.039000 0.238000 1.277000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[1]




Set output delay: 0.032ns max, and -0.239ns min. 
68889 2 2 2
Setup check
68899 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
68899 4.913000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_664.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_664.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
68901 4.913000 7.878000 2.965000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]



Hold check
68938 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
68940 1.207000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_664.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_664.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]
68942 1.207000 0.239000 1.446000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_en[0]




Set output delay: 0.272ns max, and -0.182ns min. 
68979 2 2 2
Setup check
68989 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
68989 5.175000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
68991 5.175000 7.638000 2.463000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]



Hold check
69028 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
69030 0.996000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]
69032 0.996000 0.182000 1.178000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[11]




Set output delay: 0.572ns max, and -0.152ns min. 
69069 2 2 2
Setup check
69079 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
69079 4.950000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
69081 4.950000 7.338000 2.388000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]



Hold check
69118 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
69120 0.988000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]
69122 0.988000 0.152000 1.140000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[10]




Set output delay: 0.267ns max, and -0.199ns min. 
69159 2 2 2
Setup check
69169 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
69169 4.759000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
69171 4.759000 7.643000 2.884000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]



Hold check
69208 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
69210 1.220000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_49.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]
69212 1.220000 0.199000 1.419000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[9]




Set output delay: 0.301ns max, and -0.2ns min. 
69249 2 2 2
Setup check
69259 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
69259 5.127000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
69261 5.127000 7.609000 2.482000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]



Hold check
69298 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
69300 0.980000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_46.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]
69302 0.980000 0.200000 1.180000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[8]




Set output delay: 0.231ns max, and -0.205ns min. 
69339 2 2 2
Setup check
69349 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
69349 5.274000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_51.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_51.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
69351 5.274000 7.679000 2.405000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]



Hold check
69388 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
69390 0.931000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_51.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_51.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]
69392 0.931000 0.205000 1.136000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[7]




Set output delay: 0.404ns max, and -0.197ns min. 
69429 2 2 2
Setup check
69439 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
69439 5.050000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
69441 5.050000 7.506000 2.456000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]



Hold check
69478 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
69480 0.971000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]
69482 0.971000 0.197000 1.168000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[6]




Set output delay: 0.41ns max, and -0.206ns min. 
69519 2 2 2
Setup check
69529 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
69529 4.946000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
69531 4.946000 7.500000 2.554000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]



Hold check
69568 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
69570 1.014000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]
69572 1.014000 0.206000 1.220000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[5]




Set output delay: 0.352ns max, and -0.195ns min. 
69609 2 2 2
Setup check
69619 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
69619 5.176000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
69621 5.176000 7.558000 2.382000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]



Hold check
69658 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
69660 0.931000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_54.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]
69662 0.931000 0.195000 1.126000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[4]




Set output delay: 0.394ns max, and -0.198ns min. 
69699 2 2 2
Setup check
69709 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
69709 4.930000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
69711 4.930000 7.516000 2.586000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]



Hold check
69748 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
69750 1.063000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]
69752 1.063000 0.198000 1.261000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[3]




Set output delay: 0.215ns max, and -0.188ns min. 
69789 2 2 2
Setup check
69799 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
69799 5.120000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
69801 5.120000 7.695000 2.575000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]



Hold check
69838 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
69840 1.041000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_57.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]
69842 1.041000 0.188000 1.229000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_byte_len[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_byte_len[2]




Set output delay: 0.204ns max, and -0.213ns min. 
69879 62 2 2
Setup check
69889 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
69889 2.537000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
69891 2.537000 7.681000 5.144000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2298.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2300[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2299.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[127] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
69936 2.549000 7.681000 5.132000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[7] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2298.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2300[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2299.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[127] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
69981 2.581000 7.681000 5.100000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2299.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[127] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]



Hold check
70024 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
70026 1.844000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
70028 1.844000 0.238000 2.082000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
70069 1.884000 0.238000 2.122000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2298.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2300[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2299.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[127] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]
70114 1.887000 0.238000 2.125000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2300[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2299.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[127] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[127] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[127]




Set output delay: 0.344ns max, and -0.186ns min. 
70159 62 2 2
Setup check
70169 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70169 2.645000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70171 2.645000 7.541000 4.896000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70214 2.650000 7.541000 4.891000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2288.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2290[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2289.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70259 2.680000 7.541000 4.861000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]



Hold check
70302 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70304 1.692000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70306 1.692000 0.211000 1.903000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2286.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2290[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2289.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70351 1.708000 0.211000 1.919000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2289.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]
70394 1.777000 0.211000 1.988000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2287.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2290[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2289.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[126] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[126]




Set output delay: 0.19ns max, and -0.213ns min. 
70439 62 2 2
Setup check
70449 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70449 2.247000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70451 2.247000 7.695000 5.448000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[29] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2278.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2280[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2279.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[125] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70496 2.289000 7.695000 5.406000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70539 2.324000 7.695000 5.371000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]



Hold check
70582 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70584 1.887000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70586 1.887000 0.238000 2.125000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2278.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2280[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2279.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[125] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70631 1.890000 0.238000 2.128000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2277.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2280[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2279.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[125] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]
70676 1.893000 0.238000 2.131000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2276.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2280[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2279.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[125] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[125] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[125]




Set output delay: 0.19ns max, and -0.235ns min. 
70721 62 2 2
Setup check
70731 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70731 2.875000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70733 2.875000 7.695000 4.820000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70776 2.910000 7.695000 4.785000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70819 2.915000 7.695000 4.780000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]



Hold check
70862 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70864 1.632000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70866 1.632000 0.260000 1.892000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2265.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2270[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2269.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[124] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70911 1.649000 0.260000 1.909000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2268.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2270[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2269.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[124] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]
70956 1.652000 0.260000 1.912000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2267.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2270[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2269.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[124] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[124] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[124]




Set output delay: 0.368ns max, and -0.132ns min. 
71001 62 2 2
Setup check
71011 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71011 2.034000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71013 2.034000 7.517000 5.483000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71056 2.069000 7.517000 5.448000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71099 2.074000 7.517000 5.443000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]



Hold check
71142 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71144 1.824000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71146 1.824000 0.157000 1.981000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2259.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[123] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2900.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2900.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71189 1.882000 0.157000 2.039000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2256.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2260[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2259.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[123] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2977.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2977.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]
71234 1.887000 0.157000 2.044000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2255.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2260[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2259.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[123] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[123] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[123]




Set output delay: 0.266ns max, and -0.153ns min. 
71279 62 2 2
Setup check
71289 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71289 2.497000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71291 2.497000 7.619000 5.122000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71334 2.532000 7.619000 5.087000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71377 2.537000 7.619000 5.082000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]



Hold check
71420 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71422 1.835000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71424 1.835000 0.178000 2.013000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2248.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2250[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2249.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2254 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2247.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71469 1.838000 0.178000 2.016000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2247.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2250[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2249.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2254 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2247.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]
71514 1.841000 0.178000 2.019000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2246.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2250[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2249.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2254 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2247.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[122] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[122]




Set output delay: 0.269ns max, and -0.126ns min. 
71559 62 2 2
Setup check
71569 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71569 1.705000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71571 1.705000 7.616000 5.911000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71614 1.740000 7.616000 5.876000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71657 1.745000 7.616000 5.871000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]



Hold check
71700 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71702 1.961000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71704 1.961000 0.151000 2.112000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2238.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2240[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2239.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71749 1.964000 0.151000 2.115000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2237.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2240[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2239.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]
71794 1.967000 0.151000 2.118000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2236.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2240[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2239.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[121] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[121]




Set output delay: 0.255ns max, and -0.169ns min. 
71839 62 2 2
Setup check
71849 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71849 2.404000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71851 2.404000 7.630000 5.226000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71894 2.439000 7.630000 5.191000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71937 2.444000 7.630000 5.186000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]



Hold check
71980 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71982 1.828000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
71984 1.828000 0.194000 2.022000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2227.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2230[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2229.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2234 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2227.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[120] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2941.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2941.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
72029 1.835000 0.194000 2.029000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2226.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2230[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2229.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2234 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2227.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[120] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]
72074 1.851000 0.194000 2.045000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2226.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2230[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2229.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2234 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2227.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[120] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[120] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[120]




Set output delay: 0.266ns max, and -0.149ns min. 
72119 62 2 2
Setup check
72129 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72129 2.307000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72131 2.307000 7.619000 5.312000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72174 2.342000 7.619000 5.277000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72217 2.347000 7.619000 5.272000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]



Hold check
72260 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72262 1.863000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72264 1.863000 0.174000 2.037000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2215.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2220[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2219.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2224 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2217.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2953.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2953.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72309 1.864000 0.174000 2.038000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2215.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2220[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2219.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2224 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2217.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2888.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2888.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]
72354 1.904000 0.174000 2.078000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[71] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2216.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2220[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2219.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2224 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2217.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[119] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[119]




Set output delay: 0.245ns max, and -0.172ns min. 
72399 62 2 2
Setup check
72409 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72409 2.569000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72411 2.569000 7.640000 5.071000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2208.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2210[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2209.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72456 2.706000 7.640000 4.934000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72499 2.741000 7.640000 4.899000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]



Hold check
72542 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72544 1.758000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72546 1.758000 0.197000 1.955000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_10 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2208.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2210[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2209.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72591 1.761000 0.197000 1.958000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_10 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2207.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2210[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2209.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]
72636 1.764000 0.197000 1.961000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_10 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2206.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2210[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2209.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[118] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[118]




Set output delay: 0.201ns max, and -0.169ns min. 
72681 62 2 2
Setup check
72691 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72691 2.244000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72693 2.244000 7.684000 5.440000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72736 2.279000 7.684000 5.405000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72779 2.284000 7.684000 5.400000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]



Hold check
72822 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72824 1.862000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72826 1.862000 0.194000 2.056000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2198.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2200[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2199.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2204 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2197.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[117] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72871 1.865000 0.194000 2.059000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2197.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2200[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2199.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2204 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2197.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[117] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]
72916 1.868000 0.194000 2.062000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2196.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2200[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2199.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2204 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2197.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[117] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[117] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[117]




Set output delay: 0.219ns max, and -0.18ns min. 
72961 62 2 2
Setup check
72971 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
72971 2.376000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
72973 2.376000 7.666000 5.290000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[124] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2188.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73018 2.421000 7.666000 5.245000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2188.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73063 2.499000 7.666000 5.167000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[28] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]



Hold check
73108 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73110 1.744000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73112 1.744000 0.205000 1.949000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2185.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73157 1.762000 0.205000 1.967000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]
73202 1.771000 0.205000 1.976000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2185.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2190[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2189.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1879.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[116] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[116]




Set output delay: 0.338ns max, and -0.145ns min. 
73247 62 2 2
Setup check
73257 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73257 2.117000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73259 2.117000 7.547000 5.430000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73302 2.152000 7.547000 5.395000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73345 2.157000 7.547000 5.390000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]



Hold check
73388 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73390 1.852000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2932.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2932.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73392 1.852000 0.170000 2.022000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2175.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2180[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2179.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2184 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2177.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2900.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2900.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73437 1.979000 0.170000 2.149000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2176.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2180[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2179.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2184 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2177.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]
73482 1.987000 0.170000 2.157000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2179.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2184 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2177.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1908.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[115] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[115]




Set output delay: 0.446ns max, and -0.135ns min. 
73525 62 2 2
Setup check
73535 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73535 1.721000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73537 1.721000 7.439000 5.718000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73580 1.756000 7.439000 5.683000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73623 1.761000 7.439000 5.678000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]



Hold check
73666 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73668 1.678000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73670 1.678000 0.160000 1.838000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2169.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2174 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2167.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73713 1.683000 0.160000 1.843000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2169.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2174 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2167.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]
73756 1.746000 0.160000 1.906000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2168.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2170[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2169.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2174 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2167.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[114] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[114]




Set output delay: 0.478ns max, and -0.142ns min. 
73801 62 2 2
Setup check
73811 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73811 1.681000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73813 1.681000 7.407000 5.726000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73856 1.716000 7.407000 5.691000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73899 1.721000 7.407000 5.686000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]



Hold check
73942 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73944 1.916000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73946 1.916000 0.167000 2.083000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2158.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2160[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2159.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[113] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2938.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2938.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
73991 1.967000 0.167000 2.134000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[89] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2155.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2160[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2159.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[113] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2962.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2962.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]
74036 2.002000 0.167000 2.169000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[105] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2155.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2160[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2159.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[113] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[113] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[113]




Set output delay: 0.433ns max, and -0.146ns min. 
74081 62 2 2
Setup check
74091 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74091 1.903000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74093 1.903000 7.452000 5.549000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2150[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2149.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74138 2.287000 7.452000 5.165000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2146.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2150[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2149.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74183 2.354000 7.452000 5.098000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]



Hold check
74226 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74228 1.924000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74230 1.924000 0.171000 2.095000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2150[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2149.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2941.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2941.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74275 1.945000 0.171000 2.116000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2145.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2150[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2149.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]
74320 1.953000 0.171000 2.124000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2148.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2150[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2149.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1881.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[112] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[112]




Set output delay: 0.531ns max, and -0.118ns min. 
74365 62 2 2
Setup check
74375 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74375 1.976000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2929.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2929.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74377 1.976000 7.354000 5.378000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2135.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2140[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2826.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2826.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74422 2.172000 7.354000 5.182000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[31] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2140[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74467 2.173000 7.354000 5.181000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]



Hold check
74510 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74512 2.088000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74514 2.088000 0.143000 2.231000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2138.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2140[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74559 2.142000 0.143000 2.285000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2138.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2140[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]
74604 2.145000 0.143000 2.288000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2140[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2139.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2144 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2137.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[111] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[111]




Set output delay: 0.424ns max, and -0.129ns min. 
74649 62 2 2
Setup check
74659 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74659 2.315000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74661 2.315000 7.461000 5.146000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2128.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2130[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2129.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2134 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74706 2.438000 7.461000 5.023000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2128.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2130[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2129.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2134 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74751 2.614000 7.461000 4.847000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_6 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2129.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2134 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]



Hold check
74794 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74796 1.897000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74798 1.897000 0.154000 2.051000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74839 1.956000 0.154000 2.110000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2125.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2130[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2129.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2134 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2829.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2829.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]
74884 1.992000 0.154000 2.146000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[30] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2130[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2129.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2134 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2127.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[110] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[110]




Set output delay: 0.356ns max, and -0.114ns min. 
74929 62 2 2
Setup check
74939 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
74939 2.149000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
74941 2.149000 7.529000 5.380000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
74984 2.184000 7.529000 5.345000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
75027 2.189000 7.529000 5.340000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]



Hold check
75070 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
75072 1.878000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
75074 1.878000 0.139000 2.017000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[53] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2116.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2120[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2119.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2124 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2117.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
75119 1.969000 0.139000 2.108000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[45] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2117.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2120[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2119.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2124 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2117.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2947.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2947.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]
75164 1.970000 0.139000 2.109000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[101] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2115.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2120[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2119.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2124 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2117.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1896.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[109] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[109]




Set output delay: 0.408ns max, and -0.123ns min. 
75209 62 2 2
Setup check
75219 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75219 2.406000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75221 2.406000 7.477000 5.071000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2108.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2110[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2109.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75266 2.698000 7.477000 4.779000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2108.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2110[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2109.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75311 2.718000 7.477000 4.759000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]



Hold check
75354 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75356 1.711000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75358 1.711000 0.148000 1.859000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2108.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2110[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2109.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75403 1.889000 0.148000 2.037000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2108.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2110[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2109.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]
75448 1.892000 0.148000 2.040000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2110[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2109.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[108] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[108]




Set output delay: 0.465ns max, and -0.119ns min. 
75493 62 2 2
Setup check
75503 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75503 1.927000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75505 1.927000 7.420000 5.493000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75548 1.962000 7.420000 5.458000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75591 1.967000 7.420000 5.453000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]



Hold check
75634 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75636 1.816000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2956.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2956.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75638 1.816000 0.144000 1.960000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2095.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2100[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2099.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2104 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2097.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75683 1.870000 0.144000 2.014000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2098.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2100[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2099.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2104 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2097.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2873.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2873.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]
75728 1.931000 0.144000 2.075000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[51] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2096.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2100[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2099.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2104 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2097.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[107] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[107]




Set output delay: 0.34ns max, and -0.165ns min. 
75773 62 2 2
Setup check
75783 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75783 1.755000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75785 1.755000 7.545000 5.790000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75828 1.790000 7.545000 5.755000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75871 1.795000 7.545000 5.750000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]



Hold check
75914 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75916 1.913000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75918 1.913000 0.190000 2.103000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2088.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2090[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2089.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2959.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2959.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
75963 1.977000 0.190000 2.167000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2085.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2090[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2089.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]
76008 1.979000 0.190000 2.169000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2088.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2090[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2089.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1882.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[106] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[106]




Set output delay: 0.363ns max, and -0.129ns min. 
76053 62 2 2
Setup check
76063 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76063 1.917000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76065 1.917000 7.522000 5.605000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76108 1.952000 7.522000 5.570000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76151 1.957000 7.522000 5.565000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]



Hold check
76194 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76196 1.902000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76198 1.902000 0.154000 2.056000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2076.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2080[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2079.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[105] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76243 1.913000 0.154000 2.067000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2079.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[105] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]
76286 1.989000 0.154000 2.143000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2078.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2080[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2079.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[105] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[105] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[105]




Set output delay: 0.33ns max, and -0.154ns min. 
76331 62 2 2
Setup check
76341 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76341 2.443000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76343 2.443000 7.555000 5.112000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[32] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76388 2.520000 7.555000 5.035000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76433 2.681000 7.555000 4.874000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2065.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]



Hold check
76478 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76480 1.795000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76482 1.795000 0.179000 1.974000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2068.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76527 1.798000 0.179000 1.977000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]
76572 1.801000 0.179000 1.980000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2066.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2070[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2069.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2074 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2067.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[104] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[104] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[104]




Set output delay: 0.214ns max, and -0.179ns min. 
76617 62 2 2
Setup check
76627 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76627 2.507000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76629 2.507000 7.671000 5.164000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76672 2.514000 7.671000 5.157000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2059.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76715 2.518000 7.671000 5.153000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2060[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2059.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]



Hold check
76760 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76762 1.910000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2861.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2861.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76764 1.910000 0.204000 2.114000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[47] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2056.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2060[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2059.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2861.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2861.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76809 1.942000 0.204000 2.146000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2056.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2060[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2059.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]
76854 1.983000 0.204000 2.187000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2058.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2060[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2059.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[103] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1894.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[103] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[103]




Set output delay: 0.319ns max, and -0.159ns min. 
76899 62 2 2
Setup check
76909 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
76909 2.298000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
76911 2.298000 7.566000 5.268000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2050[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2049.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2054 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
76956 2.417000 7.566000 5.149000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2048.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2050[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2049.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2054 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
77001 2.508000 7.566000 5.058000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]



Hold check
77044 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
77046 1.886000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
77048 1.886000 0.184000 2.070000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2046.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2050[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2049.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2054 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
77093 1.889000 0.184000 2.073000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_10 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2048.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2050[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2049.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2054 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]
77138 1.892000 0.184000 2.076000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2045.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2050[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2049.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2054 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2047.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1895.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[102] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[102]




Set output delay: 0.184ns max, and -0.188ns min. 
77183 62 2 2
Setup check
77193 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77193 1.789000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77195 1.789000 7.701000 5.912000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77238 1.824000 7.701000 5.877000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77281 1.829000 7.701000 5.872000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]



Hold check
77324 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77326 1.810000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77328 1.810000 0.213000 2.023000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2036.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2040[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2039.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2044 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2037.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[101] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77373 1.852000 0.213000 2.065000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2038.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2040[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2039.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2044 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2037.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[101] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]
77418 1.855000 0.213000 2.068000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2037.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2040[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2039.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2044 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2037.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[101] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2858.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[101] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[101]




Set output delay: 0.192ns max, and -0.189ns min. 
77463 62 2 2
Setup check
77473 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77473 2.731000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77475 2.731000 7.693000 4.962000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2028.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2030[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2029.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77520 2.920000 7.693000 4.773000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77563 2.939000 7.693000 4.754000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2030[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2029.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]



Hold check
77608 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77610 1.697000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2950.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77612 1.697000 0.214000 1.911000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2025.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2030[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2029.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77657 1.703000 0.214000 1.917000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2028.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2030[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2029.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]
77702 1.706000 0.214000 1.920000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_1 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2030[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2029.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[100] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[100]




Set output delay: 0.329ns max, and -0.155ns min. 
77747 62 2 2
Setup check
77757 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77757 1.930000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77759 1.930000 7.556000 5.626000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77802 1.965000 7.556000 5.591000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77845 1.970000 7.556000 5.586000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]



Hold check
77888 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77890 1.663000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77892 1.663000 0.155000 1.818000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2018.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2020[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2019.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2024 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2017.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2956.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2956.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77937 1.955000 0.155000 2.110000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2015.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2020[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2019.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2024 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2017.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_86.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_86.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]
77982 1.969000 0.155000 2.124000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_6 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2018.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2020[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2019.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2024 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2017.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[99] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[99]




Set output delay: 0.51ns max, and -0.141ns min. 
78027 62 2 2
Setup check
78037 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78037 1.674000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78039 1.674000 7.375000 5.701000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78082 1.709000 7.375000 5.666000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78125 1.714000 7.375000 5.661000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]



Hold check
78168 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78170 1.775000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78172 1.775000 0.166000 1.941000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2008.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2010[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2009.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2014 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2007.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78217 1.811000 0.166000 1.977000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2009.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2014 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2007.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]
78260 1.816000 0.166000 1.982000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2009.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2014 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2007.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[98] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[98]




Set output delay: 0.247ns max, and -0.187ns min. 
78303 62 2 2
Setup check
78313 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78313 2.311000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78315 2.311000 7.638000 5.327000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78358 2.346000 7.638000 5.292000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78401 2.351000 7.638000 5.287000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]



Hold check
78444 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78446 1.719000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78448 1.719000 0.212000 1.931000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1998.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2000[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1999.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2004 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1997.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[97] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78493 1.722000 0.212000 1.934000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1997.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2000[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1999.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2004 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1997.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[97] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]
78538 1.725000 0.212000 1.937000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1996.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2000[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1999.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_2004 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1997.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[97] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[97] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[97]




Set output delay: 0.515ns max, and -0.137ns min. 
78583 62 2 2
Setup check
78593 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78593 1.892000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78595 1.892000 7.370000 5.478000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1989.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1994 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78638 1.933000 7.370000 5.437000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1990[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1989.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1994 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78683 2.019000 7.370000 5.351000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]



Hold check
78726 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78728 1.945000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78730 1.945000 0.162000 2.107000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1986.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1990[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1989.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1994 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78775 1.955000 0.162000 2.117000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1988.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1990[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1989.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1994 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]
78820 1.958000 0.162000 2.120000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1990[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1989.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1994 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1987.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_16.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[96] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[96]




Set output delay: 0.442ns max, and -0.128ns min. 
78865 62 2 2
Setup check
78875 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
78875 2.169000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
78877 2.169000 7.443000 5.274000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1980[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1979.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1984 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2888.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2888.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
78922 2.212000 7.443000 5.231000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1976.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1980[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1979.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1984 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
78967 2.255000 7.443000 5.188000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1975.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1980[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1979.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1984 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]



Hold check
79012 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
79014 2.017000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
79016 2.017000 0.153000 2.170000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
79057 2.040000 0.153000 2.193000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1978.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1980[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1979.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1984 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]
79102 2.069000 0.153000 2.222000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1976.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1980[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1979.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1984 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1977.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[95] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[95]




Set output delay: 0.359ns max, and -0.195ns min. 
79147 62 2 2
Setup check
79157 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79157 2.425000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79159 2.425000 7.526000 5.101000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1970[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1969.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1974 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[94] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79204 2.517000 7.526000 5.009000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1970[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1969.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1974 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[94] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79249 2.546000 7.526000 4.980000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]



Hold check
79292 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79294 1.961000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79296 1.961000 0.220000 2.181000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79337 1.966000 0.220000 2.186000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1966.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1970[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1969.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1974 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[94] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]
79382 1.988000 0.220000 2.208000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1965.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1970[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1969.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1974 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1967.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[94] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1898.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[94] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[94]




Set output delay: 0.366ns max, and -0.201ns min. 
79427 62 2 2
Setup check
79437 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79437 1.632000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79439 1.632000 7.519000 5.887000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79482 1.667000 7.519000 5.852000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79525 1.672000 7.519000 5.847000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]



Hold check
79568 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79570 1.830000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79572 1.830000 0.226000 2.056000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[117] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1958.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1960[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1959.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1964 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1957.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79617 1.835000 0.226000 2.061000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1958.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1960[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1959.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1964 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1957.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]
79662 1.838000 0.226000 2.064000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1957.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1960[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1959.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1964 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1957.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[93] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[93]




Set output delay: 0.388ns max, and -0.19ns min. 
79707 62 2 2
Setup check
79717 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79717 2.644000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79719 2.644000 7.497000 4.853000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1950[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1949.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1954 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79764 2.759000 7.497000 4.738000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1946.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1950[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1949.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1954 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79809 2.776000 7.497000 4.721000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]



Hold check
79852 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79854 1.600000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79856 1.600000 0.215000 1.815000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1948.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1950[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1949.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1954 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79901 1.602000 0.215000 1.817000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[116] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1948.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1950[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1949.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1954 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2852.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2852.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]
79946 1.712000 0.215000 1.927000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[36] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1946.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1950[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1949.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1954 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1947.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1889.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[92] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[92]




Set output delay: 0.436ns max, and -0.183ns min. 
79991 62 2 2
Setup check
80001 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80001 1.707000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80003 1.707000 7.449000 5.742000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80046 1.742000 7.449000 5.707000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80089 1.747000 7.449000 5.702000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]



Hold check
80132 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80134 1.883000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80136 1.883000 0.183000 2.066000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1938.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1940[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1939.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1944 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1937.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80181 2.097000 0.183000 2.280000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1938.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1940[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1939.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1944 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1937.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]
80226 2.129000 0.183000 2.312000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[115] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1938.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1940[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1939.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1944 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1937.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1910.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[91] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[91]




Set output delay: 0.301ns max, and -0.186ns min. 
80271 62 2 2
Setup check
80281 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80281 1.881000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80283 1.881000 7.584000 5.703000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80326 1.916000 7.584000 5.668000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80369 1.921000 7.584000 5.663000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]



Hold check
80412 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80414 1.979000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80416 1.979000 0.211000 2.190000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1928.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1930[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1929.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1934 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1927.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[90] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_72.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_72.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80461 2.017000 0.211000 2.228000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_7 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1928.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1930[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1929.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1934 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1927.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[90] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_72.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_72.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]
80506 2.020000 0.211000 2.231000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_7 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1927.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1930[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1929.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1934 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1927.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[90] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1887.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[90] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[90]




Set output delay: 0.42ns max, and -0.172ns min. 
80551 62 2 2
Setup check
80561 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80561 1.876000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80563 1.876000 7.465000 5.589000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80606 1.911000 7.465000 5.554000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80649 1.916000 7.465000 5.549000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]



Hold check
80692 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80694 2.037000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80696 2.037000 0.197000 2.234000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1918.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1920[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1919.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1924 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1917.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[89] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80741 2.038000 0.197000 2.235000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1919.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1924 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1917.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[89] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]
80784 2.040000 0.197000 2.237000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1917.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1920[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1919.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1924 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1917.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[89] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1888.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[89] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[89]




Set output delay: 0.538ns max, and -0.138ns min. 
80829 62 2 2
Setup check
80839 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80839 2.301000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80841 2.301000 7.347000 5.046000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1910[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1909.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1914 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80886 2.458000 7.347000 4.889000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1910[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1909.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1914 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80931 2.458000 7.347000 4.889000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]



Hold check
80974 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80976 1.884000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_611.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_611.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
80978 1.884000 0.163000 2.047000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1908.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1910[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1909.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1914 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2906.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
81023 1.891000 0.163000 2.054000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1905.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1910[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1909.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1914 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]
81068 1.907000 0.163000 2.070000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1906.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1910[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1909.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1914 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1907.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[88] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1885.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[88] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[88]




Set output delay: 0.418ns max, and -0.166ns min. 
81113 62 2 2
Setup check
81123 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81123 2.107000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81125 2.107000 7.467000 5.360000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1899.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1904 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81168 2.279000 7.467000 5.188000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1896.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1900[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1899.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1904 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81213 2.596000 7.467000 4.871000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]



Hold check
81256 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81258 1.767000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81260 1.767000 0.191000 1.958000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1898.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1900[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1899.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1904 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81305 1.770000 0.191000 1.961000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1900[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1899.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1904 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]
81350 1.773000 0.191000 1.964000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1896.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1900[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1899.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1904 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1897.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[87] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[87]




Set output delay: 0.292ns max, and -0.196ns min. 
81395 62 2 2
Setup check
81405 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81405 2.354000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81407 2.354000 7.593000 5.239000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81450 2.389000 7.593000 5.204000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81493 2.394000 7.593000 5.199000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]



Hold check
81536 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81538 1.806000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2914.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81540 1.806000 0.221000 2.027000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1885.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1890[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1889.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1894 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1887.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81585 1.840000 0.221000 2.061000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[102] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1888.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1890[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1889.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1894 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1887.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_128.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]
81630 1.842000 0.221000 2.063000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_10 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1888.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1890[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1889.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1894 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1887.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3358.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[86] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[86]




Set output delay: 0.494ns max, and -0.186ns min. 
81675 62 2 2
Setup check
81685 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81685 1.666000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81687 1.666000 7.391000 5.725000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81730 1.701000 7.391000 5.690000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81773 1.706000 7.391000 5.685000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]



Hold check
81816 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81818 1.676000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81820 1.676000 0.211000 1.887000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1878.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1880[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1879.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1884 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1877.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[85] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81865 1.786000 0.211000 1.997000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[61] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1875.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1880[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1879.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1884 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1877.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[85] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2894.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]
81910 1.805000 0.211000 2.016000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1875.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1880[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1879.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1884 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1877.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[85] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[85] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[85]




Set output delay: 0.458ns max, and -0.167ns min. 
81955 62 2 2
Setup check
81965 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
81965 2.274000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
81967 2.274000 7.427000 5.153000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1870[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1869.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1874 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82012 2.375000 7.427000 5.052000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1866.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1870[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1869.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1874 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82057 2.492000 7.427000 4.935000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]



Hold check
82100 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82102 1.750000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_585.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_585.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82104 1.750000 0.192000 1.942000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[124] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1870[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1869.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1874 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2920.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2920.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82149 1.815000 0.192000 2.007000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1865.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1870[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1869.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1874 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]
82194 1.831000 0.192000 2.023000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1868.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1870[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1869.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1874 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1867.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1886.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[84] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[84]




Set output delay: 0.368ns max, and -0.181ns min. 
82239 62 2 2
Setup check
82249 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82249 1.615000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82251 1.615000 7.517000 5.902000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82294 1.650000 7.517000 5.867000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82337 1.655000 7.517000 5.862000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]



Hold check
82380 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82382 1.873000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82384 1.873000 0.181000 2.054000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[99] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1858.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1860[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1859.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1864 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1857.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[83] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82429 1.883000 0.181000 2.064000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1858.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1860[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1859.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1864 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1857.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[83] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]
82474 1.976000 0.181000 2.157000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1858.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1860[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1859.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1864 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1857.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[83] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[83] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[83]




Set output delay: 0.274ns max, and -0.19ns min. 
82519 62 2 2
Setup check
82529 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82529 2.009000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82531 2.009000 7.611000 5.602000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82574 2.044000 7.611000 5.567000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82617 2.049000 7.611000 5.562000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]



Hold check
82660 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82662 1.933000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82664 1.933000 0.215000 2.148000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1848.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1850[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1849.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1854 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1847.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[82] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82709 1.975000 0.215000 2.190000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1847.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1850[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1849.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1854 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1847.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[82] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]
82754 1.979000 0.215000 2.194000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1849.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1854 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1847.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[82] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1880.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[82] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[82]




Set output delay: 0.463ns max, and -0.149ns min. 
82797 62 2 2
Setup check
82807 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82807 2.115000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82809 2.115000 7.422000 5.307000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82852 2.150000 7.422000 5.272000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82895 2.155000 7.422000 5.267000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]



Hold check
82938 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82940 1.795000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82942 1.795000 0.174000 1.969000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[121] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1837.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1840[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1839.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1844 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1837.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[81] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
82987 1.821000 0.174000 1.995000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1838.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1840[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1839.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1844 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1837.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[81] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_98.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]
83032 1.824000 0.174000 1.998000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_9 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1837.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1840[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1839.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1844 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1837.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[81] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[81] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[81]




Set output delay: 0.385ns max, and -0.182ns min. 
83077 62 2 2
Setup check
83087 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83087 2.338000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83089 2.338000 7.500000 5.162000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83132 2.373000 7.500000 5.127000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83175 2.378000 7.500000 5.122000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]



Hold check
83218 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83220 1.789000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83222 1.789000 0.207000 1.996000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_14 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1828.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1830[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1829.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1834 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1827.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[80] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83267 1.792000 0.207000 1.999000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_14 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1827.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1830[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1829.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1834 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1827.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[80] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]
83312 1.795000 0.207000 2.002000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_14 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1826.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1830[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1829.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1834 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1827.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[80] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[80] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[80]




Set output delay: 0.468ns max, and -0.164ns min. 
83357 62 2 2
Setup check
83367 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83367 2.252000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83369 2.252000 7.417000 5.165000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1816.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1820[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1819.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1824 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1817.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[79] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83414 2.367000 7.417000 5.050000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83457 2.402000 7.417000 5.015000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]



Hold check
83500 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83502 1.763000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83504 1.763000 0.189000 1.952000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1818.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1820[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1819.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1824 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1817.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[79] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83549 1.787000 0.189000 1.976000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[119] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1817.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1820[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1819.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1824 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1817.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[79] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]
83594 1.856000 0.189000 2.045000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_13 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1818.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1820[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1819.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1824 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1817.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[79] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[79] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[79]




Set output delay: 0.337ns max, and -0.187ns min. 
83639 62 2 2
Setup check
83649 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83649 2.655000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2891.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2891.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83651 2.655000 7.548000 4.893000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1805.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1810[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1809.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1814 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2799.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83696 2.717000 7.548000 4.831000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1810[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1809.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1814 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83741 2.717000 7.548000 4.831000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]



Hold check
83784 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83786 1.831000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83788 1.831000 0.212000 2.043000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1808.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1810[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1809.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1814 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83833 1.834000 0.212000 2.046000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1810[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1809.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1814 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]
83878 1.837000 0.212000 2.049000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1806.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1810[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1809.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1814 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1807.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[78] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[78]




Set output delay: 0.436ns max, and -0.16ns min. 
83923 62 2 2
Setup check
83933 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
83933 1.597000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
83935 1.597000 7.449000 5.852000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
83978 1.632000 7.449000 5.817000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
84021 1.637000 7.449000 5.812000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]



Hold check
84064 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
84066 1.816000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
84068 1.816000 0.185000 2.001000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_6 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1799.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1804 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1797.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[77] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_617.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_617.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
84111 1.816000 0.185000 2.001000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[85] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1798.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1800[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1799.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1804 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1797.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[77] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]
84156 1.817000 0.185000 2.002000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1798.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1800[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1799.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1804 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1797.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[77] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[77] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[77]




Set output delay: 0.354ns max, and -0.157ns min. 
84201 62 2 2
Setup check
84211 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84211 2.697000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84213 2.697000 7.531000 4.834000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1787.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1790[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1789.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1794 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1787.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84258 2.779000 7.531000 4.752000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84301 2.814000 7.531000 4.717000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]



Hold check
84344 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84346 1.603000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84348 1.603000 0.182000 1.785000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1789.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1794 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1787.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84391 1.608000 0.182000 1.790000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1789.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1794 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1787.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]
84434 1.647000 0.182000 1.829000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[108] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1788.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1790[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1789.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1794 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1787.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[76] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[76]




Set output delay: 0.468ns max, and -0.157ns min. 
84479 62 2 2
Setup check
84489 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84489 2.127000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84491 2.127000 7.417000 5.290000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2854.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2854.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84534 2.146000 7.417000 5.271000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[35] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1776.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1780[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1779.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1784 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1777.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[75] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84579 2.162000 7.417000 5.255000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]



Hold check
84622 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84624 1.813000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84626 1.813000 0.157000 1.970000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1778.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1780[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1779.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1784 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1777.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[75] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84671 1.901000 0.157000 2.058000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1778.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1780[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1779.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1784 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1777.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[75] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]
84716 1.958000 0.157000 2.115000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[83] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1778.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1780[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1779.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1784 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1777.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[75] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_15.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[75] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[75]




Set output delay: 0.354ns max, and -0.174ns min. 
84761 62 2 2
Setup check
84771 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84771 1.869000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84773 1.869000 7.531000 5.662000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84816 1.904000 7.531000 5.627000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84859 1.909000 7.531000 5.622000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]



Hold check
84902 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84904 1.896000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84906 1.896000 0.199000 2.095000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[114] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1767.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1770[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1769.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1774 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1767.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[74] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84951 1.932000 0.199000 2.131000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1767.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1770[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1769.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1774 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1767.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[74] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_121.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]
84996 1.943000 0.199000 2.142000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1769.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1774 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1767.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[74] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_12.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[74] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[74]




Set output delay: 0.373ns max, and -0.128ns min. 
85039 62 2 2
Setup check
85049 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85049 2.126000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85051 2.126000 7.512000 5.386000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85094 2.161000 7.512000 5.351000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85137 2.166000 7.512000 5.346000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]



Hold check
85180 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85182 1.734000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_524.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_524.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85184 1.734000 0.153000 1.887000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[81] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1758.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1760[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1759.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1764 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1757.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[73] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85229 1.830000 0.153000 1.983000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1755.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1760[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1759.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1764 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1757.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[73] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2924.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2924.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]
85274 1.831000 0.153000 1.984000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[73] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1755.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1760[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1759.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1764 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1757.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[73] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[73] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[73]




Set output delay: 0.356ns max, and -0.132ns min. 
85319 62 2 2
Setup check
85329 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85329 2.320000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85331 2.320000 7.529000 5.209000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1746.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1750[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1749.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1754 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1747.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85376 2.386000 7.529000 5.143000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85419 2.421000 7.529000 5.108000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]



Hold check
85462 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85464 1.704000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85466 1.704000 0.157000 1.861000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1749.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1754 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1747.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85509 1.717000 0.157000 1.874000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1749.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1754 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1747.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]
85552 1.722000 0.157000 1.879000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1749.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1754 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1747.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[72] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[72]




Set output delay: 0.381ns max, and -0.125ns min. 
85595 62 2 2
Setup check
85605 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85605 2.230000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85607 2.230000 7.504000 5.274000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85650 2.265000 7.504000 5.239000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85693 2.270000 7.504000 5.234000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]



Hold check
85736 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85738 1.875000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85740 1.875000 0.150000 2.025000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1738.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1740[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1739.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1744 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1737.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[71] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85785 1.878000 0.150000 2.028000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1737.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1740[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1739.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1744 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1737.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[71] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]
85830 1.881000 0.150000 2.031000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1736.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1740[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1739.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1744 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1737.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[71] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_3359.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[71] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[71]




Set output delay: 0.455ns max, and -0.13ns min. 
85875 62 2 2
Setup check
85885 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
85885 2.390000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
85887 2.390000 7.430000 5.040000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
85930 2.425000 7.430000 5.005000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_492.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_492.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
85973 2.425000 7.430000 5.005000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1728.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1730[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1729.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1734 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1727.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]



Hold check
86018 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
86020 1.889000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
86022 1.889000 0.155000 2.044000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1728.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1730[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1729.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1734 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1727.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_92.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
86067 1.892000 0.155000 2.047000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_11 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1727.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1730[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1729.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1734 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1727.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2864.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]
86112 1.894000 0.155000 2.049000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1725.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1730[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1729.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1734 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1727.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1900.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[70] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[70]




Set output delay: 0.347ns max, and -0.129ns min. 
86157 62 2 2
Setup check
86167 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86167 1.715000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86169 1.715000 7.538000 5.823000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86212 1.750000 7.538000 5.788000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86255 1.755000 7.538000 5.783000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]



Hold check
86298 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86300 2.011000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86302 2.011000 0.154000 2.165000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[45] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1715.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1720[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1719.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1724 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1717.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86347 2.024000 0.154000 2.178000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1718.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1720[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1719.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1724 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1717.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2867.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]
86392 2.032000 0.154000 2.186000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[53] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1715.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1720[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1719.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1724 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1717.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1901.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[69] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[69]




Set output delay: 0.366ns max, and -0.136ns min. 
86437 62 2 2
Setup check
86447 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86447 2.774000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86449 2.774000 7.519000 4.745000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1707.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1710[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1709.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1714 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1707.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[68] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86494 2.923000 7.519000 4.596000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86537 2.958000 7.519000 4.561000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]



Hold check
86580 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86582 1.614000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86584 1.614000 0.161000 1.775000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[84] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1708.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1710[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1709.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1714 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1707.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[68] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86629 1.669000 0.161000 1.830000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[100] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1708.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1710[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1709.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1714 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1707.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[68] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]
86674 1.671000 0.161000 1.832000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1708.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1710[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1709.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1714 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1707.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[68] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[68] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[68]




Set output delay: 0.548ns max, and -0.104ns min. 
86719 62 2 2
Setup check
86729 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86729 1.973000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86731 1.973000 7.337000 5.364000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86774 2.008000 7.337000 5.329000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86817 2.013000 7.337000 5.324000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]



Hold check
86860 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86862 1.780000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86864 1.780000 0.104000 1.884000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1697.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1700[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1699.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1704 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1697.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_134.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_134.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86909 1.828000 0.104000 1.932000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1695.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1700[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1699.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1704 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1697.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]
86954 1.855000 0.104000 1.959000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1699.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1704 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1697.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1912.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[67] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[67]




Set output delay: 0.537ns max, and -0.089ns min. 
86997 62 2 2
Setup check
87007 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87007 1.615000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87009 1.615000 7.348000 5.733000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87052 1.650000 7.348000 5.698000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87095 1.655000 7.348000 5.693000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]



Hold check
87138 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87140 2.053000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_509.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87142 2.053000 0.114000 2.167000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[106] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1687.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1690[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1689.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1694 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1687.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[66] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87187 2.107000 0.114000 2.221000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[90] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1688.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1690[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1689.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1694 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1687.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[66] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]
87232 2.108000 0.114000 2.222000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1688.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1690[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1689.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1694 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1687.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[66] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1883.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[66] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[66]




Set output delay: 0.261ns max, and -0.167ns min. 
87277 62 2 2
Setup check
87287 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87287 2.370000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87289 2.370000 7.624000 5.254000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87332 2.405000 7.624000 5.219000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87375 2.410000 7.624000 5.214000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]



Hold check
87418 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87420 1.882000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2879.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87422 1.882000 0.192000 2.074000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1675.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1680[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1679.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1684 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1677.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[65] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87467 1.898000 0.192000 2.090000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[97] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1678.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1680[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1679.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1684 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1677.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[65] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]
87512 1.899000 0.192000 2.091000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[105] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1677.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1680[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1679.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1684 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1677.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[65] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2979.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[65]




Set output delay: 0.237ns max, and -0.166ns min. 
87557 62 2 2
Setup check
87567 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87567 2.270000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87569 2.270000 7.648000 5.378000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1666.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1670[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1669.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1674 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1667.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87614 2.424000 7.648000 5.224000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87657 2.459000 7.648000 5.189000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]



Hold check
87700 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87702 1.871000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87704 1.871000 0.191000 2.062000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1669.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1674 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1667.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87747 1.876000 0.191000 2.067000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1669.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1674 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1667.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2882.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]
87790 1.895000 0.191000 2.086000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1665.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1670[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1669.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1674 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1667.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[64] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1890.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[64]




Set output delay: 0.239ns max, and -0.15ns min. 
87835 62 2 2
Setup check
87845 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87845 2.059000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87847 2.059000 7.646000 5.587000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1656.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1660[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87892 2.128000 7.646000 5.518000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1655.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1660[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87937 2.135000 7.646000 5.511000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]



Hold check
87980 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87982 2.040000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
87984 2.040000 0.175000 2.215000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1658.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1660[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
88029 2.043000 0.175000 2.218000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1660[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_125.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]
88074 2.046000 0.175000 2.221000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_12 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1656.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1660[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1659.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1664 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1657.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[63] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[63] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[63]




Set output delay: 0.512ns max, and -0.129ns min. 
88119 62 2 2
Setup check
88129 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88129 2.168000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88131 2.168000 7.373000 5.205000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1649.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1654 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88174 2.500000 7.373000 4.873000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1650[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1649.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1654 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88219 2.516000 7.373000 4.857000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]



Hold check
88262 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88264 1.965000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88266 1.965000 0.154000 2.119000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1648.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1650[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1649.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1654 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88311 1.966000 0.154000 2.120000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1648.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1650[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1649.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1654 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_492.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_492.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]
88356 1.967000 0.154000 2.121000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[78] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1648.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1650[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1649.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1654 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1647.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1903.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[62] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[62]




Set output delay: 0.233ns max, and -0.163ns min. 
88401 62 2 2
Setup check
88411 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88411 1.733000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88413 1.733000 7.652000 5.919000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88456 1.768000 7.652000 5.884000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88499 1.773000 7.652000 5.879000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]



Hold check
88542 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88544 1.876000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88546 1.876000 0.188000 2.064000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1638.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1640[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1639.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1644 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1637.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[61] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_617.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_617.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88591 1.909000 0.188000 2.097000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[77] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1638.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1640[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1639.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1644 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1637.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[61] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]
88636 1.957000 0.188000 2.145000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1637.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1640[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1639.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1644 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1637.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[61] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[61] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[61]




Set output delay: 0.268ns max, and -0.184ns min. 
88681 62 2 2
Setup check
88691 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88691 2.812000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88693 2.812000 7.617000 4.805000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1626.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1630[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1629.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1634 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1627.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88738 2.899000 7.617000 4.718000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1626.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1630[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1629.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1634 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1627.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88783 2.972000 7.617000 4.645000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]



Hold check
88826 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88828 1.628000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88830 1.628000 0.209000 1.837000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1629.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1634 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1627.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2852.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2852.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88873 1.637000 0.209000 1.846000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[36] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1625.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1630[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1629.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1634 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1627.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_78.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]
88918 1.650000 0.209000 1.859000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1628.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1630[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1629.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1634 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1627.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[60] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[60]




Set output delay: 0.234ns max, and -0.14ns min. 
88963 62 2 2
Setup check
88973 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
88973 2.319000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
88975 2.319000 7.651000 5.332000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89018 2.354000 7.651000 5.297000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89061 2.359000 7.651000 5.292000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]



Hold check
89104 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89106 1.734000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89108 1.734000 0.140000 1.874000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1617.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1620[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1619.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1624 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1617.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[59] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89153 1.755000 0.140000 1.895000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1618.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1620[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1619.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1624 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1617.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[59] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_614.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]
89198 1.832000 0.140000 1.972000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[91] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1618.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1620[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1619.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1624 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1617.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[59] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[59] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[59]




Set output delay: 0.275ns max, and -0.177ns min. 
89243 62 2 2
Setup check
89253 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89253 1.982000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89255 1.982000 7.610000 5.628000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89298 2.017000 7.610000 5.593000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89341 2.022000 7.610000 5.588000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]



Hold check
89384 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89386 1.831000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89388 1.831000 0.202000 2.033000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1607.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1610[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1609.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1614 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1607.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[58] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89433 1.926000 0.202000 2.128000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1609.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1614 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1607.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[58] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2876.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2876.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]
89476 1.931000 0.202000 2.133000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1605.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1610[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1609.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1614 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1607.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[58] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1892.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[58] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[58]




Set output delay: 0.365ns max, and -0.144ns min. 
89521 62 2 2
Setup check
89531 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89531 2.183000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89533 2.183000 7.520000 5.337000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89576 2.218000 7.520000 5.302000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89619 2.223000 7.520000 5.297000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]



Hold check
89662 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89664 1.754000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_524.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_524.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89666 1.754000 0.169000 1.923000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[81] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1598.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1600[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1599.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1604 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1597.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[57] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89711 1.779000 0.169000 1.948000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1597.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1600[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1599.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1604 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1597.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[57] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]
89756 1.782000 0.169000 1.951000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1596.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1600[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1599.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1604 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1597.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[57] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[57] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[57]




Set output delay: 0.216ns max, and -0.169ns min. 
89801 62 2 2
Setup check
89811 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89811 2.077000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89813 2.077000 7.669000 5.592000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1586.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1590[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89858 2.253000 7.669000 5.416000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1586.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1590[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89903 2.297000 7.669000 5.372000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]



Hold check
89946 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89948 1.912000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89950 1.912000 0.194000 2.106000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
89993 1.917000 0.194000 2.111000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]
90036 2.018000 0.194000 2.212000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[80] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1588.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1590[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1589.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1594 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1587.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1891.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[56] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[56]




Set output delay: 0.229ns max, and -0.174ns min. 
90081 62 2 2
Setup check
90091 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90091 1.609000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90093 1.609000 7.656000 6.047000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1579.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1584 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90136 1.819000 7.656000 5.837000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1576.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1580[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1579.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1584 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90181 2.025000 7.656000 5.631000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]



Hold check
90224 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90226 2.072000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_536.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_536.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90228 2.072000 0.199000 2.271000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[71] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1578.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1580[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1579.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1584 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90273 2.095000 0.199000 2.294000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_13 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1578.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1580[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1579.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1584 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_83.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]
90318 2.098000 0.199000 2.297000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_13 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1580[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1579.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1584 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1577.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1905.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[55] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[55]




Set output delay: 0.214ns max, and -0.165ns min. 
90363 62 2 2
Setup check
90373 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90373 2.458000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90375 2.458000 7.671000 5.213000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90418 2.478000 7.671000 5.193000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1569.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1574 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1567.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90461 2.493000 7.671000 5.178000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]



Hold check
90504 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90506 1.820000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90508 1.820000 0.190000 2.010000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[62] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1568.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1570[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1569.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1574 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1567.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_539.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90553 1.853000 0.190000 2.043000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[70] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1568.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1570[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1569.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1574 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1567.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]
90598 1.976000 0.190000 2.166000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[86] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1568.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1570[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1569.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1574 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1567.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1902.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[54] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[54]




Set output delay: 0.25ns max, and -0.186ns min. 
90643 62 2 2
Setup check
90653 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90653 1.756000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90655 1.756000 7.635000 5.879000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90698 1.791000 7.635000 5.844000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90741 1.796000 7.635000 5.839000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]



Hold check
90784 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90786 1.755000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90788 1.755000 0.211000 1.966000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1557.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1560[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1559.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1564 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1557.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[53] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90833 1.812000 0.211000 2.023000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1558.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1560[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1559.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1564 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1557.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[53] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]
90878 1.815000 0.211000 2.026000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1557.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1560[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1559.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1564 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1557.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[53] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1906.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[53] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[53]




Set output delay: 0.51ns max, and -0.122ns min. 
90923 62 2 2
Setup check
90933 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
90933 2.745000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
90935 2.745000 7.375000 4.630000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
90978 2.780000 7.375000 4.595000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
91021 2.785000 7.375000 4.590000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]



Hold check
91064 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
91066 1.654000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
91068 1.654000 0.147000 1.801000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[68] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1548.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1550[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1549.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1554 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1547.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_608.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
91113 1.690000 0.147000 1.837000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[92] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1547.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1550[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1549.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1554 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1547.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]
91158 1.691000 0.147000 1.838000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[60] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1548.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1550[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1549.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1554 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1547.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_632.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[52] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[52]




Set output delay: 0.252ns max, and -0.175ns min. 
91203 62 2 2
Setup check
91213 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91213 1.948000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91215 1.948000 7.633000 5.685000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91258 1.983000 7.633000 5.650000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91301 1.988000 7.633000 5.645000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]



Hold check
91344 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91346 1.780000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91348 1.780000 0.175000 1.955000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1537.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1540[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1539.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1544 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1537.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[51] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91393 1.866000 0.175000 2.041000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[67] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1538.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1540[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1539.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1544 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1537.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[51] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_638.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_638.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]
91438 1.870000 0.175000 2.045000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[59] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1538.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1540[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1539.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1544 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1537.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[51] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1911.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[51] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[51]




Set output delay: 0.274ns max, and -0.167ns min. 
91483 62 2 2
Setup check
91493 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91493 1.960000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91495 1.960000 7.611000 5.651000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91538 1.995000 7.611000 5.616000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91581 2.000000 7.611000 5.611000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]



Hold check
91624 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91626 1.822000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_542.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_542.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91628 1.822000 0.192000 2.014000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[58] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1528.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1530[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1529.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1534 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1527.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[50] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91673 1.876000 0.192000 2.068000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1526.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1530[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1529.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1534 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1527.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[50] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]
91718 1.891000 0.192000 2.083000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[98] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1527.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1530[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1529.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1534 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1527.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[50] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1884.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[50] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[50]




Set output delay: 0.288ns max, and -0.173ns min. 
91763 62 2 2
Setup check
91773 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91773 2.404000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91775 2.404000 7.597000 5.193000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91818 2.439000 7.597000 5.158000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91861 2.444000 7.597000 5.153000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]



Hold check
91904 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91906 1.807000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_545.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_545.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91908 1.807000 0.198000 2.005000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[57] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1518.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1520[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1519.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1524 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1517.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_512.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91953 1.810000 0.198000 2.008000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[97] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1517.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1520[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1519.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1524 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1517.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_533.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_533.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]
91998 1.852000 0.198000 2.050000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[65] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1518.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1520[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1519.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1524 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1517.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[49] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[49] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[49]




Set output delay: 0.222ns max, and -0.189ns min. 
92043 62 2 2
Setup check
92053 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92053 1.919000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92055 1.919000 7.663000 5.744000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1508.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1510[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92100 2.161000 7.663000 5.502000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[32] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1505.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1510[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92145 2.342000 7.663000 5.321000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]



Hold check
92188 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92190 1.770000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92192 1.770000 0.214000 1.984000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92235 1.775000 0.214000 1.989000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_95.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]
92278 1.803000 0.214000 2.017000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_15 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1508.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1510[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1509.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1514 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1507.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[48] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1893.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[48] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[48]




Set output delay: 0.283ns max, and -0.183ns min. 
92323 62 2 2
Setup check
92333 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92333 2.263000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92335 2.263000 7.602000 5.339000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1499.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1504 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1497.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[47] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92378 2.377000 7.602000 5.225000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92421 2.412000 7.602000 5.190000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]



Hold check
92464 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92466 1.738000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_548.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_548.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92468 1.738000 0.208000 1.946000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[55] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1498.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1500[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1499.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1504 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1497.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[47] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92513 1.742000 0.208000 1.950000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[87] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1497.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1500[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1499.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1504 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1497.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[47] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_527.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]
92558 1.819000 0.208000 2.027000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[79] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1498.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1500[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1499.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1504 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1497.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[47] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2993.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[47]




Set output delay: 0.252ns max, and -0.179ns min. 
92603 62 2 2
Setup check
92613 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92613 2.118000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92615 2.118000 7.633000 5.515000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92658 2.153000 7.633000 5.480000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92701 2.158000 7.633000 5.475000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]



Hold check
92744 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92746 1.818000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92748 1.818000 0.204000 2.022000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_7 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1489.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1494 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1487.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_89.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92791 1.823000 0.204000 2.027000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_7 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1489.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1494 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1487.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]
92834 1.851000 0.204000 2.055000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[54] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1488.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1490[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1489.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1494 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1487.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1907.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[46]




Set output delay: 0.226ns max, and -0.202ns min. 
92879 62 2 2
Setup check
92889 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
92889 2.069000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
92891 2.069000 7.659000 5.590000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
92934 2.104000 7.659000 5.555000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
92977 2.109000 7.659000 5.550000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]



Hold check
93020 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
93022 1.873000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
93024 1.873000 0.227000 2.100000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1478.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1480[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1479.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1484 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1477.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[45] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
93069 1.876000 0.227000 2.103000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1477.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1480[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1479.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1484 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1477.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[45] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]
93114 1.879000 0.227000 2.106000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1476.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1480[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1479.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1484 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1477.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[45] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1904.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[45]




Set output delay: 0.218ns max, and -0.187ns min. 
93159 66 2 2
Setup check
93169 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93169 2.963000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2870.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93171 2.963000 7.667000 4.704000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[44] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1465.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1470[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1469.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1474 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1467.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[44] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93216 3.056000 7.667000 4.611000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1466.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1470[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1469.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1474 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1467.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[44] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93261 3.075000 7.667000 4.592000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ima
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]



Hold check
93304 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93306 1.311000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_56.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_56.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93308 1.311000 0.212000 1.523000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93347 1.538000 0.212000 1.750000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]
93386 1.636000 0.212000 1.848000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1469.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1474 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1467.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[44] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[44]




Set output delay: 0.192ns max, and -0.179ns min. 
93429 66 2 2
Setup check
93439 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93439 2.611000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93441 2.611000 7.693000 5.082000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[11] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1456.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1460[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1459.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1464 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1457.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93486 2.665000 7.693000 5.028000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1455.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1460[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1459.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1464 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1457.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93531 2.722000 7.693000 4.971000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[27] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1455.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1460[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1459.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1464 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1457.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]



Hold check
93576 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93578 1.272000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93580 1.272000 0.204000 1.476000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[11] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93619 1.300000 0.204000 1.504000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]
93658 1.666000 0.204000 1.870000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1457.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1460[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1459.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1464 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1457.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[43]




Set output delay: 0.23ns max, and -0.184ns min. 
93703 66 2 2
Setup check
93713 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93713 2.829000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2856.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93715 2.829000 7.655000 4.826000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1445.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1450[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1449.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1454 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1447.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93760 2.878000 7.655000 4.777000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[26] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1445.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1450[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1449.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1454 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1447.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2811.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2811.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93805 2.998000 7.655000 4.657000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[10] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1446.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1450[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1449.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1454 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1447.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]



Hold check
93850 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93852 1.352000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_62.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_62.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93854 1.352000 0.209000 1.561000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[10] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93893 1.420000 0.209000 1.629000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]
93932 1.748000 0.209000 1.957000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[42]




Set output delay: 0.208ns max, and -0.187ns min. 
93973 66 2 2
Setup check
93983 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
93983 2.280000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
93985 2.280000 7.677000 5.397000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ima
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94028 2.315000 7.677000 5.362000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ima
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94071 2.320000 7.677000 5.357000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ima
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]



Hold check
94114 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94116 1.671000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94118 1.671000 0.187000 1.858000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_65.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_65.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94157 1.715000 0.187000 1.902000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[9] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]
94196 1.846000 0.187000 2.033000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1438.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1440[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1439.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1444 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1437.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[41] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[41]




Set output delay: 0.206ns max, and -0.183ns min. 
94241 66 2 2
Setup check
94251 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94251 2.115000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94253 2.115000 7.679000 5.564000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1425.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1430[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1429.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1434 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1427.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94298 2.556000 7.679000 5.123000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1426.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1430[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1429.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1434 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1427.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94343 2.608000 7.679000 5.071000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1425.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1430[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1429.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1434 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1427.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]



Hold check
94388 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94390 1.349000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94392 1.349000 0.183000 1.532000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_65.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_65.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94431 1.428000 0.183000 1.611000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_599.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_599.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]
94470 1.882000 0.183000 2.065000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[112] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1426.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1430[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1429.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1434 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1427.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_14.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[40]




Set output delay: 0.207ns max, and -0.18ns min. 
94515 66 2 2
Setup check
94525 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94525 2.100000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94527 2.100000 7.678000 5.578000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1419.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1424 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1417.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2847.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94570 2.116000 7.678000 5.562000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1415.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1420[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1419.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1424 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1417.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94615 2.250000 7.678000 5.428000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1415.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1420[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1419.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1424 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1417.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[39] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]



Hold check
94660 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94662 1.408000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_68.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_68.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94664 1.408000 0.205000 1.613000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[7] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94703 1.606000 0.205000 1.811000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]
94742 1.937000 0.205000 2.142000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[39] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[39]




Set output delay: 0.255ns max, and -0.172ns min. 
94783 66 2 2
Setup check
94793 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94793 2.567000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94795 2.567000 7.630000 5.063000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1406.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1410[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1409.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1414 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1407.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[38] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94840 2.730000 7.630000 4.900000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1406.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1410[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1409.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1414 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1407.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[38] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94885 2.837000 7.630000 4.793000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]



Hold check
94928 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94930 1.566000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_68.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_68.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94932 1.566000 0.197000 1.763000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
94971 1.601000 0.197000 1.798000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_551.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_551.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]
95010 1.825000 0.197000 2.022000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[46] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1408.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1410[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1409.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1414 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1407.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[38] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1876.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[38] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[38]




Set output delay: 0.338ns max, and -0.152ns min. 
95055 66 2 2
Setup check
95065 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95065 1.626000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2849.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2849.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95067 1.626000 7.547000 5.921000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[37] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1395.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1400[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1399.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1404 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1397.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[37] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95112 1.782000 7.547000 5.765000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[29] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1395.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1400[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1399.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1404 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1397.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[37] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95157 1.883000 7.547000 5.664000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1396.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1400[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1399.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1404 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1397.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[37] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]



Hold check
95202 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95204 1.605000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_71.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_71.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95206 1.605000 0.177000 1.782000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95245 1.662000 0.177000 1.839000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]
95284 2.035000 0.177000 2.212000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[37] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[37]




Set output delay: 0.361ns max, and -0.143ns min. 
95325 66 2 2
Setup check
95335 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95335 2.326000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95337 2.326000 7.524000 5.198000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95380 2.361000 7.524000 5.163000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95423 2.366000 7.524000 5.158000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]



Hold check
95466 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95468 1.290000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_56.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_56.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95470 1.290000 0.168000 1.458000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95509 1.404000 0.168000 1.572000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_75.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]
95548 1.783000 0.168000 1.951000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[1]_dup_3 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1388.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1390[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1389.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1394 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1387.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[36] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1877.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[36] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[36]




Set output delay: 0.306ns max, and -0.145ns min. 
95593 66 2 2
Setup check
95603 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95603 2.454000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95605 2.454000 7.579000 5.125000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1376.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1380[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1379.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1384 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1377.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[35] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95650 2.558000 7.579000 5.021000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1375.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1380[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1379.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1384 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1377.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[35] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95695 2.774000 7.579000 4.805000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[11] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1375.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1380[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1379.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1384 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1377.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[35] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]



Hold check
95740 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95742 1.349000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95744 1.349000 0.145000 1.494000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95783 1.484000 0.145000 1.629000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_650.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_650.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]
95822 1.618000 0.145000 1.763000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1378.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1380[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1379.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1384 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1377.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[35] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1875.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[35] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[35]




Set output delay: 0.355ns max, and -0.138ns min. 
95867 66 2 2
Setup check
95877 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
95877 2.575000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
95879 2.575000 7.530000 4.955000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[26] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1365.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1370[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1369.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1374 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1367.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
95924 2.820000 7.530000 4.710000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1365.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1370[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1369.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1374 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1367.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_497.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
95969 2.914000 7.530000 4.616000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[122] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1366.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1370[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1369.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1374 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1367.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]



Hold check
96014 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
96016 1.338000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
96018 1.338000 0.138000 1.476000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_73.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_73.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
96057 1.530000 0.138000 1.668000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]
96096 1.720000 0.138000 1.858000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1368.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1370[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1369.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1374 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1367.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1878.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[34] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[34]




Set output delay: 0.445ns max, and -0.126ns min. 
96141 66 2 2
Setup check
96151 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96151 2.595000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2838.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2838.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96153 2.595000 7.440000 4.845000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[17] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1355.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1360[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1359.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1364 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1357.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[33] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2838.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2838.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96198 2.618000 7.440000 4.822000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[25] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1355.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1360[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1359.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1364 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1357.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[33] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96243 2.634000 7.440000 4.806000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1359.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1364 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1357.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[33] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]



Hold check
96286 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96288 1.456000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96290 1.456000 0.126000 1.582000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_62.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_62.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96329 1.491000 0.126000 1.617000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]
96368 1.784000 0.126000 1.910000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[33] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[33]




Set output delay: 0.263ns max, and -0.157ns min. 
96409 66 2 2
Setup check
96419 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96419 1.820000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96421 1.820000 7.622000 5.802000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1347.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1350[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1349.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1354 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1347.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[32] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96466 1.899000 7.622000 5.723000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1345.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1350[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1349.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1354 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1347.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[32] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96511 2.010000 7.622000 5.612000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1345.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1350[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1349.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1354 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1347.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[32] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]



Hold check
96556 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96558 1.574000 33 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96560 1.574000 0.157000 1.731000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_71.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_71.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96599 1.692000 0.157000 1.849000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_axi4s_wblen_ltch[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]
96638 2.072000 0.157000 2.229000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[32] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[32]




Set output delay: 0.221ns max, and -0.178ns min. 
96679 86 2 2
Setup check
96689 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96689 1.397000 43 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_3.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_3.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96691 1.397000 7.689000 6.292000 4 5
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dscp0_rgn[1] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_155.ie
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_dserr_o[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/wt_h2c_stp_rgn_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_drv_usrrw/reg4_syn_132.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/wt_h2c_stp_rgn_n_syn_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_2.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/u_mrd_dram/dram_syn_2.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96736 1.859000 7.689000 5.830000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/dscp0_rgn[0] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325.imb
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/wt_c2h_stp_rgn_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96777 1.972000 7.689000 5.717000 4 5
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1 u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_155.imb
u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/h2c0_dserr_o[3] u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_155.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/wt_h2c_stp_rgn_n_syn_2 u_sgdma_subsys/u_sgdma_ip/u_drv_usrrw/reg4_syn_132.ie
u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/wt_h2c_stp_rgn_n_syn_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]



Hold check
96822 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96824 1.266000 43 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96826 1.266000 0.203000 1.469000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96865 1.314000 0.203000 1.517000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]
96904 1.944000 0.203000 2.147000 2 3
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg2_syn_59.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[31]




Set output delay: 0.263ns max, and -0.151ns min. 
96945 62 2 2
Setup check
96955 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
96955 2.054000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
96957 2.054000 7.622000 5.568000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[118] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1326.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1330[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1329.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1334 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1327.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[30] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97002 2.191000 7.622000 5.431000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1326.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1330[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1329.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1334 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1327.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[30] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97047 2.379000 7.622000 5.243000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1326.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1330[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1329.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1334 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1327.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[30] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]



Hold check
97092 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97094 1.480000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97096 1.480000 0.176000 1.656000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97135 1.603000 0.176000 1.779000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]
97174 1.734000 0.176000 1.910000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[30]




Set output delay: 0.347ns max, and -0.149ns min. 
97213 62 2 2
Setup check
97223 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97223 1.778000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97225 1.778000 7.538000 5.760000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97268 1.813000 7.538000 5.725000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97311 1.818000 7.538000 5.720000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_596.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_54 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]



Hold check
97354 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97356 1.881000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97358 1.881000 0.174000 2.055000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[93] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1317.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1320[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1319.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1324 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1317.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[29] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_653.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_653.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97403 1.886000 0.174000 2.060000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[37] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1318.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1320[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1319.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1324 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1317.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[29] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_605.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]
97448 1.936000 0.174000 2.110000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[101] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1316.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1320[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1319.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1324 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1317.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[29] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1899.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[29]




Set output delay: 0.199ns max, and -0.19ns min. 
97493 62 2 2
Setup check
97503 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97503 3.202000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97505 3.202000 7.686000 4.484000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1305.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1310[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1309.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1314 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1307.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[28] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_118.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97550 3.221000 7.686000 4.465000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1309.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1314 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1307.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[28] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_620.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97593 3.223000 7.686000 4.463000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[76] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1307.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1310[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1309.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1314 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1307.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[28] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]



Hold check
97638 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97640 1.481000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97642 1.481000 0.215000 1.696000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97681 1.505000 0.215000 1.720000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]
97720 1.611000 0.215000 1.826000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1850.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[28]




Set output delay: 0.299ns max, and -0.189ns min. 
97759 62 2 2
Setup check
97769 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97769 2.086000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97771 2.086000 7.586000 5.500000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97814 2.121000 7.586000 5.465000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97857 2.126000 7.586000 5.460000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]



Hold check
97900 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97902 1.801000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_650.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_650.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97904 1.801000 0.189000 1.990000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[43] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1298.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1300[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1299.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[27] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_626.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97949 1.853000 0.189000 2.042000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[75] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1297.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1300[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1299.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[27] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_602.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]
97994 1.910000 0.189000 2.099000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[107] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1296.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1300[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1299.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1304 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1297.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[27] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1909.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[27]




Set output delay: 0.228ns max, and -0.155ns min. 
98039 62 2 2
Setup check
98049 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98049 2.287000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98051 2.287000 7.657000 5.370000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98094 2.322000 7.657000 5.335000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98137 2.327000 7.657000 5.330000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_58.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_50 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]



Hold check
98180 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98182 1.825000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_566.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_566.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98184 1.825000 0.180000 2.005000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[34] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1288.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1290[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1289.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[26] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_530.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_530.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98229 1.848000 0.180000 2.028000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[82] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1287.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1290[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1289.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[26] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_554.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_554.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]
98274 1.858000 0.180000 2.038000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[42] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1288.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1290[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1289.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1294 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1287.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[26] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_588.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[26]




Set output delay: 0.453ns max, and -0.133ns min. 
98319 62 2 2
Setup check
98329 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98329 2.215000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98331 2.215000 7.432000 5.217000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_4 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1279.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[25] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98374 2.445000 7.432000 4.987000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[113] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1276.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1280[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1279.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[25] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98419 2.531000 7.432000 4.901000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1275.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1280[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1279.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1284 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1277.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[25] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]



Hold check
98464 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98466 1.685000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98468 1.685000 0.133000 1.818000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_148 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_32.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98507 1.772000 0.133000 1.905000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]
98546 1.948000 0.133000 2.081000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1851.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[25]




Set output delay: 0.263ns max, and -0.158ns min. 
98585 62 2 2
Setup check
98595 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98595 1.980000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2844.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98597 1.980000 7.622000 5.642000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1265.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1270[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1269.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98642 2.084000 7.622000 5.538000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1265.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1270[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1269.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98687 2.256000 7.622000 5.366000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_55.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.imb
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]



Hold check
98730 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98732 1.926000 31 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_635.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_635.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98734 1.926000 0.183000 2.109000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[56] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1268.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1270[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1269.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_647.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_647.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98779 1.956000 0.183000 2.139000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[40] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1268.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1270[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1269.muxi[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]
98824 1.960000 0.183000 2.143000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1269.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1274 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1267.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[24] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_drden_i_syn_13.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[24]




Set output delay: 0.294ns max, and -0.152ns min. 
98867 70 2 2
Setup check
98877 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
98877 1.864000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2796.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
98879 1.864000 7.591000 5.727000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1255.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1260[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1259.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[23] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_139.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
98924 1.959000 7.591000 5.632000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1259.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[23] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_503.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
98967 2.100000 7.591000 5.491000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[111] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1256.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1260[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1259.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1264 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1257.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[23] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]



Hold check
99012 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
99014 1.325000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
99016 1.325000 0.152000 1.477000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[23] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
99055 1.432000 0.152000 1.584000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]
99094 1.533000 0.152000 1.685000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1855.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[23]




Set output delay: 0.556ns max, and -0.127ns min. 
99133 70 2 2
Setup check
99143 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99143 1.925000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99145 1.925000 7.329000 5.404000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99188 1.960000 7.329000 5.369000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99231 1.965000 7.329000 5.364000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]



Hold check
99274 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99276 1.344000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99278 1.344000 0.127000 1.471000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[22] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99317 1.504000 0.127000 1.631000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]
99356 1.605000 0.127000 1.732000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1856.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[22]




Set output delay: 0.238ns max, and -0.17ns min. 
99395 70 2 2
Setup check
99405 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99405 2.078000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99407 2.078000 7.647000 5.569000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1235.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1240[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1239.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[21] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2802.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2802.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99452 2.331000 7.647000 5.316000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1235.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1240[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1239.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[21] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99497 2.575000 7.647000 5.072000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_16 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1235.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1240[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1239.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1244 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1237.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[21] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]



Hold check
99542 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99544 1.440000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99546 1.440000 0.170000 1.610000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[21] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99585 1.495000 0.170000 1.665000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[21] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]
99624 1.608000 0.170000 1.778000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1853.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[21]




Set output delay: 0.244ns max, and -0.165ns min. 
99663 70 2 2
Setup check
99673 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99673 2.173000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99675 2.173000 7.641000 5.468000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99718 2.208000 7.641000 5.433000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99761 2.213000 7.641000 5.428000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]



Hold check
99804 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99806 1.441000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99808 1.441000 0.190000 1.631000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99847 1.490000 0.190000 1.680000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[20] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]
99886 1.542000 0.190000 1.732000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1857.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[20]




Set output delay: 0.383ns max, and -0.141ns min. 
99925 70 2 2
Setup check
99935 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
99935 2.273000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2832.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
99937 2.273000 7.502000 5.229000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1215.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1220[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1219.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1224 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1217.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
99982 2.523000 7.502000 4.979000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1215.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1220[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1219.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1224 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1217.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
100027 2.579000 7.502000 4.923000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]



Hold check
100070 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
100072 1.177000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
100074 1.177000 0.141000 1.318000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
100113 1.264000 0.141000 1.405000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]
100152 1.581000 0.141000 1.722000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[19] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1863.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[19]




Set output delay: 0.234ns max, and -0.174ns min. 
100191 70 2 2
Setup check
100201 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100201 2.339000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2835.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100203 2.339000 7.651000 5.312000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1205.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1210[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1209.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_518.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100248 2.733000 7.651000 4.918000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[90] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1206.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1210[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1209.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1214 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1207.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100293 2.744000 7.651000 4.907000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]



Hold check
100336 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100338 1.299000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100340 1.299000 0.174000 1.473000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100379 1.523000 0.174000 1.697000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]
100418 1.631000 0.174000 1.805000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[18] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1854.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[18]




Set output delay: 0.246ns max, and -0.175ns min. 
100457 70 2 2
Setup check
100467 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100467 2.737000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100469 2.737000 7.639000 4.902000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100512 2.772000 7.639000 4.867000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100555 2.777000 7.639000 4.862000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]



Hold check
100598 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100600 1.191000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100602 1.191000 0.175000 1.366000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[17] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100641 1.232000 0.175000 1.407000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]
100680 1.538000 0.175000 1.713000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[17] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1864.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[17]




Set output delay: 0.381ns max, and -0.162ns min. 
100719 70 2 2
Setup check
100729 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100729 2.009000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2841.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100731 2.009000 7.504000 5.495000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1185.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1190[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1189.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_623.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100776 2.117000 7.504000 5.387000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[72] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1187.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1190[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1189.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2817.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100821 2.169000 7.504000 5.335000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1185.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1190[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1189.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1194 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1187.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]



Hold check
100866 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100868 1.168000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100870 1.168000 0.162000 1.330000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100909 1.212000 0.162000 1.374000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]
100948 1.634000 0.162000 1.796000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[16] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1865.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[16]




Set output delay: 0.23ns max, and -0.17ns min. 
100987 70 2 2
Setup check
100997 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
100997 2.126000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
100999 2.126000 7.655000 5.529000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101042 2.161000 7.655000 5.494000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101085 2.166000 7.655000 5.489000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]



Hold check
101128 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101130 1.337000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101132 1.337000 0.170000 1.507000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[15] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101171 1.503000 0.170000 1.673000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]
101210 1.604000 0.170000 1.774000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1858.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[15]




Set output delay: 0.242ns max, and -0.171ns min. 
101249 70 2 2
Setup check
101259 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101259 2.070000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101261 2.070000 7.643000 5.573000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101304 2.105000 7.643000 5.538000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101347 2.110000 7.643000 5.533000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]



Hold check
101390 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101392 1.306000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101394 1.306000 0.171000 1.477000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101433 1.509000 0.171000 1.680000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]
101472 1.650000 0.171000 1.821000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[14] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1859.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[14]




Set output delay: 0.266ns max, and -0.139ns min. 
101511 70 2 2
Setup check
101521 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101521 1.982000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101523 1.982000 7.619000 5.637000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1155.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1160[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1159.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101568 2.251000 7.619000 5.368000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1159.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_131.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101611 2.266000 7.619000 5.353000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1159.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1164 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1157.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]



Hold check
101654 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101656 1.269000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101658 1.269000 0.139000 1.408000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101697 1.320000 0.139000 1.459000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]
101736 1.590000 0.139000 1.729000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[13] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1866.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[13]




Set output delay: 0.27ns max, and -0.146ns min. 
101775 70 2 2
Setup check
101785 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101785 2.879000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2823.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101787 2.879000 7.615000 4.736000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1145.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1150[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1149.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2805.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101832 3.002000 7.615000 4.613000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1145.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1150[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1149.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101877 3.007000 7.615000 4.608000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]



Hold check
101920 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101922 1.313000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101924 1.313000 0.146000 1.459000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
101963 1.532000 0.146000 1.678000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_644.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]
102002 1.765000 0.146000 1.911000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[52] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1147.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1150[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1149.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1154 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1147.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[12] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[12]




Set output delay: 0.246ns max, and -0.151ns min. 
102047 70 2 2
Setup check
102057 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102057 2.504000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102059 2.504000 7.639000 5.135000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102102 2.539000 7.639000 5.100000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102145 2.544000 7.639000 5.095000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]



Hold check
102188 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102190 1.321000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102192 1.321000 0.151000 1.472000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[11] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102231 1.360000 0.151000 1.511000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]
102270 1.413000 0.151000 1.564000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[11] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1867.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[11]




Set output delay: 0.247ns max, and -0.137ns min. 
102309 70 2 2
Setup check
102319 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102319 2.603000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102321 2.603000 7.638000 5.035000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102364 2.638000 7.638000 5.000000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102407 2.643000 7.638000 4.995000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]



Hold check
102450 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102452 1.146000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102454 1.146000 0.137000 1.283000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102493 1.224000 0.137000 1.361000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[10] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]
102532 1.672000 0.137000 1.809000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[10] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1868.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[10]




Set output delay: 0.222ns max, and -0.194ns min. 
102571 70 2 2
Setup check
102581 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102581 2.628000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102583 2.628000 7.663000 5.035000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_123.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_123.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102626 2.633000 7.663000 5.030000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1119.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1124 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1117.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[9] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_123.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_123.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102669 2.648000 7.663000 5.015000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1119.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1124 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1117.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[9] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]



Hold check
102712 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102714 1.089000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102716 1.089000 0.194000 1.283000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102755 1.226000 0.194000 1.420000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[9] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]
102794 1.587000 0.194000 1.781000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[9] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1869.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[9]




Set output delay: 0.262ns max, and -0.18ns min. 
102833 70 2 2
Setup check
102843 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102843 2.513000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102845 2.513000 7.623000 5.110000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102888 2.542000 7.623000 5.081000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_8 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1109.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1114 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1107.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102931 2.548000 7.623000 5.075000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]



Hold check
102974 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102976 1.148000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
102978 1.148000 0.180000 1.328000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
103017 1.239000 0.180000 1.419000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]
103056 1.659000 0.180000 1.839000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[8] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1870.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[8]




Set output delay: 0.252ns max, and -0.17ns min. 
103095 70 2 2
Setup check
103105 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103105 2.324000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_515.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_515.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103107 2.324000 7.633000 5.309000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[95] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1096.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1100[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1099.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1104 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1097.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[7] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103152 2.456000 7.633000 5.177000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103195 2.491000 7.633000 5.142000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]



Hold check
103238 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103240 1.253000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103242 1.253000 0.170000 1.423000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[7] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103281 1.513000 0.170000 1.683000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]
103320 1.619000 0.170000 1.789000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1860.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[7]




Set output delay: 0.235ns max, and -0.175ns min. 
103359 70 2 2
Setup check
103369 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103369 1.967000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_495.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103371 1.967000 7.650000 5.683000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[126] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1085.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1090[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1089.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_506.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103416 2.257000 7.650000 5.393000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[110] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1085.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1090[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1089.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_521.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103461 2.270000 7.650000 5.380000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[94] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1086.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1090[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1089.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1094 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1087.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]



Hold check
103506 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103508 1.283000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103510 1.283000 0.175000 1.458000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103549 1.548000 0.175000 1.723000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]
103588 1.637000 0.175000 1.812000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[6] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1861.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[6]




Set output delay: 0.252ns max, and -0.187ns min. 
103627 70 2 2
Setup check
103637 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103637 2.169000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2820.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103639 2.169000 7.633000 5.464000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1075.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1080[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1079.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_593.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103684 2.219000 7.633000 5.414000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[109] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1075.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1080[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1079.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_629.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_629.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103729 2.318000 7.633000 5.315000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[69] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1077.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1080[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1079.muxi[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1084 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1077.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]



Hold check
103774 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103776 1.239000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103778 1.239000 0.187000 1.426000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103817 1.327000 0.187000 1.514000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]
103856 1.554000 0.187000 1.741000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[5] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1871.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[5]




Set output delay: 0.302ns max, and -0.149ns min. 
103895 70 2 2
Setup check
103905 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
103905 2.104000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
103907 2.104000 7.583000 5.479000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
103950 2.139000 7.583000 5.444000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
103993 2.144000 7.583000 5.439000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]



Hold check
104036 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
104038 1.506000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
104040 1.506000 0.149000 1.655000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
104079 1.619000 0.149000 1.768000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_149 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]
104118 1.623000 0.149000 1.772000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[4] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1862.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[4]




Set output delay: 0.203ns max, and -0.196ns min. 
104157 70 2 2
Setup check
104167 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104167 2.475000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/u_mwr_safifo512x128/re_syn_2808.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104169 2.475000 7.682000 5.207000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1055.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1060[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1059.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104214 2.529000 7.682000 5.153000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1059.f7sel[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104257 2.544000 7.682000 5.138000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[2]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1059.f7sel[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1064 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1057.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]



Hold check
104300 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104302 1.210000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104304 1.210000 0.196000 1.406000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104343 1.402000 0.196000 1.598000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]
104382 1.442000 0.196000 1.638000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1872.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[3]




Set output delay: 0.225ns max, and -0.183ns min. 
104421 70 2 2
Setup check
104431 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104431 2.657000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104433 2.657000 7.660000 5.003000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104476 2.692000 7.660000 4.968000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104519 2.697000 7.660000 4.963000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_150 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]



Hold check
104562 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104564 1.267000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104566 1.267000 0.183000 1.450000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104605 1.408000 0.183000 1.591000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]
104644 1.519000 0.183000 1.702000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[2] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1873.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[2]




Set output delay: 0.221ns max, and -0.184ns min. 
104683 70 2 2
Setup check
104693 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104693 2.489000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_500.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104695 2.489000 7.664000 5.175000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[113] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1035.ic
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1040[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1039.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1044 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1037.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104740 2.551000 7.664000 5.113000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_stp_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104783 2.586000 7.664000 5.078000 3 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[3] u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[33]_syn_34.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/xali_dw_len_x_b[7]_syn_2 u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_57.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header_b[29]_syn_52 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]



Hold check
104826 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104828 1.327000 35 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/reg0_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104830 1.327000 0.184000 1.511000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/cur_st[2]_dup_147 u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104869 1.460000 0.184000 1.644000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/rd0_ds_rgn_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/rd0_ds_rgn_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]
104908 1.739000 0.184000 1.923000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1874.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[1]




Set output delay: 0.226ns max, and -0.198ns min. 
104947 78 2 2
Setup check
104957 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
104957 1.669000 39 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
104959 1.669000 7.659000 5.990000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[0]_dup_14 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1025.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1030[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1029.muxi[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_611.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg0_syn_611.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105004 2.058000 7.659000 5.601000 3 5
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/s0_dt_dout_d1[96] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1026.ia
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1030[1] u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1029.muxi[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/reg10_syn_113.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105049 2.155000 7.659000 5.504000 2 4
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/wd0l_tlp_addrl_ltch[3]_dup_5 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1029.f8sel
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1034 u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/mux18_syn_1027.f78i
u_sgdma_subsys/u_sgdma_ip/u_mwr_axi4s0/usr_c2h0_data[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.ib
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]



Hold check
105092 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105094 1.304000 39 3
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105096 1.304000 0.198000 1.502000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_dscompl_cnt[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.ie
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_eop_wdscp_ltch_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_eop_wdscp_ltch_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105135 1.404000 0.198000 1.602000 1 2
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/wd0l_eop_wdscp_ltch u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.id
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]

Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg3_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]
105174 1.741000 0.198000 1.939000 1 2
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/h2c0_dscompl_cnt[0] u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/sel3_syn_1852.imf
u_sgdma_subsys/u_sgdma_ip/u_mwr_arb/usr_c2hn_data[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_data[0]




Set output delay: 0.541ns max, and -0.161ns min. 
105213 2 2 2
Setup check
105223 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
105223 3.514000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
105225 3.514000 7.369000 3.855000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_dv u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]



Hold check
105262 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
105264 1.866000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]
105266 1.866000 0.161000 2.027000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_dv u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_dv[0]




Set output delay: 0.662ns max, and -0.231ns min. 
105303 2 2 2
Setup check
105313 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
105313 3.587000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
105315 3.587000 7.248000 3.661000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]



Hold check
105352 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
105354 1.700000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]
105356 1.700000 0.231000 1.931000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_eot u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_eot[0]




Set output delay: 0.505ns max, and -0.135ns min. 
105393 2 2 2
Setup check
105403 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
105403 4.886000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
105405 4.886000 7.405000 2.519000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]



Hold check
105442 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
105444 1.071000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]
105446 1.071000 0.135000 1.206000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ep[0]




Set output delay: 0.423ns max, and -0.171ns min. 
105483 2 2 2
Setup check
105493 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
105493 4.960000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
105495 4.960000 7.487000 2.527000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]



Hold check
105532 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
105534 1.071000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]
105536 1.071000 0.171000 1.242000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[1]




Set output delay: 0.297ns max, and -0.204ns min. 
105573 2 2 2
Setup check
105583 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
105583 4.911000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
105585 4.911000 7.613000 2.702000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]



Hold check
105622 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
105624 1.111000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/reg0_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]
105626 1.111000 0.204000 1.315000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_fmt[0]




Set output delay: 0.655ns max, and -0.21ns min. 
105663 2 2 2
Setup check
105673 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
105673 4.541000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
105675 4.541000 7.255000 2.714000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]



Hold check
105712 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
105714 1.075000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]
105716 1.075000 0.210000 1.285000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_hv u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_hv[0]




Set output delay: 0.298ns max, and -0.171ns min. 
105753 2 2 2
Setup check
105763 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
105763 5.344000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
105765 5.344000 7.612000 2.268000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]



Hold check
105802 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
105804 0.899000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_612.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]
105806 0.899000 0.171000 1.070000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[65] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[1]




Set output delay: 0.315ns max, and -0.168ns min. 
105843 2 2 2
Setup check
105853 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
105853 5.242000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
105855 5.242000 7.595000 2.353000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]



Hold check
105892 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
105894 0.942000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_615.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]
105896 0.942000 0.168000 1.110000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[64] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_ph[0]




Set output delay: 0.46ns max, and -0.176ns min. 
105933 2 2 2
Setup check
105943 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
105943 5.183000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
105945 5.183000 7.450000 2.267000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]



Hold check
105982 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
105984 0.894000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]
105986 0.894000 0.176000 1.070000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[2]




Set output delay: 0.389ns max, and -0.19ns min. 
106023 2 2 2
Setup check
106033 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
106033 5.082000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
106035 5.082000 7.521000 2.439000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]



Hold check
106072 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
106074 0.970000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_681.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]
106076 0.970000 0.190000 1.160000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[1]




Set output delay: 0.361ns max, and -0.197ns min. 
106113 2 2 2
Setup check
106123 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
106123 5.370000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
106125 5.370000 7.549000 2.179000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]



Hold check
106162 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
106164 0.827000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_679.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]
106166 0.827000 0.197000 1.024000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tc[0]




Set output delay: 0.471ns max, and -0.145ns min. 
106203 2 2 2
Setup check
106213 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
106213 5.154000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_689.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_689.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
106215 5.154000 7.439000 2.285000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]



Hold check
106252 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
106254 0.940000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_689.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_689.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]
106256 0.940000 0.145000 1.085000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_td[0]




Set output delay: 0.322ns max, and -0.175ns min. 
106293 2 2 2
Setup check
106303 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
106303 5.258000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
106305 5.258000 7.588000 2.330000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]



Hold check
106342 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
106344 0.943000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_686.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]
106346 0.943000 0.175000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_th[0]




Set output delay: 0.423ns max, and -0.151ns min. 
106383 2 2 2
Setup check
106393 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
106393 5.130000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
106395 5.130000 7.487000 2.357000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]



Hold check
106432 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
106434 0.979000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg0_syn_60.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]
106436 0.979000 0.151000 1.130000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[47] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[7]




Set output delay: 0.558ns max, and -0.149ns min. 
106473 2 2 2
Setup check
106483 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
106483 4.728000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
106485 4.728000 7.352000 2.624000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]



Hold check
106522 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
106524 1.131000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]
106526 1.131000 0.149000 1.280000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[46] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[6]




Set output delay: 0.395ns max, and -0.168ns min. 
106563 2 2 2
Setup check
106573 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
106573 5.351000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
106575 5.351000 7.515000 2.164000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]



Hold check
106612 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
106614 0.859000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_643.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]
106616 0.859000 0.168000 1.027000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[45] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[5]




Set output delay: 0.287ns max, and -0.183ns min. 
106653 2 2 2
Setup check
106663 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
106663 5.455000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
106665 5.455000 7.623000 2.168000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]



Hold check
106702 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
106704 0.850000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]
106706 0.850000 0.183000 1.033000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[44] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[4]




Set output delay: 0.429ns max, and -0.174ns min. 
106743 2 2 2
Setup check
106753 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
106753 5.038000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
106755 5.038000 7.481000 2.443000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]



Hold check
106792 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
106794 0.997000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]
106796 0.997000 0.174000 1.171000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[43] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[3]




Set output delay: 0.405ns max, and -0.163ns min. 
106833 2 2 2
Setup check
106843 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
106843 5.161000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
106845 5.161000 7.505000 2.344000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]



Hold check
106882 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
106884 0.955000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_606.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]
106886 0.955000 0.163000 1.118000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[42] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[2]




Set output delay: 0.532ns max, and -0.169ns min. 
106923 2 2 2
Setup check
106933 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
106933 4.860000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
106935 4.860000 7.378000 2.518000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]



Hold check
106972 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
106974 1.035000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_649.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]
106976 1.035000 0.169000 1.204000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[41] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[1]




Set output delay: 0.429ns max, and -0.158ns min. 
107013 2 2 2
Setup check
107023 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
107023 5.317000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
107025 5.317000 7.481000 2.164000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]



Hold check
107062 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
107064 0.867000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_646.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]
107066 0.867000 0.158000 1.025000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[40] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_tid[0]




Set output delay: 0.637ns max, and -0.197ns min. 
107103 2 2 2
Setup check
107113 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
107113 5.023000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
107115 5.023000 7.273000 2.250000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]



Hold check
107152 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
107154 0.874000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_670.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]
107156 0.874000 0.197000 1.071000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[4]




Set output delay: 0.617ns max, and -0.194ns min. 
107193 2 2 2
Setup check
107203 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
107203 5.041000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
107205 5.041000 7.293000 2.252000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]



Hold check
107242 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
107244 0.879000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]
107246 0.879000 0.194000 1.073000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[3]




Set output delay: 0.614ns max, and -0.222ns min. 
107283 2 2 2
Setup check
107293 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
107293 5.056000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
107295 5.056000 7.296000 2.240000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]



Hold check
107332 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
107334 0.850000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_673.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]
107336 0.850000 0.222000 1.072000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[2]




Set output delay: 0.614ns max, and -0.201ns min. 
107373 2 2 2
Setup check
107383 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
107383 4.868000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
107385 4.868000 7.296000 2.428000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]



Hold check
107422 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
107424 0.956000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_667.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]
107426 0.956000 0.201000 1.157000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[1]




Set output delay: 0.267ns max, and -0.205ns min. 
107463 2 2 2
Setup check
107473 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
107473 5.388000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
107475 5.388000 7.643000 2.255000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]



Hold check
107512 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
107514 0.865000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/reg1_syn_658.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]
107516 0.865000 0.205000 1.070000 0 1
u_sgdma_subsys/u_sgdma_ip/u_mwr_tlp/client1_tlp_header[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.client1_tlp_type[0]




Set output delay: 0.589ns max, and -0.109ns min. 
107553 2 2 2
Setup check
107563 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
107563 5.063000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
107565 5.063000 7.321000 2.258000 0 1
u_sgdma_subsys/drp_dbi_addr[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]



Hold check
107602 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
107604 0.962000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]
107606 0.962000 0.109000 1.071000 0 1
u_sgdma_subsys/drp_dbi_addr[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[18]




Set output delay: 0.611ns max, and -0.087ns min. 
107643 2 2 2
Setup check
107653 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
107653 5.122000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
107655 5.122000 7.299000 2.177000 0 1
u_sgdma_subsys/drp_dbi_addr[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]



Hold check
107692 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
107694 0.936000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]
107696 0.936000 0.087000 1.023000 0 1
u_sgdma_subsys/drp_dbi_addr[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[17]




Set output delay: 0.618ns max, and -0.11ns min. 
107733 2 2 2
Setup check
107743 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
107743 5.120000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
107745 5.120000 7.267000 2.147000 0 1
u_sgdma_subsys/drp_dbi_addr[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]



Hold check
107782 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
107784 0.873000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]
107786 0.873000 0.135000 1.008000 0 1
u_sgdma_subsys/drp_dbi_addr[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[16]




Set output delay: 0.605ns max, and -0.115ns min. 
107823 2 2 2
Setup check
107833 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
107833 5.065000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
107835 5.065000 7.305000 2.240000 0 1
u_sgdma_subsys/drp_dbi_addr[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]



Hold check
107872 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
107874 0.946000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_101.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_101.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]
107876 0.946000 0.115000 1.061000 0 1
u_sgdma_subsys/drp_dbi_addr[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[15]




Set output delay: 0.615ns max, and -0.107ns min. 
107913 2 2 2
Setup check
107923 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
107923 5.030000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
107925 5.030000 7.295000 2.265000 0 1
u_sgdma_subsys/drp_dbi_addr[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]



Hold check
107962 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
107964 0.962000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_96.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]
107966 0.962000 0.107000 1.069000 0 1
u_sgdma_subsys/drp_dbi_addr[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[14]




Set output delay: 0.607ns max, and -0.107ns min. 
108003 2 2 2
Setup check
108013 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
108013 4.977000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
108015 4.977000 7.278000 2.301000 0 1
u_sgdma_subsys/drp_dbi_addr[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]



Hold check
108052 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
108054 0.962000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_99.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]
108056 0.962000 0.132000 1.094000 0 1
u_sgdma_subsys/drp_dbi_addr[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[13]




Set output delay: 0.599ns max, and -0.104ns min. 
108093 2 2 2
Setup check
108103 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
108103 4.954000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
108105 4.954000 7.311000 2.357000 0 1
u_sgdma_subsys/drp_dbi_addr[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]



Hold check
108142 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
108144 1.026000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_93.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]
108146 1.026000 0.104000 1.130000 0 1
u_sgdma_subsys/drp_dbi_addr[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[12]




Set output delay: 0.601ns max, and -0.141ns min. 
108183 2 2 2
Setup check
108193 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
108193 4.687000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_225.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_225.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
108195 4.687000 7.284000 2.597000 0 1
u_sgdma_subsys/drp_dbi_addr[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]



Hold check
108232 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
108234 1.070000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_225.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_225.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]
108236 1.070000 0.166000 1.236000 0 1
u_sgdma_subsys/drp_dbi_addr[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[11]




Set output delay: 0.57ns max, and -0.139ns min. 
108273 2 2 2
Setup check
108283 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
108283 4.709000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
108285 4.709000 7.315000 2.606000 0 1
u_sgdma_subsys/drp_dbi_addr[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]



Hold check
108322 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
108324 1.062000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]
108326 1.062000 0.164000 1.226000 0 1
u_sgdma_subsys/drp_dbi_addr[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[10]




Set output delay: 0.613ns max, and -0.126ns min. 
108363 2 2 2
Setup check
108373 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
108373 4.491000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
108375 4.491000 7.272000 2.781000 0 1
u_sgdma_subsys/drp_dbi_addr[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]



Hold check
108412 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
108414 1.185000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_104.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]
108416 1.185000 0.151000 1.336000 0 1
u_sgdma_subsys/drp_dbi_addr[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[9]




Set output delay: 0.647ns max, and -0.092ns min. 
108453 2 2 2
Setup check
108463 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
108463 4.975000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_261.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_261.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
108465 4.975000 7.238000 2.263000 0 1
u_sgdma_subsys/drp_dbi_addr[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]



Hold check
108502 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
108504 0.951000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_261.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_261.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]
108506 0.951000 0.117000 1.068000 0 1
u_sgdma_subsys/drp_dbi_addr[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[8]




Set output delay: 0.6ns max, and -0.121ns min. 
108543 2 2 2
Setup check
108553 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
108553 5.093000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/int_drp_app_dbi_ro_wr_disable_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
u_sgdma_subsys/u_ep_dbi_init_mux/int_drp_app_dbi_ro_wr_disable_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
108555 5.093000 7.285000 2.192000 0 1
u_sgdma_subsys/drp_dbi_addr[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]



Hold check
108592 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
108594 0.884000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/int_drp_app_dbi_ro_wr_disable_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
u_sgdma_subsys/u_ep_dbi_init_mux/int_drp_app_dbi_ro_wr_disable_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]
108596 0.884000 0.146000 1.030000 0 1
u_sgdma_subsys/drp_dbi_addr[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[7]




Set output delay: 0.569ns max, and -0.111ns min. 
108633 2 2 2
Setup check
108643 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
108643 4.545000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
108645 4.545000 7.316000 2.771000 0 1
u_sgdma_subsys/drp_dbi_addr[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]



Hold check
108682 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
108684 1.220000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]
108686 1.220000 0.136000 1.356000 0 1
u_sgdma_subsys/drp_dbi_addr[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[6]




Set output delay: 0.62ns max, and -0.104ns min. 
108723 2 2 2
Setup check
108733 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
108733 4.779000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
108735 4.779000 7.265000 2.486000 0 1
u_sgdma_subsys/drp_dbi_addr[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]



Hold check
108772 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
108774 1.062000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]
108776 1.062000 0.129000 1.191000 0 1
u_sgdma_subsys/drp_dbi_addr[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[5]




Set output delay: 0.574ns max, and -0.108ns min. 
108813 2 2 2
Setup check
108823 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
108823 4.867000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
108825 4.867000 7.311000 2.444000 0 1
u_sgdma_subsys/drp_dbi_addr[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]



Hold check
108862 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
108864 1.033000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_112.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]
108866 1.033000 0.133000 1.166000 0 1
u_sgdma_subsys/drp_dbi_addr[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[4]




Set output delay: 0.602ns max, and -0.119ns min. 
108903 2 2 2
Setup check
108913 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
108913 4.909000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_114.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_114.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
108915 4.909000 7.283000 2.374000 0 1
u_sgdma_subsys/drp_dbi_addr[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]



Hold check
108952 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
108954 0.992000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_114.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_114.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]
108956 0.992000 0.144000 1.136000 0 1
u_sgdma_subsys/drp_dbi_addr[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[3]




Set output delay: 0.585ns max, and -0.113ns min. 
108993 2 2 2
Setup check
109003 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
109003 4.685000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
109005 4.685000 7.300000 2.615000 0 1
u_sgdma_subsys/drp_dbi_addr[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]



Hold check
109042 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
109044 1.119000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]
109046 1.119000 0.138000 1.257000 0 1
u_sgdma_subsys/drp_dbi_addr[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[2]




Set output delay: 0.588ns max, and -0.131ns min. 
109083 2 2 2
Setup check
109093 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
109093 4.535000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
109095 4.535000 7.297000 2.762000 0 1
u_sgdma_subsys/drp_dbi_addr[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]



Hold check
109132 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
109134 1.189000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_110.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]
109136 1.189000 0.156000 1.345000 0 1
u_sgdma_subsys/drp_dbi_addr[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[1]




Set output delay: 0.718ns max, and -0.136ns min. 
109173 2 2 2
Setup check
109183 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
109183 4.754000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
109185 4.754000 7.167000 2.413000 0 1
u_sgdma_subsys/drp_dbi_addr[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]



Hold check
109222 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
109224 0.963000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_116.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_116.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]
109226 0.963000 0.161000 1.124000 0 1
u_sgdma_subsys/drp_dbi_addr[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_addr[0]




Set output delay: 0.643ns max, and -0.156ns min. 
109263 2 2 2
Setup check
109273 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
109273 4.637000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
109275 4.637000 7.242000 2.605000 0 1
u_sgdma_subsys/drp_dbi_cs u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs



Hold check
109312 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
109314 1.042000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
u_sgdma_subsys/u_ep_dbi_init_mux/reg2_syn_107.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs
109316 1.042000 0.181000 1.223000 0 1
u_sgdma_subsys/drp_dbi_cs u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs




Set output delay: 0.695ns max, and -0.133ns min. 
109353 2 2 2
Setup check
109363 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
109363 4.688000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
109365 4.688000 7.190000 2.502000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_cs2_exp u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2



Hold check
109402 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
109404 1.009000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2
109406 1.009000 0.158000 1.167000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_cs2_exp u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_cs2




Set output delay: 0.451ns max, and -0.176ns min. 
109443 2 2 2
Setup check
109453 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
109453 5.202000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
109455 5.202000 7.434000 2.232000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]



Hold check
109492 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
109494 0.861000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]
109496 0.861000 0.201000 1.062000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[31]




Set output delay: 0.52ns max, and -0.196ns min. 
109533 2 2 2
Setup check
109543 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
109543 5.033000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
109545 5.033000 7.365000 2.332000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]



Hold check
109582 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
109584 0.860000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]
109586 0.860000 0.221000 1.081000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[30]




Set output delay: 0.457ns max, and -0.178ns min. 
109623 2 2 2
Setup check
109633 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
109633 4.949000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
109635 4.949000 7.428000 2.479000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]



Hold check
109672 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
109674 0.978000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]
109676 0.978000 0.203000 1.181000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[29]




Set output delay: 0.454ns max, and -0.176ns min. 
109713 2 2 2
Setup check
109723 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
109723 4.830000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
109725 4.830000 7.431000 2.601000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]



Hold check
109762 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
109764 1.069000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]
109766 1.069000 0.201000 1.270000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[28]




Set output delay: 0.488ns max, and -0.183ns min. 
109803 2 2 2
Setup check
109813 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
109813 4.878000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
109815 4.878000 7.397000 2.519000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]



Hold check
109852 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
109854 0.988000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]
109856 0.988000 0.208000 1.196000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[27]




Set output delay: 0.496ns max, and -0.19ns min. 
109893 2 2 2
Setup check
109903 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
109903 5.236000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
109905 5.236000 7.389000 2.153000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]



Hold check
109942 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
109944 0.803000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_159.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]
109946 0.803000 0.215000 1.018000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[26]




Set output delay: 0.47ns max, and -0.193ns min. 
109983 2 2 2
Setup check
109993 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
109993 4.948000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
109995 4.948000 7.415000 2.467000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]



Hold check
110032 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
110034 0.948000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]
110036 0.948000 0.218000 1.166000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[25]




Set output delay: 0.467ns max, and -0.173ns min. 
110073 2 2 2
Setup check
110083 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
110083 4.706000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
110085 4.706000 7.418000 2.712000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]



Hold check
110122 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
110124 1.125000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_171.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]
110126 1.125000 0.198000 1.323000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[24]




Set output delay: 0.517ns max, and -0.152ns min. 
110163 2 2 2
Setup check
110173 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
110173 5.051000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
110175 5.051000 7.368000 2.317000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]



Hold check
110212 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
110214 0.916000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_165.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]
110216 0.916000 0.177000 1.093000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[23]




Set output delay: 0.463ns max, and -0.179ns min. 
110253 2 2 2
Setup check
110263 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
110263 5.180000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
110265 5.180000 7.422000 2.242000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]



Hold check
110302 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
110304 0.848000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]
110306 0.848000 0.204000 1.052000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[22]




Set output delay: 0.452ns max, and -0.172ns min. 
110343 2 2 2
Setup check
110353 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
110353 4.808000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
110355 4.808000 7.433000 2.625000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]



Hold check
110392 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
110394 1.090000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]
110396 1.090000 0.197000 1.287000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[21]




Set output delay: 0.5ns max, and -0.172ns min. 
110433 2 2 2
Setup check
110443 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
110443 4.736000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
110445 4.736000 7.385000 2.649000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]



Hold check
110482 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
110484 1.060000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]
110486 1.060000 0.197000 1.257000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[20]




Set output delay: 0.4ns max, and -0.175ns min. 
110523 2 2 2
Setup check
110533 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
110533 5.095000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
110535 5.095000 7.485000 2.390000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]



Hold check
110572 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
110574 0.935000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]
110576 0.935000 0.200000 1.135000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[19]




Set output delay: 0.431ns max, and -0.171ns min. 
110613 2 2 2
Setup check
110623 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
110623 4.693000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
110625 4.693000 7.454000 2.761000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]



Hold check
110662 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
110664 1.141000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]
110666 1.141000 0.196000 1.337000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[18]




Set output delay: 0.457ns max, and -0.173ns min. 
110703 2 2 2
Setup check
110713 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
110713 5.087000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
110715 5.087000 7.428000 2.341000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]



Hold check
110752 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
110754 0.916000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]
110756 0.916000 0.198000 1.114000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[17]




Set output delay: 0.448ns max, and -0.177ns min. 
110793 2 2 2
Setup check
110803 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
110803 4.944000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
110805 4.944000 7.437000 2.493000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]



Hold check
110842 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
110844 0.974000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]
110846 0.974000 0.202000 1.176000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[16]




Set output delay: 0.523ns max, and -0.173ns min. 
110883 2 2 2
Setup check
110893 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
110893 4.619000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
110895 4.619000 7.362000 2.743000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]



Hold check
110932 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
110934 1.124000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]
110936 1.124000 0.198000 1.322000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[15]




Set output delay: 0.458ns max, and -0.175ns min. 
110973 2 2 2
Setup check
110983 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
110983 5.105000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
110985 5.105000 7.427000 2.322000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]



Hold check
111022 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
111024 0.912000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]
111026 0.912000 0.200000 1.112000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[14]




Set output delay: 0.464ns max, and -0.171ns min. 
111063 2 2 2
Setup check
111073 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
111073 5.025000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
111075 5.025000 7.421000 2.396000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]



Hold check
111112 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
111114 0.954000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]
111116 0.954000 0.196000 1.150000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[13]




Set output delay: 0.481ns max, and -0.197ns min. 
111153 2 2 2
Setup check
111163 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
111163 4.987000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
111165 4.987000 7.404000 2.417000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]



Hold check
111202 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
111204 0.932000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]
111206 0.932000 0.222000 1.154000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[12]




Set output delay: 0.53ns max, and -0.182ns min. 
111243 2 2 2
Setup check
111253 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
111253 4.597000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
111255 4.597000 7.355000 2.758000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]



Hold check
111292 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
111294 1.105000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]
111296 1.105000 0.207000 1.312000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[11]




Set output delay: 0.474ns max, and -0.172ns min. 
111333 2 2 2
Setup check
111343 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
111343 4.859000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
111345 4.859000 7.411000 2.552000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]



Hold check
111382 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
111384 1.027000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_141.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]
111386 1.027000 0.197000 1.224000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[10]




Set output delay: 0.458ns max, and -0.181ns min. 
111423 2 2 2
Setup check
111433 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
111433 4.877000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
111435 4.877000 7.427000 2.550000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]



Hold check
111472 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
111474 1.013000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]
111476 1.013000 0.206000 1.219000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[9]




Set output delay: 0.474ns max, and -0.193ns min. 
111513 2 2 2
Setup check
111523 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
111523 5.047000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
111525 5.047000 7.411000 2.364000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]



Hold check
111562 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
111564 0.911000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]
111566 0.911000 0.218000 1.129000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[8]




Set output delay: 0.485ns max, and -0.142ns min. 
111603 2 2 2
Setup check
111613 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
111613 5.087000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
111615 5.087000 7.400000 2.313000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]



Hold check
111652 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
111654 0.943000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]
111656 0.943000 0.167000 1.110000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[7]




Set output delay: 0.459ns max, and -0.178ns min. 
111693 2 2 2
Setup check
111703 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
111703 5.165000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
111705 5.165000 7.426000 2.261000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]



Hold check
111742 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
111744 0.859000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]
111746 0.859000 0.203000 1.062000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[6]




Set output delay: 0.47ns max, and -0.183ns min. 
111783 2 2 2
Setup check
111793 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
111793 5.143000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
111795 5.143000 7.415000 2.272000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]



Hold check
111832 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
111834 0.858000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]
111836 0.858000 0.208000 1.066000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[5]




Set output delay: 0.438ns max, and -0.183ns min. 
111873 2 2 2
Setup check
111883 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
111883 4.665000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
111885 4.665000 7.447000 2.782000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]



Hold check
111922 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
111924 1.129000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]
111926 1.129000 0.208000 1.337000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[4]




Set output delay: 0.458ns max, and -0.176ns min. 
111963 2 2 2
Setup check
111973 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
111973 5.172000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
111975 5.172000 7.427000 2.255000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]



Hold check
112012 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
112014 0.865000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_147.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]
112016 0.865000 0.201000 1.066000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[3]




Set output delay: 0.473ns max, and -0.177ns min. 
112053 2 2 2
Setup check
112063 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
112063 4.403000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
112065 4.403000 7.412000 3.009000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]



Hold check
112102 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
112104 1.264000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_153.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]
112106 1.264000 0.202000 1.466000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[2]




Set output delay: 0.438ns max, and -0.188ns min. 
112143 2 2 2
Setup check
112153 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
112153 5.224000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
112155 5.224000 7.447000 2.223000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]



Hold check
112192 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
112194 0.849000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_135.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]
112196 0.849000 0.213000 1.062000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[1]




Set output delay: 0.538ns max, and -0.187ns min. 
112233 2 2 2
Setup check
112243 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
112243 4.816000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
112245 4.816000 7.347000 2.531000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]



Hold check
112282 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
112284 0.994000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg4_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]
112286 0.994000 0.212000 1.206000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_din[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_din[0]




Set output delay: 0.607ns max, and -0.136ns min. 
112323 2 2 2
Setup check
112333 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
112333 4.924000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_func_num_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_func_num_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
112335 4.924000 7.278000 2.354000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_func_num u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num



Hold check
112372 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
112374 0.953000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_func_num_reg_syn_6.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_func_num_reg_syn_6.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num
112376 0.953000 0.161000 1.114000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_func_num u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_func_num




Set output delay: 0.571ns max, and -0.097ns min. 
112413 2 2 2
Setup check
112423 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
112423 4.976000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
112425 4.976000 7.314000 2.338000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_active u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active



Hold check
112462 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
112464 0.997000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
u_sgdma_subsys/u_ep_dbi_init_mux/drp_dbi_vfunc_active_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active
112466 0.997000 0.122000 1.119000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_active u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_active




Set output delay: 0.549ns max, and -0.141ns min. 
112503 2 2 2
Setup check
112513 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
112513 4.986000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_282.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_282.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
112515 4.986000 7.336000 2.350000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_num[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]



Hold check
112552 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
112554 0.944000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_282.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg8_syn_282.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]
112556 0.944000 0.166000 1.110000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_num[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[1]




Set output delay: 0.551ns max, and -0.128ns min. 
112593 2 2 2
Setup check
112603 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
112603 5.081000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
112605 5.081000 7.334000 2.253000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_num[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]



Hold check
112642 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
112644 0.915000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg5_syn_12.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]
112646 0.915000 0.153000 1.068000 0 1
u_sgdma_subsys/u_ep_core/drp_dbi_vfunc_num[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_vfunc_num[0]




Set output delay: 0.568ns max, and -0.12ns min. 
112683 2 2 2
Setup check
112693 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
112693 4.849000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
112695 4.849000 7.317000 2.468000 0 1
u_sgdma_subsys/drp_dbi_wr[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]



Hold check
112732 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
112734 1.024000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]
112736 1.024000 0.145000 1.169000 0 1
u_sgdma_subsys/drp_dbi_wr[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[3]




Set output delay: 0.575ns max, and -0.108ns min. 
112773 2 2 2
Setup check
112783 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
112783 4.583000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
112785 4.583000 7.310000 2.727000 0 1
u_sgdma_subsys/drp_dbi_wr[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]



Hold check
112822 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
112824 1.142000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_23.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]
112826 1.142000 0.133000 1.275000 0 1
u_sgdma_subsys/drp_dbi_wr[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[2]




Set output delay: 0.586ns max, and -0.108ns min. 
112863 2 2 2
Setup check
112873 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
112873 4.802000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
112875 4.802000 7.299000 2.497000 0 1
u_sgdma_subsys/drp_dbi_wr[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]



Hold check
112912 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
112914 1.036000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_26.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]
112916 1.036000 0.133000 1.169000 0 1
u_sgdma_subsys/drp_dbi_wr[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[1]




Set output delay: 0.595ns max, and -0.103ns min. 
112953 2 2 2
Setup check
112963 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
112963 4.812000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
112965 4.812000 7.290000 2.478000 0 1
u_sgdma_subsys/drp_dbi_wr[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]



Hold check
113002 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
113004 1.051000 1 1
Timing path: u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
u_sgdma_subsys/u_ep_dbi_init_mux/reg6_syn_20.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]
113006 1.051000 0.128000 1.179000 0 1
u_sgdma_subsys/drp_dbi_wr[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.dbi_wr[0]




Set output delay: 0.671ns max, and -0.139ns min. 
113043 2 2 2
Setup check
113053 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
113053 4.131000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
113055 4.131000 7.239000 3.108000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_ack u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]



Hold check
113092 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
113094 1.366000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]
113096 1.366000 0.139000 1.505000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_ack u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_ack[0]




Set output delay: 0.361ns max, and -0.104ns min. 
113133 2 2 2
Setup check
113143 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
113143 4.435000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
113145 4.435000 7.549000 3.114000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]



Hold check
113182 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
113184 1.499000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_162.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_162.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]
113186 1.499000 0.104000 1.603000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[31] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[31]




Set output delay: 0.236ns max, and -0.171ns min. 
113223 2 2 2
Setup check
113233 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
113233 4.500000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_190.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_190.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
113235 4.500000 7.674000 3.174000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]



Hold check
113272 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
113274 1.363000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_190.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_190.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]
113276 1.363000 0.171000 1.534000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[30] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[30]




Set output delay: 0.258ns max, and -0.161ns min. 
113313 2 2 2
Setup check
113323 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
113323 4.535000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
113325 4.535000 7.652000 3.117000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]



Hold check
113362 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
113364 1.463000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_164.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]
113366 1.463000 0.161000 1.624000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[29] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[29]




Set output delay: 0.282ns max, and -0.153ns min. 
113403 2 2 2
Setup check
113413 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
113413 4.617000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
113415 4.617000 7.628000 3.011000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]



Hold check
113452 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
113454 1.393000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_166.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]
113456 1.393000 0.153000 1.546000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[28] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[28]




Set output delay: 0.248ns max, and -0.161ns min. 
113493 2 2 2
Setup check
113503 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
113503 4.327000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
113505 4.327000 7.662000 3.335000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]



Hold check
113542 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
113544 1.556000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_168.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_168.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]
113546 1.556000 0.161000 1.717000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[27] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[27]




Set output delay: 0.321ns max, and -0.096ns min. 
113583 2 2 2
Setup check
113593 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
113593 4.027000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_192.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_192.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
113595 4.027000 7.589000 3.562000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]



Hold check
113632 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
113634 1.772000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_192.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_192.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]
113636 1.772000 0.096000 1.868000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[26] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[26]




Set output delay: 0.244ns max, and -0.148ns min. 
113673 2 2 2
Setup check
113683 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
113683 4.338000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
113685 4.338000 7.666000 3.328000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]



Hold check
113722 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
113724 1.600000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_170.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]
113726 1.600000 0.148000 1.748000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[25] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[25]




Set output delay: 0.287ns max, and -0.145ns min. 
113763 2 2 2
Setup check
113773 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
113773 4.589000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_172.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_172.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
113775 4.589000 7.623000 3.034000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]



Hold check
113812 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
113814 1.405000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_172.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_172.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]
113816 1.405000 0.145000 1.550000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[24] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[24]




Set output delay: 0.27ns max, and -0.148ns min. 
113853 2 2 2
Setup check
113863 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
113863 3.859000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
113865 3.859000 7.640000 3.781000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]



Hold check
113902 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
113904 1.768000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_174.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_174.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]
113906 1.768000 0.148000 1.916000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[23] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[23]




Set output delay: 0.23ns max, and -0.155ns min. 
113943 2 2 2
Setup check
113953 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
113953 4.687000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_176.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_176.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
113955 4.687000 7.680000 2.993000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]



Hold check
113992 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
113994 1.299000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_176.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_176.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]
113996 1.299000 0.155000 1.454000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[22] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[22]




Set output delay: 0.22ns max, and -0.152ns min. 
114033 2 2 2
Setup check
114043 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
114043 4.136000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_178.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_178.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
114045 4.136000 7.690000 3.554000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]



Hold check
114082 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
114084 1.631000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_178.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_178.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]
114086 1.631000 0.152000 1.783000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[21] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[21]




Set output delay: 0.35ns max, and -0.117ns min. 
114123 2 2 2
Setup check
114133 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
114133 4.158000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_180.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_180.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
114135 4.158000 7.560000 3.402000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]



Hold check
114172 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
114174 1.616000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_180.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_180.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]
114176 1.616000 0.117000 1.733000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[20] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[20]




Set output delay: 0.25ns max, and -0.16ns min. 
114213 2 2 2
Setup check
114223 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
114223 4.573000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
114225 4.573000 7.660000 3.087000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]



Hold check
114262 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
114264 1.368000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_182.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]
114266 1.368000 0.160000 1.528000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[19] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[19]




Set output delay: 0.276ns max, and -0.151ns min. 
114303 2 2 2
Setup check
114313 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
114313 4.002000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_184.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_184.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
114315 4.002000 7.634000 3.632000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]



Hold check
114352 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
114354 1.669000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_184.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_184.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]
114356 1.669000 0.151000 1.820000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[18] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[18]




Set output delay: 0.352ns max, and -0.118ns min. 
114393 2 2 2
Setup check
114403 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
114403 4.574000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_186.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_186.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
114405 4.574000 7.558000 2.984000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]



Hold check
114442 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
114444 1.406000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_186.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_186.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]
114446 1.406000 0.118000 1.524000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[17] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[17]




Set output delay: 0.328ns max, and -0.106ns min. 
114483 2 2 2
Setup check
114493 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
114493 4.374000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
114495 4.374000 7.582000 3.208000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]



Hold check
114532 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
114534 1.462000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_132.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_132.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]
114536 1.462000 0.106000 1.568000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[16] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[16]




Set output delay: 0.331ns max, and -0.088ns min. 
114573 2 2 2
Setup check
114583 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
114583 4.548000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
114585 4.548000 7.579000 3.031000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]



Hold check
114622 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
114624 1.383000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_188.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]
114626 1.383000 0.088000 1.471000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[15] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[15]




Set output delay: 0.265ns max, and -0.152ns min. 
114663 2 2 2
Setup check
114673 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
114673 4.312000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_134.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_134.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
114675 4.312000 7.645000 3.333000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]



Hold check
114712 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
114714 1.539000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_134.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_134.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]
114716 1.539000 0.152000 1.691000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[14] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[14]




Set output delay: 0.187ns max, and -0.154ns min. 
114753 2 2 2
Setup check
114763 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
114763 4.862000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
114765 4.862000 7.723000 2.861000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]



Hold check
114802 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
114804 1.219000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_136.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_136.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]
114806 1.219000 0.154000 1.373000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[13] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[13]




Set output delay: 0.366ns max, and -0.078ns min. 
114843 2 2 2
Setup check
114853 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
114853 4.515000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
114855 4.515000 7.544000 3.029000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]



Hold check
114892 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
114894 1.408000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_138.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]
114896 1.408000 0.078000 1.486000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[12] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[12]




Set output delay: 0.314ns max, and -0.112ns min. 
114933 2 2 2
Setup check
114943 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
114943 4.356000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_140.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_140.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
114945 4.356000 7.596000 3.240000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]



Hold check
114982 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
114984 1.517000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_140.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_140.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]
114986 1.517000 0.112000 1.629000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[11] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[11]




Set output delay: 0.316ns max, and -0.086ns min. 
115023 2 2 2
Setup check
115033 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
115033 4.162000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
115035 4.162000 7.594000 3.432000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]



Hold check
115072 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
115074 1.630000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_142.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]
115076 1.630000 0.086000 1.716000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[10] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[10]




Set output delay: 0.32ns max, and -0.088ns min. 
115113 2 2 2
Setup check
115123 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
115123 4.152000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
115125 4.152000 7.590000 3.438000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]



Hold check
115162 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
115164 1.589000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_144.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]
115166 1.589000 0.088000 1.677000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[9] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[9]




Set output delay: 0.275ns max, and -0.14ns min. 
115203 2 2 2
Setup check
115213 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
115213 4.545000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
115215 4.545000 7.635000 3.090000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]



Hold check
115252 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
115254 1.332000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_146.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]
115256 1.332000 0.140000 1.472000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[8] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[8]




Set output delay: 0.258ns max, and -0.146ns min. 
115293 2 2 2
Setup check
115303 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
115303 4.283000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
115305 4.283000 7.652000 3.369000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]



Hold check
115342 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
115344 1.599000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_148.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]
115346 1.599000 0.146000 1.745000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[7] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[7]




Set output delay: 0.315ns max, and -0.133ns min. 
115383 2 2 2
Setup check
115393 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
115393 3.997000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
115395 3.997000 7.595000 3.598000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]



Hold check
115432 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
115434 1.631000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_150.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]
115436 1.631000 0.133000 1.764000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[6] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[6]




Set output delay: 0.301ns max, and -0.126ns min. 
115473 2 2 2
Setup check
115483 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
115483 4.319000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_152.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_152.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
115485 4.319000 7.609000 3.290000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]



Hold check
115522 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
115524 1.507000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_152.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_152.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]
115526 1.507000 0.126000 1.633000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[5] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[5]




Set output delay: 0.332ns max, and -0.119ns min. 
115563 2 2 2
Setup check
115573 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
115573 4.547000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_154.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_154.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
115575 4.547000 7.578000 3.031000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]



Hold check
115612 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
115614 1.363000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_154.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_154.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]
115616 1.363000 0.119000 1.482000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[4]




Set output delay: 0.322ns max, and -0.128ns min. 
115653 2 2 2
Setup check
115663 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
115663 4.494000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
115665 4.494000 7.588000 3.094000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]



Hold check
115702 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
115704 1.396000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_156.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]
115706 1.396000 0.128000 1.524000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[3]




Set output delay: 0.364ns max, and -0.099ns min. 
115743 2 2 2
Setup check
115753 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
115753 4.714000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
115755 4.714000 7.546000 2.832000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]



Hold check
115792 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
115794 1.274000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_158.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]
115796 1.274000 0.099000 1.373000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[2]




Set output delay: 0.364ns max, and -0.073ns min. 
115833 2 2 2
Setup check
115843 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
115843 4.547000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
115845 4.547000 7.546000 2.999000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]



Hold check
115882 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
115884 1.378000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
u_sgdma_subsys/u_sgdma_ip/u_perf_stat/c2h0_perf_run_d1_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]
115886 1.378000 0.073000 1.451000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[1]




Set output delay: 0.314ns max, and -0.125ns min. 
115923 2 2 2
Setup check
115933 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
115933 4.304000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
115935 4.304000 7.596000 3.292000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]



Hold check
115972 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
115974 1.465000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_160.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]
115976 1.465000 0.125000 1.590000 0 1
u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ext_lbc_din[0]




Set output delay: 0.533ns max, and -0.131ns min. 
116013 2 2 2
Setup check
116023 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
116023 4.273000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
116025 4.273000 7.377000 3.104000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req



Hold check
116062 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
116064 1.328000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req_reg_syn_7.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req_reg_syn_7.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req
116066 1.328000 0.131000 1.459000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_req u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_req




Set output delay: 0.497ns max, and -0.145ns min. 
116103 2 2 2
Setup check
116113 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
116113 4.887000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
116115 4.887000 7.413000 2.526000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]



Hold check
116152 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
116154 1.056000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]
116156 1.056000 0.145000 1.201000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[4] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[4]




Set output delay: 0.497ns max, and -0.139ns min. 
116193 2 2 2
Setup check
116203 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
116203 5.138000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
116205 5.138000 7.413000 2.275000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]



Hold check
116242 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
116244 0.941000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]
116246 0.941000 0.139000 1.080000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[3] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[3]




Set output delay: 0.5ns max, and -0.151ns min. 
116283 2 2 2
Setup check
116293 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
116293 5.141000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
116295 5.141000 7.410000 2.269000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]



Hold check
116332 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
116334 0.933000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]
116336 0.933000 0.151000 1.084000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[2] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[2]




Set output delay: 0.386ns max, and -0.167ns min. 
116373 2 2 2
Setup check
116383 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
116383 5.163000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
116385 5.163000 7.524000 2.361000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]



Hold check
116422 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
116424 0.964000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_30.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]
116426 0.964000 0.167000 1.131000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[1] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[1]




Set output delay: 0.448ns max, and -0.15ns min. 
116463 2 2 2
Setup check
116473 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
116473 5.034000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
116475 5.034000 7.462000 2.428000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]



Hold check
116512 1
Endpoint: u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
116514 1.026000 1 1
Timing path: u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk->u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_27.clk
u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]
116516 1.026000 0.150000 1.176000 0 1
u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_vector[0] u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.ven_msi_vector[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_out_clk (125.0MHz)                         7.855ns     127.307MHz        0.561ns      3527        0.000ns
	  aux_clk (100.0MHz)                             7.954ns     125.723MHz        5.100ns      1106        0.000ns
	  core_clk (125.0MHz)                            6.603ns     151.446MHz        0.000ns         1        0.000ns
	Minimum input arrival time before clock: 8.148ns
	Maximum output required time after clock: 4.644ns
	Maximum combinational path delay: no constraint path
Warning: No clock constraint on 2 clock net(s): 
	u_sgdma_subsys/u_sys_ctrl/aux_clk
	u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2

	Exceptions:
		Check Type:	MAX
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		            143     set_false_path -from [ get_clocks {aux_clk} ] -to [ get_clocks {pll_out_clk} ]  
		           1198     set_false_path -from [ get_clocks {pll_out_clk} ] -to [ get_clocks {aux_clk} ]  

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		            143     set_false_path -from [ get_clocks {aux_clk} ] -to [ get_clocks {pll_out_clk} ]  
		           1198     set_false_path -from [ get_clocks {pll_out_clk} ] -to [ get_clocks {aux_clk} ]  

