vendor_name = ModelSim
source_file = 1, /home/steffanop/GitHub/14064-arquitetura-e-organizacao-de-computadores/projetos/2/mips.v
source_file = 1, /home/steffanop/GitHub/14064-arquitetura-e-organizacao-de-computadores/projetos/2/ula.v
source_file = 1, /home/steffanop/GitHub/14064-arquitetura-e-organizacao-de-computadores/projetos/2/db/mips.cbx.xml
design_name = mips
instance = comp, \out~output , out~output, mips, 1
instance = comp, \in~input , in~input, mips, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
