
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/649.fotonik3d_s-8225B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2903772 heartbeat IPC: 3.4438 cumulative IPC: 3.4438 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5807500 heartbeat IPC: 3.44385 cumulative IPC: 3.44382 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8711219 heartbeat IPC: 3.44386 cumulative IPC: 3.44383 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11614965 heartbeat IPC: 3.44383 cumulative IPC: 3.44383 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14518654 heartbeat IPC: 3.44389 cumulative IPC: 3.44385 (Simulation time: 0 hr 1 min 33 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14518654 (Simulation time: 0 hr 1 min 33 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24515015 heartbeat IPC: 1.00036 cumulative IPC: 1.00036 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 34513885 heartbeat IPC: 1.00011 cumulative IPC: 1.00024 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 44511645 heartbeat IPC: 1.00022 cumulative IPC: 1.00023 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 54511937 heartbeat IPC: 0.999971 cumulative IPC: 1.00017 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64507012 heartbeat IPC: 1.00049 cumulative IPC: 1.00023 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74504637 heartbeat IPC: 1.00024 cumulative IPC: 1.00023 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 84498440 heartbeat IPC: 1.00062 cumulative IPC: 1.00029 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 94497373 heartbeat IPC: 1.00011 cumulative IPC: 1.00027 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 104494882 heartbeat IPC: 1.00025 cumulative IPC: 1.00026 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 114493740 heartbeat IPC: 1.00011 cumulative IPC: 1.00025 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 124488824 heartbeat IPC: 1.00049 cumulative IPC: 1.00027 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 134486289 heartbeat IPC: 1.00025 cumulative IPC: 1.00027 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 144481420 heartbeat IPC: 1.00049 cumulative IPC: 1.00029 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 154479875 heartbeat IPC: 1.00015 cumulative IPC: 1.00028 (Simulation time: 0 hr 6 min 46 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 164479484 heartbeat IPC: 1.00004 cumulative IPC: 1.00026 (Simulation time: 0 hr 7 min 10 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 174477193 heartbeat IPC: 1.00023 cumulative IPC: 1.00026 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 184476028 heartbeat IPC: 1.00012 cumulative IPC: 1.00025 (Simulation time: 0 hr 7 min 58 sec) 
Heartbeat CPU 0 instructions: 230000000 cycles: 194473951 heartbeat IPC: 1.00021 cumulative IPC: 1.00025 (Simulation time: 0 hr 8 min 22 sec) 
Heartbeat CPU 0 instructions: 240000003 cycles: 204472535 heartbeat IPC: 1.00014 cumulative IPC: 1.00024 (Simulation time: 0 hr 8 min 46 sec) 
Heartbeat CPU 0 instructions: 250000000 cycles: 214468706 heartbeat IPC: 1.00038 cumulative IPC: 1.00025 (Simulation time: 0 hr 9 min 10 sec) 
Finished CPU 0 instructions: 200000003 cycles: 199950053 cumulative IPC: 1.00025 (Simulation time: 0 hr 9 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00025 instructions: 200000003 cycles: 199950053
ITLB TOTAL     ACCESS:   28071987  HIT:   28071987  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   28071987  HIT:   28071987  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   35092272	FORWARD:          0	MERGED:    7020285	TO_CACHE:   28071987

DTLB TOTAL     ACCESS:   32238540  HIT:   32191672  MISS:      46868  HIT %:    99.8546  MISS %:   0.145379   MPKI: 0.23434
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   32238540  HIT:   32191672  MISS:      46868  HIT %:    99.8546  MISS %:   0.145379   MPKI: 0.23434
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 89.2959 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.00423416
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   49943428	FORWARD:          0	MERGED:   17702099	TO_CACHE:   32241329

STLB TOTAL     ACCESS:    4119260  HIT:    4091810  MISS:      27450  HIT %:    99.3336  MISS %:   0.666382   MPKI: 0.13725
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:      46868  HIT:      19418  MISS:      27450  HIT %:    41.4313  MISS %:    58.5687   MPKI: 0.13725
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    4072392  HIT:    4072392  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 136.865 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.000881469
STLB MSHR FULL: 0
STLB RQ	ACCESS:   12032962	FORWARD:          0	MERGED:    7913703	TO_CACHE:    4119259

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   57855046  HIT:   55202179  MISS:    2652867  HIT %:    95.4146  MISS %:    4.58537   MPKI: 13.2643
L1D Test counter:          0
L1D LOAD      ACCESS:   35666141  HIT:   35336571  MISS:     565759  HIT %:     99.076  MISS %:   0.924042   MPKI: 1.64785
L1D RFO       ACCESS:   14035016  HIT:   14032383  MISS:       2633  HIT %:    99.9812  MISS %:  0.0187602   MPKI: 0.013165
L1D PREFETCH  ACCESS:    8153889  HIT:    5833225  MISS:    2320664  HIT %:    71.5392  MISS %:    28.4608   MPKI: 11.6033
L1D PREFETCH  REQUESTED:   24298261  ISSUED:   24298261  USEFUL:    2314541  USELESS:       6124
L1D USEFUL LOAD PREFETCHES:    2314541 PREFETCH ISSUED TO LOWER LEVEL:    2582127  ACCURACY: 89.637
L1D TIMELY PREFETCHES:    2314541 LATE PREFETCHES: 261349 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 1356 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 2.82879 MSHR LATE: 1.30674 PQ LATE: 0.00678 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2582015 DIFFERENT FILL-ORIGIN LEVEL: 112
L1D AVERAGE MISS LATENCY: 123.41 cycles
L1D AVERAGE MISS LATENCY LOAD: 26.8185 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 137.241 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.89215
L1D MSHR FULL: 0
L1D RQ	ACCESS:   70165913	FORWARD:          0	MERGED:   34263247	TO_CACHE:   35902332
L1D WQ	ACCESS:   14041096	FORWARD:        334	MERGED:          0	TO_CACHE:   14041096
L1D PQ	ACCESS:   12312167	FORWARD:          0	MERGED:     326073	TO_CACHE:   11986094

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 16635448
L1D ROI Sum of L1D PQ occupancy: 161709396
L1D PREFETCHES PUSHED FROM L2C: 0
404bb2: 54
40452b: 54
404533: 55
405c2a: 100
404b43: 136
405d70: 209
405afe: 433
405cd4: 438
405b0d: 438
404a26: 438
404a74: 438
405b8e: 438
405bdd: 438
404b33: 438
404bb7: 438
404580: 438
404bfc: 438
405bd6: 438
40450c: 438
4043c6: 438
404552: 438
405ac3: 438
404578: 438
404375: 438
40451c: 438
404561: 438
405bc0: 438
405e1a: 438
404ba3: 438
405acd: 438
405d1d: 438
405ce9: 438
405d00: 438
405d16: 438
404be8: 438
405ce0: 438
405d6a: 464
405c30: 491
405d32: 6580
405bf2: 8337
405dec: 71473
405cac: 71778
405cb2: 78064
405df2: 78640
L1I TOTAL     ACCESS:   35092270  HIT:   35092270  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   35092270  HIT:   35092270  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   45637216	FORWARD:          0	MERGED:   10544944	TO_CACHE:   35092272

BTB TOTAL     ACCESS:    3509173  HIT:    3509164  MISS:          9  HIT %:    99.9997  MISS %: 0.000256471   MPKI: 4.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3506545  HIT:    3506542  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    4437851  HIT:    2647944  MISS:    1789907  HIT %:    59.6673  MISS %:    40.3327   MPKI: 8.94953
L2C Test counter:          0
L2C LOAD      ACCESS:      68221  HIT:      27797  MISS:      40424  HIT %:    40.7455  MISS %:    59.2545   MPKI: 0.20212
L2C DATA LOAD MPKI: 0.20212
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       2633  HIT:       1877  MISS:        756  HIT %:    71.2875  MISS %:    28.7125   MPKI: 0.00378
L2C PREFETCH  ACCESS:    2582101  HIT:     836924  MISS:    1745177  HIT %:    32.4125  MISS %:    67.5875   MPKI: 8.72588
L2C DATA PREFETCH MPKI: 8.72588
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1757432  HIT:    1757432  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      27464  HIT:      23914  MISS:       3550  HIT %:     87.074  MISS %:     12.926   MPKI: 0.01775
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1875  USELESS:    1743344
L2C USEFUL LOAD PREFETCHES:       1875 PREFETCH ISSUED TO LOWER LEVEL:    1745179  ACCURACY: 0.107439
L2C TIMELY PREFETCHES:       1875 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 0.20212 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 30 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 192.798 cycles
L2C AVERAGE MISS LATENCY LOAD: 193.169 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 192.847 cycles
L2C AVERAGE MSHR OCCUPANCY: 0.610102
L2C MSHR FULL: 0
L2C RQ	ACCESS:      98318	FORWARD:          0	MERGED:          0	TO_CACHE:      98318
L2C WQ	ACCESS:    1757432	FORWARD:          0	MERGED:          0	TO_CACHE:    1757432
L2C PQ	ACCESS:    2582127	FORWARD:          0	MERGED:          0	TO_CACHE:    2582127

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3550
L2C Data Evicting Data 1782807
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 3550
L2C Dense regions hint from L2: 0
405c2a: 10
405d6a: 16
404a26: 16
404ba3: 17
405d16: 17
405d1d: 17
4043c6: 17
404375: 17
405bdd: 18
404a74: 18
405d00: 18
405c30: 19
405bd6: 19
405acd: 20
405bc0: 20
405ac3: 21
405d70: 30
404bb2: 54
40452b: 54
404533: 55
404b43: 63
404be8: 67
404bfc: 68
40451c: 88
405d32: 89
404578: 101
404580: 101
404552: 106
404561: 111
40450c: 115
404b33: 125
405bf2: 170
405afe: 374
405b0d: 378
405cb2: 9305
405df2: 9485
405dec: 9568
405cac: 9637
PSCL5 TOTAL     ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      27450  HIT:      27450  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      26934  HIT:      26924  MISS:         10  HIT %:    99.9629  MISS %:  0.0371278   MPKI: 5e-05
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      26934  HIT:      26924  MISS:         10  HIT %:    99.9629  MISS %:  0.0371278   MPKI: 5e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      27450  HIT:      27357  MISS:         93  HIT %:    99.6612  MISS %:   0.338798   MPKI: 0.000465
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      27450  HIT:      27357  MISS:         93  HIT %:    99.6612  MISS %:   0.338798   MPKI: 0.000465
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3544092  HIT:    1776430  MISS:    1767662  HIT %:    50.1237  MISS %:    49.8763   MPKI: 8.83831
LLC Test counter:          0
LLC LOAD      ACCESS:      40424  HIT:       1643  MISS:      38781  HIT %:    4.06442  MISS %:    95.9356   MPKI: 0.193905
LLC RFO       ACCESS:        756  HIT:        756  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:    1745179  HIT:      19847  MISS:    1725332  HIT %:    1.13725  MISS %:    98.8628   MPKI: 8.62666
LLC WRITEBACK ACCESS:    1754183  HIT:    1754183  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:       3550  HIT:          1  MISS:       3549  HIT %:   0.028169  MISS %:    99.9718   MPKI: 0.017745
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        275  USELESS:    1725232
LLC USEFUL LOAD PREFETCHES:        275 PREFETCH ISSUED TO LOWER LEVEL:    1725332  ACCURACY: 0.015939
LLC TIMELY PREFETCHES:        275 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 0.193905 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 164.833 cycles
LLC AVERAGE MISS LATENCY LOAD: 170.011 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 164.707 cycles
LLC AVERAGE MSHR OCCUPANCY: 0.261659
LLC MSHR FULL: 0
LLC RQ	ACCESS:      44730	FORWARD:          0	MERGED:          0	TO_CACHE:      44730
LLC WQ	ACCESS:    1754183	FORWARD:          0	MERGED:          0	TO_CACHE:    1754183
LLC PQ	ACCESS:    1745179	FORWARD:          0	MERGED:          0	TO_CACHE:    1745179

LLC Dense regions hint to LLC: 0
404b33: 1
404b43: 2
40451c: 9
404ba3: 9
405c2a: 10
40450c: 10
404a26: 12
405bdd: 13
404375: 13
405bc0: 13
405d16: 13
405acd: 13
404a74: 13
4043c6: 13
405bd6: 13
405d1d: 14
405d00: 14
405ac3: 14
405d6a: 16
405c30: 19
404533: 30
405d70: 30
40452b: 30
404bb2: 37
404bfc: 47
404552: 48
404578: 49
404580: 50
404be8: 51
404561: 51
405d32: 55
405bf2: 74
405cb2: 9305
405df2: 9485
405dec: 9568
405cac: 9637

RAW hits: 3184
Loads Generated: 70169098
Loads sent to L1D: 70165913
Stores Generated: 14041090
Stores sent to L1D: 14041096
Major fault: 0 Minor fault: 34487
Allocated PAGES: 34487
Total Load insts: 87706974
Total Non-spec loads: 8442332
Percentage of speculative loads: 90.3744
L1D response latency: 129.558 cycles
Load retirement latency: 216.539 cycles

CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     112604  ROW_BUFFER_MISS:    1655058
 DBUS_CONGESTED:         93
 WQ ROW_BUFFER_HIT:    1156021  ROW_BUFFER_MISS:     597134  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 2923939
0banks busy for write cycles: 30326
1banks busy for read cycles: 78464341
1banks busy for write cycles: 1759984
2banks busy for read cycles: 54086447
2banks busy for write cycles: 1707216
3banks busy for read cycles: 14770941
3banks busy for write cycles: 1672525
4banks busy for read cycles: 4634561
4banks busy for write cycles: 3276096
5banks busy for read cycles: 752967
5banks busy for write cycles: 2468750
6banks busy for read cycles: 94817
6banks busy for write cycles: 3007633
7banks busy for read cycles: 13129
7banks busy for write cycles: 4400639
8banks busy for read cycles: 7433
8banks busy for write cycles: 25878310

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 52.8048
Branch types
NOT_BRANCH: 196487440 98.2437%
BRANCH_DIRECT_JUMP: 876 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3509611 1.75481%
BRANCH_DIRECT_CALL: 876 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 876 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 34487
