
module instruction_reg (clk, IR, op , rs , rt , rd , first_16 ,first_26,shamt, funct ,move_data);

input [31:0] IR ;
input clk;     
output reg [5:0]  op , funct ;     // 6 bits 
output reg [4:0]  rs , rt , rd , shamt ;   // 5 bits 
output reg [15:0]  first_16  ;     // 16 bits
output reg [25:0]  first_26 ;
output reg [15:0]  move_data;
 
always @ (posedge clk) begin
   op <= IR[31:26];
   rs <= IR[25:21];
   rt <= IR[20:16];
   rd <= IR[15:11];
   first_16 <= IR[15:0];
   first_26 <= IR[25:0];
   funct <= IR[5:0];
   shamt <= IR[10:6];
   move_data<=IR[15:0]; //data of move instructions
   
end 

endmodule

