
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001196                       # Number of seconds simulated
sim_ticks                                  1196470995                       # Number of ticks simulated
final_tick                               449091550635                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207153                       # Simulator instruction rate (inst/s)
host_op_rate                                   264093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36726                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342432                       # Number of bytes of host memory used
host_seconds                                 32578.45                       # Real time elapsed on the host
sim_insts                                  6748733284                       # Number of instructions simulated
sim_ops                                    8603741739                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        11648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        40704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        40320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        21120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        40192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               235008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24704                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        91776                       # Number of bytes written to this memory
system.physmem.bytes_written::total             91776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           91                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          318                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          315                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           90                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          314                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1836                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             717                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  717                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2781513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19470593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1497738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17972855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2888495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9735297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3102457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34020047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3102457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33699104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2781513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9628315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1497738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17651911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2995476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33592122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               196417632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2781513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1497738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2888495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3102457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3102457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2781513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1497738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2995476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20647387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          76705579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               76705579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          76705579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2781513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19470593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1497738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17972855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2888495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9735297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3102457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34020047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3102457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33699104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2781513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9628315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1497738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17651911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2995476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33592122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              273123211                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221320                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196012                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19158                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141603                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13663                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          635                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2303848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1255328                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221320                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151436                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62352                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         34651                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140561                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2659587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.787026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2381573     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41158      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21585      0.81%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40412      1.52%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13502      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37435      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6077      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10489      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107356      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2659587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077136                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437513                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2222906                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       116402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277298                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          321                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42654                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21913                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          420                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1410587                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1757                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42654                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2231838                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          76677                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        15058                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270446                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22908                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407888                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1100                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1852022                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6389151                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6389151                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          373930                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       247976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          255                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9368                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1398667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1301058                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1193                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       266137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       560784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2659587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2087435     78.49%     78.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       190314      7.16%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179295      6.74%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110936      4.17%     96.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58211      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15064      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17525      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          424      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          383      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2659587                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2353     57.83%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           939     23.08%     80.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          777     19.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023594     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10471      0.80%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224891     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42007      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1301058                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453451                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4069                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003127                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5266964                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1665029                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1305127                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1151                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42654                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          37096                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2986                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1398880                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           63                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       247976                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42570                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20303                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282318                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221217                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18739                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263201                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194379                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41984                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446920                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266478                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265935                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           765121                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1690384                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441210                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452631                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       269276                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18844                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2616933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2194554     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166756      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106730      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33288      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55223      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11166      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7199      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6458      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35559      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2616933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35559                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3980311                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2840601                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 209649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.869233                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.869233                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348525                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348525                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5949706                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655785                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486538                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          232907                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       191240                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24823                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        96196                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           89711                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23339                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2235070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1329636                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             232907                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113050                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               291381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70692                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         64398                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139357                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2636334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2344953     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           30825      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37073      1.41%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19750      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22301      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12954      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8855      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22585      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137038      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2636334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081174                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463411                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2216536                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        83566                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           288742                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2377                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45104                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1620721                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45104                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2220523                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21473                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        51768                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           287212                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10246                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1618501                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2291                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2253267                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7533458                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7533458                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1894796                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          358462                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29445                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       153989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1886                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17102                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1614526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1516501                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1688                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       217898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       507456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2636334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575231                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266108                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1997061     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257832      9.78%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       137878      5.23%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95605      3.63%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83135      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42322      1.61%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10649      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6762      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5090      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2636334                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            409     12.18%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1433     42.69%     54.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1515     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1271106     83.82%     83.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23711      1.56%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       138971      9.16%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82528      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1516501                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528538                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3357                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002214                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5674381                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1832874                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1490209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1519858                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3619                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28536                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1918                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45104                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16436                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1428                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1614946                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       153989                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83224                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1492834                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       130664                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23667                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              213157                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          208167                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82493                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520290                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1490297                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1490209                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           887906                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2323698                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519375                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382109                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1112702                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1364833                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       250153                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24803                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2591230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.344625                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2033261     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258941      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108700      4.19%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64841      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44895      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29096      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15485      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12089      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23922      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2591230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1112702                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1364833                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                206755                       # Number of memory references committed
system.switch_cpus1.commit.loads               125449                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            195155                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1230572                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27746                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23922                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4182294                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3275090                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 232902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1112702                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1364833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1112702                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.578620                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.578620                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387804                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387804                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6733802                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2072107                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1512140                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          259750                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       216365                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25279                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102555                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           93022                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           27541                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1179                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2257647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1426486                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             259750                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       120563                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               296345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          71147                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         69904                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           141666                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2669529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.657234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.035945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2373184     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           17846      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           22723      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36211      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           14882      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19475      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           22680      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10626      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          151902      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2669529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090529                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497166                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2244233                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        84861                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           294821                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          190                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         45418                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39247                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1742722                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1278                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         45418                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2247051                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7438                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        70669                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           292146                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6802                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1731039                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           980                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4612                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2418671                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8046369                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8046369                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1992373                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          426298                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          415                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24890                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       163627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          951                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18980                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1687824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1608022                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1979                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       224210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       473843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2669529                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602362                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.323970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1988716     74.50%     74.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       310101     11.62%     86.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       126612      4.74%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        72155      2.70%     93.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        95596      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30340      1.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        29160      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15604      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2669529                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11164     78.70%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1573     11.09%     89.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1449     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1354810     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21764      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          198      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       147797      9.19%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        83453      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1608022                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560436                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14186                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008822                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5901738                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1912471                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1564743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1622208                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1282                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34205                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1694                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         45418                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5609                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1688242                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       163627                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83891                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28876                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1579359                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       145179                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        28663                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              228604                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          222735                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             83425                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550446                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1564783                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1564743                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           937503                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2519474                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545352                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372103                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1158852                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1427763                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       260498                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25285                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2624111                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.544094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2019228     76.95%     76.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       306890     11.70%     88.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       111473      4.25%     92.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        55099      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        50644      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21318      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21084      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10040      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28335      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2624111                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1158852                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1427763                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211619                       # Number of memory references committed
system.switch_cpus2.commit.loads               129422                       # Number of loads committed
system.switch_cpus2.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            206894                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1285484                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        29462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28335                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4284024                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3421946                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 199707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1158852                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1427763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1158852                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.475930                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.475930                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403889                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403889                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7104213                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2188775                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1610229                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          224436                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       202218                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        13466                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        93694                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           78193                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12156                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          613                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2361805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1409248                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             224436                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        90349                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               277664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          42817                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51952                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           137228                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        13336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2720453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.608431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.941053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2442789     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9497      0.35%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20195      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            8313      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           45482      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           40927      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7803      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16574      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          128873      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2720453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491158                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2348368                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        65876                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           276442                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          951                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         28807                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19746                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1651623                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         28807                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2351523                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          44113                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13318                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           274312                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8371                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1649161                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3091                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           72                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1941347                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7762907                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7762907                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1685221                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          256108                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          196                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            23419                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       387797                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       194822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1832                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9450                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1643248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1569158                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1133                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       147180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       358561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2720453                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576800                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.374972                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2163566     79.53%     79.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       166354      6.11%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       137110      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        58856      2.16%     92.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74965      2.76%     95.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        72770      2.67%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        41525      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3300      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2007      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2720453                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3938     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         30910     86.46%     97.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          903      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       985516     62.81%     62.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        13549      0.86%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       375940     23.96%     87.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       194061     12.37%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1569158                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.546891                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              35751                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022784                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5895653                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1790688                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1553755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1604909                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2814                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        18741                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1929                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         28807                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          39824                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1996                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1643450                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       387797                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       194822                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         7109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        15465                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1556824                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       374470                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        12334                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              568486                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          203749                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            194016                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.542592                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1553894                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1553755                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           839877                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1655444                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.541522                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507342                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1253084                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1472308                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       171327                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        13517                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2691646                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.546992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.369720                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2157542     80.16%     80.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       194980      7.24%     87.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91354      3.39%     90.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        90595      3.37%     94.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        24179      0.90%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       105481      3.92%     98.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7858      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5690      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        13967      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2691646                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1253084                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1472308                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                561941                       # Number of memory references committed
system.switch_cpus3.commit.loads               369053                       # Number of loads committed
system.switch_cpus3.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            194404                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1309094                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        13967                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4321301                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3316103                       # The number of ROB writes
system.switch_cpus3.timesIdled                  53495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 148783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1253084                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1472308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1253084                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.289740                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.289740                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.436731                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.436731                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7692938                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1806788                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1960691                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          224047                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       201713                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13581                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        90000                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78220                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12174                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          625                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2359262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1406372                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             224047                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        90394                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               277212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43310                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         53004                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           137149                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2718873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.607568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.939718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2441661     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9581      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20235      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8211      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           45430      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40711      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7851      0.29%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16710      0.61%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128483      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2718873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078086                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490156                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2345763                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        66971                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           276024                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          936                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29170                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19856                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1648419                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29170                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2348860                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          43591                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15131                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273913                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8199                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1646009                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3085                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1938337                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7748181                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7748181                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1680782                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          257541                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            23010                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       386143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       194037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1785                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9398                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1640452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1565594                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1049                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       148826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       362221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2718873                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575825                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.373198                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2162468     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       166668      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       136961      5.04%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59003      2.17%     92.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74762      2.75%     95.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        72411      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        41314      1.52%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3280      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2006      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2718873                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3943     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         30749     86.34%     97.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          921      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       984416     62.88%     62.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13593      0.87%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       374215     23.90%     87.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       193278     12.35%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1565594                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.545648                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              35613                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022747                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5886723                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1789545                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1550255                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1601207                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2831                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        19017                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2109                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29170                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          39244                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2012                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1640662                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       386143                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       194037                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          110                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15534                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1553363                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       372798                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12231                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              566031                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203356                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            193233                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.541386                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1550395                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1550255                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           837958                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1652924                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.540302                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506955                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1248838                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1467483                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       173369                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13645                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2689703                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.545593                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.367765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2157097     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       194469      7.23%     87.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91245      3.39%     90.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        90221      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24220      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       105046      3.91%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7900      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5689      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13816      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2689703                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1248838                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1467483                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                559046                       # Number of memory references committed
system.switch_cpus4.commit.loads               367123                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            193825                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1304848                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        13816                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4316726                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3310897                       # The number of ROB writes
system.switch_cpus4.timesIdled                  53507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 150363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1248838                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1467483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1248838                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.297525                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.297525                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.435251                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.435251                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7673721                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1803173                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1955308                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          259611                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       216246                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        25368                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       102269                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           92833                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           27596                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1189                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2257407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1426018                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             259611                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       120429                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               296244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          71406                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         69693                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           141731                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2669146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.657159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.035919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2372902     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           17890      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           22625      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36215      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           14859      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19515      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           22631      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10602      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          151907      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2669146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090481                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497003                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2244098                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        84571                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           294708                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45588                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        39248                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1742121                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45588                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2246908                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           7347                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        70528                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           292040                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6730                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1730348                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           934                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2417814                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      8043229                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      8043229                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1990185                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          427626                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            24603                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       163634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        83812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          966                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        18975                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1687625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1607312                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1988                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       225839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       477192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2669146                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.602182                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.324001                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1988834     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       309698     11.60%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       126719      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        71912      2.69%     93.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        95579      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        30346      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        29244      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        15582      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1232      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2669146                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          11178     78.77%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1567     11.04%     89.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1445     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1354244     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21754      1.35%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       147770      9.19%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        83347      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1607312                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560188                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              14190                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008828                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5899948                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1913901                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1563778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1621502                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1258                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        34365                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1724                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45588                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           5554                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          720                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1688043                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       163634                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        83812                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        14450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        29007                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1578472                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       145035                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        28840                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              228348                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          222606                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             83313                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550137                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1563818                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1563778                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           936774                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2517665                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545015                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372080                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1157557                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1426118                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       261943                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        25376                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2623558                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543582                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.362901                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2019363     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       306560     11.68%     88.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       111233      4.24%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        55058      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        50646      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21322      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21132      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10020      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28224      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2623558                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1157557                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1426118                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211357                       # Number of memory references committed
system.switch_cpus5.commit.loads               129269                       # Number of loads committed
system.switch_cpus5.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            206636                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1283986                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        29412                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28224                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4283382                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3421718                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 200090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1157557                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1426118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1157557                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.478700                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.478700                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.403437                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.403437                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7099632                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2187467                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1609451                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          233341                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191135                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24663                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        95207                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           89171                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23578                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1086                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2236176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1334946                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             233341                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       112749                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               292119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          70928                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         64238                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139393                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2638385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.974901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2346266     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           31144      1.18%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           36367      1.38%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           19751      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22273      0.84%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13024      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8668      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           22915      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          137977      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2638385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081325                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465262                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2217307                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        83747                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           289573                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2279                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45470                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        37886                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          382                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1628487                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2115                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45470                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2221240                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          18263                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        55299                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           287979                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        10126                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1626290                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          2215                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2261779                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7571209                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7571209                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1898936                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          362839                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          431                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          246                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            29481                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       155864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        84154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2001                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17409                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1622284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1523741                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2170                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       222026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       516183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2638385                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577528                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268948                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1997539     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257159      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       138613      5.25%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        95783      3.63%     94.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83777      3.18%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        43070      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        10598      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6807      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         5039      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2638385                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            412     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1599     45.32%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1517     43.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1275855     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23900      1.57%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       140525      9.22%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        83276      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1523741                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.531062                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3528                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002315                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5691565                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1844776                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1496581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1527269                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3795                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30121                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2668                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45470                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          13185                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1380                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1622719                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       155864                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        84154                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          246                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27903                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1499845                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131858                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        23896                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              215081                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          208851                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             83223                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.522733                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1496675                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1496581                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           890980                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2333782                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.521596                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1115109                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1367867                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254864                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24670                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2592915                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527540                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.346606                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2034072     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       259312     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       108951      4.20%     92.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        64911      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44724      1.72%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        29206      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        15441      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        12036      0.46%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24262      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2592915                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1115109                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1367867                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                207227                       # Number of memory references committed
system.switch_cpus6.commit.loads               125742                       # Number of loads committed
system.switch_cpus6.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            195603                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1233317                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        27820                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24262                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4191384                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3290943                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 230851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1115109                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1367867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1115109                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.573054                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.573054                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.388643                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.388643                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6764614                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2079808                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1518689                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2869236                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          224004                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       201715                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13744                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        90539                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           78079                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12204                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          599                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2359417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1405202                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             224004                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90283                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               277172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          43507                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         52298                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           137306                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2718322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.607357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.939321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2441150     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9564      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20405      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8237      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45362      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40741      1.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7820      0.29%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16510      0.61%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          128533      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2718322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078071                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.489748                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2346307                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        65901                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           275971                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          926                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         29208                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19813                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1647357                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         29208                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2349341                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          43469                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        14324                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           273937                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8034                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1645031                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3008                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3121                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           81                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1938800                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7742582                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7742582                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1679586                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          259208                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22496                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       385816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       193623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1765                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9109                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1639267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1564739                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1035                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       148923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       361518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2718322                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575627                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.372811                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2162121     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       166633      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136813      5.03%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59242      2.18%     92.88% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74610      2.74%     95.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        72374      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        41236      1.52%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3316      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1977      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2718322                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3918     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30695     86.40%     97.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          914      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       984607     62.92%     62.92% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13562      0.87%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       373628     23.88%     87.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       192850     12.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1564739                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.545350                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              35527                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022705                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5884362                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1788455                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1548827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1600266                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2738                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        19210                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1955                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         29208                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          39218                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2014                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1639473                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       385816                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       193623                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15771                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1551856                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       372069                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12883                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              564874                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          203250                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            192805                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.540860                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1548955                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1548827                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           837479                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1651960                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.539805                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.506961                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1247694                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1466183                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       173473                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13800                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2689114                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.545229                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.367247                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2156731     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       194559      7.24%     87.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91219      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        90184      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24226      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       104805      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7887      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5641      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13862      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2689114                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1247694                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1466183                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                558266                       # Number of memory references committed
system.switch_cpus7.commit.loads               366603                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            193669                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1303704                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13862                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4314895                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3308542                       # The number of ROB writes
system.switch_cpus7.timesIdled                  53576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 150914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1247694                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1466183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1247694                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.299631                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.299631                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.434852                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.434852                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7664870                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1803226                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1953067                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l2.replacements                           1836                       # number of replacements
system.l2.tagsinuse                      32763.072329                       # Cycle average of tags in use
system.l2.total_refs                          1377587                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34600                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.814653                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           452.492426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.474039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     91.933682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.818143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     92.800343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.647916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     47.638342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.733420                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    163.616259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.748364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    157.506492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     18.156330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     47.480770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.818206                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     90.352008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.804116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    159.379344                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4571.926614                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3732.068792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2244.036088                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4920.333381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4917.782534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2263.546009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3746.031244                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4901.947464                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013809                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001454                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004993                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.004807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001449                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002757                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.004864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.139524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.113894                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.068483                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.150157                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.150079                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.069078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.114320                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.149596                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999850                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          618                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3914                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1482                       # number of Writeback hits
system.l2.Writeback_hits::total                  1482                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          621                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3932                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          446                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          357                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          624                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          617                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          357                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          445                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          621                       # number of overall hits
system.l2.overall_hits::total                    3932                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          182                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          167                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           91                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          318                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          315                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           90                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          314                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1832                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           91                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          315                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          314                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1836                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          182                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          168                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           91                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          318                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          315                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           90                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          314                       # number of overall misses
system.l2.overall_misses::total                  1836                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3913404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27340911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2226525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     25285735                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4178172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     14054643                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4409604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     48526981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4440111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     47708763                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3832148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13779940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2016511                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     24382727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4279564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     47511262                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       277887001                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       130871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       433787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        564658                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3913404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27340911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2226525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     25416606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4178172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     14054643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4409604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     48526981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4440111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     47708763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3832148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13779940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2016511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     24816514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4279564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     47511262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        278451659                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3913404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27340911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2226525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     25416606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4178172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     14054643                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4409604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     48526981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4440111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     47708763                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3832148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13779940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2016511                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     24816514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4279564                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     47511262                       # number of overall miss cycles
system.l2.overall_miss_latency::total       278451659                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5746                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1482                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1482                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          942                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5768                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          942                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5768                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.272431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.204494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.338658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.339074                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.202703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.266886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.336910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.318830                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181818                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.284820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.273616                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.203125                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.337580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.337983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.201342                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.270492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.335829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318308                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.284820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.273616                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.203125                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.337580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.337983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.201342                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.270492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.335829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318308                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150515.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150224.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159037.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151411.586826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154747.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 154446.626374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152055.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152600.569182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153107.275862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151456.390476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147390.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 153110.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 144036.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150510.660494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152841.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151309.751592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151685.044214                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       130871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 144595.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141164.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150515.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150224.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159037.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151289.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154747.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 154446.626374                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152055.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152600.569182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153107.275862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151456.390476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147390.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 153110.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 144036.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150403.115152                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152841.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151309.751592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151662.123638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150515.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150224.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159037.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151289.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154747.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 154446.626374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152055.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152600.569182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153107.275862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151456.390476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147390.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 153110.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 144036.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150403.115152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152841.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151309.751592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151662.123638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  717                       # number of writebacks
system.l2.writebacks::total                       717                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           91                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1832                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1836                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2401344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     16736522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1412630                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15554874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2610763                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      8755391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2723869                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     30013554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2752593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     29368461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2320049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8537062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1201453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     14943938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2647384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     29234468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    171214355                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        72946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       259630                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       332576                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2401344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     16736522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1412630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     15627820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2610763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8755391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2723869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     30013554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2752593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     29368461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2320049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8537062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1201453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     15203568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2647384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     29234468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    171546931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2401344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     16736522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1412630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     15627820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2610763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8755391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2723869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     30013554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2752593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     29368461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2320049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8537062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1201453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     15203568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2647384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     29234468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    171546931                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.338658                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.339074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.202703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.336910                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.318830                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.284820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.273616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.203125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.337580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.337983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.201342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.270492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.335829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.284820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.273616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.203125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.337580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.337983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.201342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.270492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.335829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318308                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92359.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91958.912088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100902.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93142.958084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96694.925926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96213.087912                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93926.517241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94382.245283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        94917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93233.209524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89232.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94856.244444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 85818.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92246.530864                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94549.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93103.401274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93457.617358                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        72946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 86543.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        83144                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92359.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91958.912088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100902.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93022.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96694.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 96213.087912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93926.517241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94382.245283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        94917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93233.209524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89232.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94856.244444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 85818.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92142.836364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94549.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93103.401274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93435.147603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92359.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91958.912088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100902.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93022.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96694.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 96213.087912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93926.517241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94382.245283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        94917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93233.209524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89232.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94856.244444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 85818.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92142.836364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94549.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93103.401274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93435.147603                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.473154                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172725                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.391697                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.737857                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735297                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844127                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869348                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140528                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140528                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140528                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140528                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140528                       # number of overall hits
system.cpu0.icache.overall_hits::total         140528                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5118095                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5118095                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5118095                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5118095                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5118095                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5118095                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140561                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155093.787879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155093.787879                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155093.787879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155093.787879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155093.787879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155093.787879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4310330                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4310330                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4310330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4310330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4310330                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4310330                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159641.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159641.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159641.851852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159641.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159641.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159641.851852                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130864                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191207.669274                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.178554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.821446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606166                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393834                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201191                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241860                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2125                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2140                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2140                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    212961117                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    212961117                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1267599                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1267599                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    214228716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    214228716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    214228716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    214228716                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244000                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010452                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010452                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008770                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008770                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008770                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008770                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100216.996235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100216.996235                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84506.600000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84506.600000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100106.876636                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100106.876636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100106.876636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100106.876636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu0.dcache.writebacks::total               91                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1489                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1501                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1501                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     59273810                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     59273810                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     59466110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59466110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     59466110                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59466110                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93197.814465                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93197.814465                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93061.205008                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93061.205008                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93061.205008                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93061.205008                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817431                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845324368                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs                   1704283                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817431                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022143                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139340                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139340                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139340                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139340                       # number of overall hits
system.cpu1.icache.overall_hits::total         139340                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2767318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2767318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2767318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2767318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2767318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2767318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139357                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139357                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139357                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139357                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139357                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139357                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162783.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162783.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162783.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162783.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162783.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162783.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2389889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2389889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2389889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2389889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2389889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2389889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 170706.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 170706.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 170706.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 170706.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 170706.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 170706.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   614                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132975101                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              152844.943678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.620951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.379049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.689926                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.310074                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95659                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95659                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       176481                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          176481                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       176481                       # number of overall hits
system.cpu1.dcache.overall_hits::total         176481                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2055                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2055                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2140                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    242600531                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    242600531                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9907601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9907601                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    252508132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    252508132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    252508132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    252508132                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       178621                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       178621                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       178621                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       178621                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021031                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011981                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011981                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011981                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118053.786375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118053.786375                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 116560.011765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116560.011765                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117994.454206                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117994.454206                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117994.454206                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117994.454206                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu1.dcache.writebacks::total              236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1442                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          614                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56447196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56447196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       139171                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       139171                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56586367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56586367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56586367                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56586367                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92083.517129                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92083.517129                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       139171                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       139171                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92160.206840                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92160.206840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92160.206840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92160.206840                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.630922                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847782203                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751616.121901                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.630922                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031460                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760626                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       141628                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         141628                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       141628                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          141628                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       141628                       # number of overall hits
system.cpu2.icache.overall_hits::total         141628                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6132390                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6132390                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6132390                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6132390                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6132390                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6132390                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       141666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       141666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       141666                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       141666                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       141666                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       141666                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161378.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161378.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161378.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161378.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161378.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161378.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4817962                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4817962                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4817962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4817962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4817962                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4817962                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 166136.620690                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 166136.620690                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 166136.620690                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 166136.620690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 166136.620690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 166136.620690                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   448                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123769542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   704                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              175809.008523                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   150.485915                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   105.514085                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.587836                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.412164                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       111244                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         111244                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81783                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81783                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          205                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       193027                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          193027                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       193027                       # number of overall hits
system.cpu2.dcache.overall_hits::total         193027                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1149                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1157                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1157                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1157                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1157                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    109906137                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    109906137                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       751413                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       751413                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    110657550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    110657550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    110657550                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    110657550                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       112393                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       112393                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        81791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        81791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       194184                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       194184                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       194184                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       194184                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010223                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010223                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005958                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005958                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005958                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005958                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95653.731070                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95653.731070                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93926.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93926.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95641.789110                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95641.789110                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95641.789110                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95641.789110                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu2.dcache.writebacks::total              102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          704                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          709                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          709                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          709                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          709                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          448                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     38881934                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     38881934                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     39090381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     39090381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     39090381                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     39090381                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003959                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003959                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002307                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002307                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002307                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002307                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87375.132584                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87375.132584                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69482.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69482.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87255.314732                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87255.314732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87255.314732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87255.314732                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               569.773213                       # Cycle average of tags in use
system.cpu3.icache.total_refs               868085143                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1514982.797557                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.688866                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.084347                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045976                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867122                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.913098                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       137185                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         137185                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       137185                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          137185                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       137185                       # number of overall hits
system.cpu3.icache.overall_hits::total         137185                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6770413                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6770413                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6770413                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6770413                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6770413                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6770413                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       137228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       137228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       137228                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       137228                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       137228                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       137228                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000313                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000313                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157451.465116                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157451.465116                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157451.465116                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157451.465116                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157451.465116                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157451.465116                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5116998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5116998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5116998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5116998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5116998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5116998                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170566.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170566.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170566.600000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170566.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170566.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170566.600000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   942                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               332282269                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1198                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              277364.164441                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   106.734986                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   149.265014                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.416934                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.583066                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       353547                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         353547                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       192682                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        192682                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           94                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       546229                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          546229                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       546229                       # number of overall hits
system.cpu3.dcache.overall_hits::total         546229                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3294                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3304                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3304                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3304                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3304                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    363088736                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    363088736                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       887758                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       887758                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    363976494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    363976494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    363976494                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    363976494                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       356841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       356841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       192692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       192692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       549533                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       549533                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       549533                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       549533                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009231                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006012                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006012                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006012                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006012                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110227.302975                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110227.302975                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88775.800000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88775.800000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110162.377119                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110162.377119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110162.377119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110162.377119                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu3.dcache.writebacks::total              238                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2355                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2355                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2362                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2362                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2362                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2362                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          942                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          942                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95158967                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95158967                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       248256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       248256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95407223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95407223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95407223                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95407223                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001714                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001714                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001714                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001714                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101340.752929                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101340.752929                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        82752                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        82752                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101281.553079                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101281.553079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101281.553079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101281.553079                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               570.745423                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868085062                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1514982.656195                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.703764                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.041659                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046000                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868657                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.914656                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       137104                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         137104                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       137104                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          137104                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       137104                       # number of overall hits
system.cpu4.icache.overall_hits::total         137104                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7103340                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7103340                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7103340                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7103340                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7103340                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7103340                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       137149                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       137149                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       137149                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       137149                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       137149                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       137149                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       157852                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       157852                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       157852                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       157852                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       157852                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       157852                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5144844                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5144844                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5144844                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5144844                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5144844                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5144844                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 171494.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 171494.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 171494.800000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 171494.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 171494.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 171494.800000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332279658                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279696.681818                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.585587                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.414413                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.416350                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.583650                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       351899                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         351899                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       191717                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        191717                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           96                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       543616                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          543616                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       543616                       # number of overall hits
system.cpu4.dcache.overall_hits::total         543616                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3237                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3237                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3247                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3247                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3247                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3247                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    359096243                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    359096243                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       840782                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       840782                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    359937025                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    359937025                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    359937025                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    359937025                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       355136                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       355136                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       191727                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       191727                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       546863                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       546863                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       546863                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       546863                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009115                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009115                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005938                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005938                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110934.891257                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110934.891257                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84078.200000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84078.200000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110852.178934                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110852.178934                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110852.178934                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110852.178934                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          239                       # number of writebacks
system.cpu4.dcache.writebacks::total              239                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2308                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2308                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2315                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2315                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2315                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2315                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     93841720                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     93841720                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       232662                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       232662                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     94074382                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     94074382                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     94074382                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     94074382                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001704                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001704                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001704                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001704                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 101013.692142                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 101013.692142                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        77554                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        77554                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 100938.178112                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 100938.178112                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 100938.178112                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 100938.178112                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               474.139490                       # Cycle average of tags in use
system.cpu5.icache.total_refs               847782268                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1755242.790890                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    19.139490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030672                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.759839                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       141693                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         141693                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       141693                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          141693                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       141693                       # number of overall hits
system.cpu5.icache.overall_hits::total         141693                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.cpu5.icache.overall_misses::total           38                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5918929                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5918929                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5918929                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5918929                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5918929                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5918929                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       141731                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       141731                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       141731                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       141731                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       141731                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       141731                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155761.289474                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155761.289474                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155761.289474                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155761.289474                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155761.289474                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155761.289474                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4528811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4528811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4528811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4528811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4528811                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4528811                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161743.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161743.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161743.250000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161743.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161743.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161743.250000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   447                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               123769365                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176058.840683                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   150.395048                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   105.604952                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.587481                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.412519                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       111176                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         111176                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        81674                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         81674                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          205                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          200                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       192850                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          192850                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       192850                       # number of overall hits
system.cpu5.dcache.overall_hits::total         192850                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1124                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1124                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1132                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1132                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1132                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1132                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    108146454                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    108146454                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       750040                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       750040                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    108896494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    108896494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    108896494                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    108896494                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       112300                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       112300                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        81682                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        81682                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       193982                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       193982                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       193982                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       193982                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010009                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010009                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005836                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005836                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005836                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005836                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96215.706406                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96215.706406                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        93755                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        93755                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96198.316254                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96198.316254                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96198.316254                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96198.316254                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu5.dcache.writebacks::total              102                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          680                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          680                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          685                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          685                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          685                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          685                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          444                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          447                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     38544616                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     38544616                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208244                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208244                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     38752860                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     38752860                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     38752860                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     38752860                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002304                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002304                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002304                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002304                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86812.198198                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86812.198198                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69414.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69414.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86695.436242                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86695.436242                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86695.436242                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86695.436242                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.817478                       # Cycle average of tags in use
system.cpu6.icache.total_refs               845324404                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1704283.072581                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.817478                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022143                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139376                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139376                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139376                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139376                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139376                       # number of overall hits
system.cpu6.icache.overall_hits::total         139376                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           17                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           17                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           17                       # number of overall misses
system.cpu6.icache.overall_misses::total           17                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2519424                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2519424                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2519424                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2519424                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2519424                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2519424                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139393                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139393                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139393                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139393                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 148201.411765                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 148201.411765                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 148201.411765                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 148201.411765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 148201.411765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 148201.411765                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2202134                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2202134                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2202134                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2202134                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2202134                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2202134                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157295.285714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157295.285714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157295.285714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157295.285714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157295.285714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157295.285714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   610                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               132976262                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   866                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              153552.265589                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   175.982355                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    80.017645                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.687431                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.312569                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96616                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96616                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        81018                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         81018                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          201                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          201                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       177634                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          177634                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       177634                       # number of overall hits
system.cpu6.dcache.overall_hits::total         177634                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2047                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2047                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2115                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2115                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2115                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2115                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    241159517                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    241159517                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     10827615                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     10827615                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    251987132                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    251987132                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    251987132                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    251987132                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        98663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        98663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        81086                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        81086                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       179749                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       179749                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       179749                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       179749                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.020747                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020747                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000839                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000839                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011766                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011766                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011766                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011766                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 117811.195408                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 117811.195408                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 159229.632353                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 159229.632353                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 119142.852009                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 119142.852009                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 119142.852009                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 119142.852009                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu6.dcache.writebacks::total              233                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1440                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1440                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           65                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1505                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1505                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1505                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1505                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          607                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          610                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          610                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     55689144                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     55689144                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       458687                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       458687                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56147831                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56147831                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     56147831                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     56147831                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006152                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006152                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003394                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003394                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91744.883031                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91744.883031                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 152895.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 152895.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92045.624590                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92045.624590                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92045.624590                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92045.624590                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               569.801357                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868085221                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1517631.505245                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.760282                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.041075                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.044488                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868656                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.913143                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       137263                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         137263                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       137263                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          137263                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       137263                       # number of overall hits
system.cpu7.icache.overall_hits::total         137263                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6492054                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6492054                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6492054                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6492054                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6492054                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6492054                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       137306                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       137306                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       137306                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       137306                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       137306                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       137306                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       150978                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       150978                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       150978                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       150978                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       150978                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       150978                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4803143                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4803143                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4803143                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4803143                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4803143                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4803143                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165625.620690                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165625.620690                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165625.620690                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165625.620690                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165625.620690                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165625.620690                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   935                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332278789                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1191                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              278991.426532                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.639222                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.360778                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.416559                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.583441                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       351289                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         351289                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       191458                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        191458                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           96                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       542747                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          542747                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       542747                       # number of overall hits
system.cpu7.dcache.overall_hits::total         542747                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3231                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3231                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            9                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3240                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3240                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3240                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3240                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    356593109                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    356593109                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       933777                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       933777                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    357526886                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    357526886                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    357526886                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    357526886                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       354520                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       354520                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       191467                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       191467                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       545987                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       545987                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       545987                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       545987                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009114                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009114                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000047                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005934                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005934                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005934                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005934                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110366.174249                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110366.174249                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data       103753                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total       103753                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110347.804321                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110347.804321                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110347.804321                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110347.804321                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu7.dcache.writebacks::total              241                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2299                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2299                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2305                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2305                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2305                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2305                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          932                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          935                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          935                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          935                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          935                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     93891689                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     93891689                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       278201                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       278201                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     94169890                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     94169890                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     94169890                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     94169890                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001712                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001712                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001712                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001712                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100742.155579                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100742.155579                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 92733.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 92733.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100716.459893                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100716.459893                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100716.459893                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100716.459893                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
