Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jun  4 19:08:53 2023
| Host             : robertPC running 64-bit major release  (build 9200)
| Command          : report_power -file EmbeddedTestFramework_wrapper_power_routed.rpt -pb EmbeddedTestFramework_wrapper_power_summary_routed.pb -rpx EmbeddedTestFramework_wrapper_power_routed.rpx
| Design           : EmbeddedTestFramework_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.883        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.759        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.3         |
| Junction Temperature (C) | 46.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        6 |       --- |             --- |
| Slice Logic              |     0.024 |    14076 |       --- |             --- |
|   LUT as Logic           |     0.021 |     4676 |     17600 |           26.57 |
|   Register               |     0.002 |     6782 |     35200 |           19.27 |
|   CARRY4                 |    <0.001 |      252 |      4400 |            5.73 |
|   LUT as Distributed RAM |    <0.001 |       88 |      6000 |            1.47 |
|   F7/F8 Muxes            |    <0.001 |      120 |     17600 |            0.68 |
|   LUT as Shift Register  |    <0.001 |      246 |      6000 |            4.10 |
|   Others                 |     0.000 |      668 |       --- |             --- |
| Signals                  |     0.032 |    10334 |       --- |             --- |
| Block RAM                |     0.015 |        8 |        60 |           13.33 |
| MMCM                     |     0.128 |        1 |         2 |           50.00 |
| I/O                      |     0.003 |       28 |       100 |           28.00 |
| PS7                      |     1.511 |        1 |       --- |             --- |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     1.883 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.116 |      0.008 |
| Vccaux    |       1.800 |     0.080 |       0.071 |      0.009 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.710 |      0.033 |
| Vccpaux   |       1.800 |     0.060 |       0.049 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                      | Domain                                                                                               | Constraint (ns) |
+--------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                 | EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                             |             5.0 |
| clk_out1_EmbeddedTestFramework_clk_wiz_0_0 | EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0 |            39.7 |
| clkfbout_EmbeddedTestFramework_clk_wiz_0_0 | EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkfbout_EmbeddedTestFramework_clk_wiz_0_0 |            56.0 |
| sys_clock                                  | sys_clock                                                                                            |             8.0 |
+--------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| EmbeddedTestFramework_wrapper                                                      |     1.758 |
|   EmbeddedTestFramework_i                                                          |     1.756 |
|     ClockDivider                                                                   |     0.002 |
|       U0                                                                           |     0.002 |
|         ClockDivider_v1_0_S00_AXI_inst                                             |     0.002 |
|     DUT_0                                                                          |     0.000 |
|     GatedClockEnable_0                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|     Injector                                                                       |     0.010 |
|       U0                                                                           |     0.010 |
|         TestMultiReg_v1_0_S00_AXI_inst                                             |     0.010 |
|           fifo_inst                                                                |     0.008 |
|             xpm_fifo_async_inst                                                    |     0.008 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                 |     0.008 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                      |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                          |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                          |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                      |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                    |     0.004 |
|                 rdp_inst                                                           |    <0.001 |
|                 rdpp1_inst                                                         |    <0.001 |
|                 rst_d1_inst                                                        |    <0.001 |
|                 wrp_inst                                                           |    <0.001 |
|                 wrpp1_inst                                                         |    <0.001 |
|                 wrpp2_inst                                                         |    <0.001 |
|                 xpm_fifo_rst_inst                                                  |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                          |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                          |    <0.001 |
|     Interrupt_Injector                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|         InterruptMultiReg_v1_0_S_AXI_INTR_inst                                     |    <0.001 |
|     Interrupt_Sampler                                                              |    <0.001 |
|       U0                                                                           |    <0.001 |
|         InterruptMultiReg_v1_0_S_AXI_INTR_inst                                     |    <0.001 |
|     Sampler                                                                        |     0.009 |
|       U0                                                                           |     0.009 |
|         TestSampler_v1_0_S00_AXI_inst                                              |     0.009 |
|           fifo_inst                                                                |     0.007 |
|             xpm_fifo_async_inst                                                    |     0.007 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                 |     0.007 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                      |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                          |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                          |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                      |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                    |     0.004 |
|                 rdp_inst                                                           |    <0.001 |
|                 rdpp1_inst                                                         |    <0.001 |
|                 rst_d1_inst                                                        |    <0.001 |
|                 wrp_inst                                                           |    <0.001 |
|                 wrpp1_inst                                                         |    <0.001 |
|                 wrpp2_inst                                                         |    <0.001 |
|                 xpm_fifo_rst_inst                                                  |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                          |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                          |    <0.001 |
|     Trigger                                                                        |     0.002 |
|       U0                                                                           |     0.002 |
|         AXITrigger_v1_0_S00_AXI_inst                                               |     0.002 |
|     VGASubsection                                                                  |     0.138 |
|       BRAMController                                                               |     0.004 |
|         U0                                                                         |     0.004 |
|           gext_inst.abcv4_0_ext_inst                                               |     0.004 |
|             GEN_AXI4.I_FULL_AXI                                                    |     0.004 |
|               GEN_ARB.I_SNG_PORT                                                   |    <0.001 |
|               I_RD_CHNL                                                            |     0.003 |
|                 I_WRAP_BRST                                                        |    <0.001 |
|               I_WR_CHNL                                                            |    <0.001 |
|                 BID_FIFO                                                           |    <0.001 |
|                 I_WRAP_BRST                                                        |    <0.001 |
|       Blanker                                                                      |    <0.001 |
|         U0                                                                         |    <0.001 |
|       ClockingWizard                                                               |     0.128 |
|         inst                                                                       |     0.128 |
|       FallingEdgeDetect_Horizontal                                                 |    <0.001 |
|         U0                                                                         |    <0.001 |
|       FallingEdgeDetect_Vertical                                                   |    <0.001 |
|         U0                                                                         |    <0.001 |
|       LineBuffer                                                                   |     0.004 |
|         U0                                                                         |     0.004 |
|           inst_blk_mem_gen                                                         |     0.004 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.004 |
|               valid.cstr                                                           |     0.004 |
|                 ramloop[0].ram.r                                                   |     0.003 |
|                   prim_noinit.ram                                                  |     0.003 |
|                 ramloop[1].ram.r                                                   |     0.002 |
|                   prim_noinit.ram                                                  |     0.002 |
|       Reducer32to16_0                                                              |     0.000 |
|       TimingController                                                             |    <0.001 |
|         U0                                                                         |    <0.001 |
|           U_TC_TOP                                                                 |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                 |    <0.001 |
|           U_VIDEO_CTRL                                                             |     0.000 |
|       VGAHorizontal_int                                                            |    <0.001 |
|         U0                                                                         |    <0.001 |
|           InterruptMultiReg_v1_0_S_AXI_INTR_inst                                   |    <0.001 |
|       VGAVertical_int                                                              |    <0.001 |
|         U0                                                                         |    <0.001 |
|           InterruptMultiReg_v1_0_S_AXI_INTR_inst                                   |    <0.001 |
|       c_counter_binary_0                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|           i_synth                                                                  |    <0.001 |
|             i_baseblox.i_baseblox_counter                                          |    <0.001 |
|               the_addsub                                                           |    <0.001 |
|                 no_pipelining.the_addsub                                           |    <0.001 |
|                   i_lut6.i_lut6_addsub                                             |    <0.001 |
|                     i_q.i_simple.qreg                                              |    <0.001 |
|     axi_gpio_0                                                                     |     0.001 |
|       U0                                                                           |     0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     processing_system7_0                                                           |     1.511 |
|       inst                                                                         |     1.511 |
|     ps7_0_axi_periph                                                               |     0.080 |
|       m00_couplers                                                                 |     0.008 |
|         auto_pc                                                                    |     0.008 |
|           inst                                                                     |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.008 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m02_couplers                                                                 |     0.007 |
|         auto_pc                                                                    |     0.007 |
|           inst                                                                     |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.007 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m07_couplers                                                                 |     0.007 |
|         auto_pc                                                                    |     0.007 |
|           inst                                                                     |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.007 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m08_couplers                                                                 |     0.009 |
|         auto_pc                                                                    |     0.009 |
|           inst                                                                     |     0.009 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.009 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.002 |
|                 rd_data_fifo_0                                                     |     0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.003 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |     0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m09_couplers                                                                 |     0.007 |
|         auto_pc                                                                    |     0.007 |
|           inst                                                                     |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.007 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m10_couplers                                                                 |     0.009 |
|         auto_pc                                                                    |     0.009 |
|           inst                                                                     |     0.009 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.009 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.001 |
|                 rd_data_fifo_0                                                     |     0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.003 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |     0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.002 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s00_couplers                                                                 |     0.012 |
|         auto_pc                                                                    |     0.000 |
|           inst                                                                     |     0.000 |
|         s00_data_fifo                                                              |     0.012 |
|           inst                                                                     |     0.012 |
|             gen_fifo.fifo_gen_inst                                                 |     0.012 |
|               inst_fifo_gen                                                        |     0.012 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.003 |
|                   grf.rf                                                           |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.002 |
|                       gdm.dm_gen.dm                                                |     0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_65                                         |    <0.001 |
|                         RAM_reg_0_31_66_71                                         |    <0.001 |
|                         RAM_reg_0_31_72_73                                         |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |     0.004 |
|                   grf.rf                                                           |     0.004 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.003 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |     0.003 |
|                         inst_blk_mem_gen                                           |     0.003 |
|                           gnbram.gnativebmg.native_blk_mem_gen                     |     0.003 |
|                             valid.cstr                                             |     0.003 |
|                               ramloop[0].ram.r                                     |     0.003 |
|                                 prim_noinit.ram                                    |     0.003 |
|                     rstblk                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.002 |
|                   grf.rf                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.002 |
|                       gdm.dm_gen.dm                                                |     0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_65                                         |    <0.001 |
|                         RAM_reg_0_31_66_71                                         |    <0.001 |
|                         RAM_reg_0_31_72_73                                         |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|       xbar                                                                         |     0.021 |
|         inst                                                                       |     0.021 |
|           gen_samd.crossbar_samd                                                   |     0.021 |
|             addr_arbiter_ar                                                        |     0.002 |
|             addr_arbiter_aw                                                        |     0.002 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[10].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[11].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |     0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[9].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |     0.004 |
|               gen_multi_thread.arbiter_resp_inst                                   |     0.002 |
|               gen_multi_thread.mux_resp_multi_thread                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                       |     0.004 |
|               gen_multi_thread.arbiter_resp_inst                                   |     0.001 |
|               gen_multi_thread.mux_resp_multi_thread                               |     0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[4].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     rst_ps7_0_100M                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     switches                                                                       |     0.001 |
|       U0                                                                           |     0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     util_vector_logic_0                                                            |    <0.001 |
|       inst                                                                         |    <0.001 |
|     xlconcat_0                                                                     |     0.000 |
+------------------------------------------------------------------------------------+-----------+


