{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4902, "design__instance__area": 32524.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0024748623836785555, "power__switching__total": 0.0018564127385616302, "power__leakage__total": 4.0941085188705983e-08, "power__total": 0.004331315867602825, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.22262986528886505, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.22262986528886505, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3104030453862516, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.09429435277271, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.39079007802536614, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.39079007802536614, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8550080885300747, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.6856186923370962, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -2.9293421850677444, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.6856186923370962, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 8, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.685619, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 8, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.15236978776642995, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.15236978776642995, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10886564180496068, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.292068821839065, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 28, "design__max_fanout_violation__count": 40, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.4028603120681579, "clock__skew__worst_setup": 0.1474459762685381, "timing__hold__ws": 0.10658929596204103, "timing__setup__ws": -0.9603500488886723, "timing__hold__tns": 0, "timing__setup__tns": -6.22974756081219, "timing__hold__wns": 0, "timing__setup__wns": -0.9603500488886723, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 26, "timing__setup_r2r__ws": -0.96035, "timing__setup_r2r_vio__count": 26, "design__die__bbox": "0.0 0.0 299.58 310.3", "design__core__bbox": "5.52 10.88 293.94 299.2", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 92959.7, "design__core__area": 83157.3, "design__instance__count__stdcell": 4902, "design__instance__area__stdcell": 32524.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.391126, "design__instance__utilization__stdcell": 0.391126, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8488099, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 86545.8, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 225, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "route__net": 3700, "route__net__special": 2, "route__drc_errors__iter:1": 1860, "route__wirelength__iter:1": 97777, "route__drc_errors__iter:2": 1075, "route__wirelength__iter:2": 96832, "route__drc_errors__iter:3": 981, "route__wirelength__iter:3": 96657, "route__drc_errors__iter:4": 105, "route__wirelength__iter:4": 96648, "route__drc_errors__iter:5": 7, "route__wirelength__iter:5": 96631, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 96625, "route__drc_errors": 0, "route__wirelength": 96625, "route__vias": 26314, "route__vias__singlecut": 26314, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 517.23, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.2153903782962939, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2153903782962939, "timing__hold__ws__corner:min_tt_025C_1v80": 0.307883172115993, "timing__setup__ws__corner:min_tt_025C_1v80": 8.24176306085832, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.3795470711816182, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3795470711816182, "timing__hold__ws__corner:min_ss_100C_1v60": 0.846187588394572, "timing__setup__ws__corner:min_ss_100C_1v60": -0.39867310581236187, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -1.203581268716279, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.39867310581236187, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 5, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.398673, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 5, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.1474459762685381, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1474459762685381, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10658929596204103, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.345431470982266, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.23005242806337464, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.23005242806337464, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3121007984835241, "timing__setup__ws__corner:max_tt_025C_1v80": 7.943503857303475, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 28, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.4028603120681579, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.4028603120681579, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8631008374523534, "timing__setup__ws__corner:max_ss_100C_1v60": -0.9603500488886723, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -6.22974756081219, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.9603500488886723, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 13, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.96035, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 13, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.15914978119168902, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.15914978119168902, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1117460600126632, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.235578008213208, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 48, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79946, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79987, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00053917, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000760776, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000127067, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000760776, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000131, "ir__drop__worst": 0.000539, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}