<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Entity design.regfile</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
</tr>
</table>
</div>
<h1>Documentation for entity design.regfile</h1><table class="tableContents"><tr>
<td class="grActive"><a href="design_regfile_7uh4qmv7.htm">Contents</a></td>
<td><a href="design_regfile_7uh4qmv7-d.htm">Side Data</a></td>
<td><a href="design_regfile_7uh4qmv7-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<object class="ease_svg_symbol" width="1000" height="400" data="design_regfile_7uh4qmv7.svg" type="image/svg+xml">
</object>
<br>
<h1>Ports</h1><table class="fsmTable"><tr><td>Name</td><td>Direction</td><td>Type</td><td>Default value</td><td>Comment</td></tr>
<tr><td>resetbar</td><td>input</td><td>std_logic</td><td></td><td>Original ports</td></tr>
<tr><td>regwrite</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>readregister1</td><td>input</td><td>std_logic_vector(4 downto 0)</td><td></td><td></td></tr>
<tr><td>readregister2</td><td>input</td><td>std_logic_vector(4 downto 0)</td><td></td><td></td></tr>
<tr><td>writeregisteraddress</td><td>input</td><td>std_logic_vector(4 downto 0)</td><td></td><td></td></tr>
<tr><td>writedata</td><td>input</td><td>std_logic_vector(31 downto 0)</td><td></td><td></td></tr>
<tr><td>readdata1</td><td>output</td><td>std_logic_vector(31 downto 0)</td><td></td><td></td></tr>
<tr><td>readdata2</td><td>output</td><td>std_logic_vector(31 downto 0)</td><td></td><td></td></tr>
<tr><td>debug_clk</td><td>input</td><td>std_logic</td><td></td><td>Debug ports</td></tr>
<tr><td>debug_address</td><td>input</td><td>std_logic_vector(4 downto 0)</td><td></td><td></td></tr>
<tr><td>debug_read_enable</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>debug_data</td><td>inout</td><td>std_logic_vector(31 downto 0)</td><td></td><td>Changed to inout</td></tr>
</table>
<ul>
  <li class="ease_list_item" style="list-style-image: url(images/paperclip.png)">ieee.numeric_std.all</li>
  <li class="ease_list_item" style="list-style-image: url(images/paperclip.png)"><a href="design_types_pkg_1qr2epuf.htm">design.types_pkg.all</a>
  </li>
</ul>
<ul>
  <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Architecture: <a href="design_regfile_Behavioral_f3c1cqsk.htm">Behavioral</a>
  </li>
</ul>
</body>
</html>
