Info: Generated by version: 23.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16 --family="Agilex 7" --part=AGFB027R25A2I2V
: cmpy_mult_s16xs16.altmult_complex_0: Targeting device family: Agilex 7.
Info: cmpy_mult_s16xs16: "Transforming system: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Naming system components in system: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Processing generation queue"
Info: cmpy_mult_s16xs16: "Generating: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Generating: cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq"
Info: altmult_complex_0: Generating top-level entity cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq.
Info: cmpy_mult_s16xs16: Done "cmpy_mult_s16xs16" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/ZJYJY/Product/PUSCH/project/prj/ip/cmpy_mult_s16xs16/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/ZJYJY/Product/PUSCH/project/prj/ip/cmpy_mult_s16xs16/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16.ip --simulator=MODELSIM --output-directory=E:/ZJYJY/Product/PUSCH/project/prj/ip/cmpy_mult_s16xs16/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/ZJYJY/Product/PUSCH/project/prj/ip/cmpy_mult_s16xs16/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/ZJYJY/Product/PUSCH/project/prj/ip/cmpy_mult_s16xs16/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16.ip --block-symbol-file --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16 --family="Agilex 7" --part=AGFB027R25A2I2V
: cmpy_mult_s16xs16.altmult_complex_0: Targeting device family: Agilex 7.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16.ip --synthesis=VERILOG --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\ip\cmpy_mult_s16xs16 --family="Agilex 7" --part=AGFB027R25A2I2V
: cmpy_mult_s16xs16.altmult_complex_0: Targeting device family: Agilex 7.
Info: cmpy_mult_s16xs16: "Transforming system: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Naming system components in system: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Processing generation queue"
Info: cmpy_mult_s16xs16: "Generating: cmpy_mult_s16xs16"
Info: cmpy_mult_s16xs16: "Generating: cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq"
Info: altmult_complex_0: Generating top-level entity cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq.
Info: cmpy_mult_s16xs16: Done "cmpy_mult_s16xs16" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in cmpy_mult_s16xs16. No files generated.
Info: Finished: Generate IP Core Documentation
