/*
 * moestation is a WIP PlayStation 2 emulator.
 * Copyright (C) 2022-2023  Lady Starbreeze (Michelle-Marie Schiller)
 */

#include "core/ee/cpu/cpu.hpp"

#include <bit>
#include <cassert>
#include <cstdio>
#include <cstring>

#include "core/ee/cpu/cop0.hpp"
#include "core/ee/cpu/fpu.hpp"
#include "core/ee/vu/vu_int.hpp"
#include "core/bus/bus.hpp"
#include "core/moestation.hpp"

namespace ps2::ee::cpu {

using Exception = cop0::Exception;

/* --- EE Core constants --- */

constexpr u32 EELOAD = 0x82000;
constexpr u32 RESET_VECTOR = 0xBFC00000;

constexpr auto doDisasm = false;
constexpr auto doFastBoot = true;

/* --- EE Core register definitions --- */

enum CPUReg {
    R0 =  0, AT =  1, V0 =  2, V1 =  3,
    A0 =  4, A1 =  5, A2 =  6, A3 =  7,
    T0 =  8, T1 =  9, T2 = 10, T3 = 11,
    T4 = 12, T5 = 13, T6 = 14, T7 = 15,
    S0 = 16, S1 = 17, S2 = 18, S3 = 19,
    S4 = 20, S5 = 21, S6 = 22, S7 = 23,
    T8 = 24, T9 = 25, K0 = 26, K1 = 27,
    GP = 28, SP = 29, S8 = 30, RA = 31,
    LO = 32, HI = 33,
};

const char *regNames[34] = {
    "R0", "AT", "V0", "V1", "A0", "A1", "A2", "A3",
    "T0", "T1", "T2", "T3", "T4", "T5", "T6", "T7",
    "S0", "S1", "S2", "S3", "S4", "S5", "S6", "S7",
    "T8", "T9", "K0", "K1", "GP", "SP", "S8", "RA",
    "LO", "HI"
};

/* --- EE Core instructions --- */

enum Opcode {
    SPECIAL = 0x00,
    REGIMM  = 0x01,
    J       = 0x02,
    JAL     = 0x03,
    BEQ     = 0x04,
    BNE     = 0x05,
    BLEZ    = 0x06,
    BGTZ    = 0x07,
    ADDI    = 0x08,
    ADDIU   = 0x09,
    SLTI    = 0x0A,
    SLTIU   = 0x0B,
    ANDI    = 0x0C,
    ORI     = 0x0D,
    XORI    = 0x0E,
    LUI     = 0x0F,
    COP0    = 0x10,
    COP1    = 0x11,
    COP2    = 0x12,
    BEQL    = 0x14,
    BNEL    = 0x15,
    BLEZL   = 0x16,
    BGTZL   = 0x17,
    DADDIU  = 0x19,
    LDL     = 0x1A,
    LDR     = 0x1B,
    MMI     = 0x1C,
    LQ      = 0x1E,
    SQ      = 0x1F,
    LB      = 0x20,
    LH      = 0x21,
    LWL     = 0x22,
    LW      = 0x23,
    LBU     = 0x24,
    LHU     = 0x25,
    LWR     = 0x26,
    LWU     = 0x27,
    SB      = 0x28,
    SH      = 0x29,
    SWL     = 0x2A,
    SW      = 0x2B,
    SDL     = 0x2C,
    SDR     = 0x2D,
    SWR     = 0x2E,
    CACHE   = 0x2F,
    LWC1    = 0x31,
    LQC2    = 0x36,
    LD      = 0x37,
    SWC1    = 0x39,
    SQC2    = 0x3E,
    SD      = 0x3F,
};

enum SPECIALOpcode {
    SLL     = 0x00,
    SRL     = 0x02,
    SRA     = 0x03,
    SLLV    = 0x04,
    SRLV    = 0x06,
    SRAV    = 0x07,
    JR      = 0x08,
    JALR    = 0x09,
    MOVZ    = 0x0A,
    MOVN    = 0x0B,
    SYSCALL = 0x0C,
    SYNC    = 0x0F,
    MFHI    = 0x10,
    MTHI    = 0x11,
    MFLO    = 0x12,
    MTLO    = 0x13,
    DSLLV   = 0x14,
    DSRLV   = 0x16,
    DSRAV   = 0x17,
    MULT    = 0x18,
    MULTU   = 0x19,
    DIV     = 0x1A,
    DIVU    = 0x1B,
    ADDU    = 0x21,
    SUBU    = 0x23,
    AND     = 0x24,
    OR      = 0x25,
    XOR     = 0x26,
    NOR     = 0x27,
    MFSA    = 0x28,
    MTSA    = 0x29,
    SLT     = 0x2A,
    SLTU    = 0x2B,
    DADDU   = 0x2D,
    DSUBU   = 0x2F,
    DSLL    = 0x38,
    DSRL    = 0x3A,
    DSRA    = 0x3B,
    DSLL32  = 0x3C,
    DSRL32  = 0x3E,
    DSRA32  = 0x3F,
};

enum REGIMMOpcode {
    BLTZ  = 0x00,
    BGEZ  = 0x01,
    BLTZL = 0x02,
    BGEZL = 0x03,
    MTSAH = 0x19,
};

enum COPOpcode {
    MF  = 0x00,
    QMF = 0x01,
    CF  = 0x02,
    MT  = 0x04,
    QMT = 0x05,
    CT  = 0x06,
    BC  = 0x08,
    CO  = 0x10,
};

enum COP1Opcode {
    S = 0x10,
    W = 0x14,
};

enum COP0Opcode {
    TLBWI = 0x02,
    ERET  = 0x18,
    EI    = 0x38,
    DI    = 0x39,
};

enum COPBranch {
    BCF  = 0,
    BCT  = 1,
    BCFL = 2,
    BCTL = 3,
};

enum MMIOpcode {
    MADD  = 0x00,
    PLZCW = 0x04,
    MMI0  = 0x08,
    MMI2  = 0x09,
    MFHI1 = 0x10,
    MTHI1 = 0x11,
    MFLO1 = 0x12,
    MTLO1 = 0x13,
    MULT1 = 0x18,
    DIV1  = 0x1A,
    DIVU1 = 0x1B,
    MMI1  = 0x28,
    MMI3  = 0x29,
};

enum MMI0Opcode {
    PSUBW  = 0x01,
    PSUBB  = 0x09,
    PEXTLW = 0x12,
    PEXTLH = 0x16,
    PEXT5  = 0x1E,
};

enum MMI1Opcode {
    PADDUW = 0x10,
    PEXTUW = 0x12,
};

enum MMI2Opcode {
    PMFHI  = 0x08,
    PMFLO  = 0x09,
    PCPYLD = 0x0E,
    PAND   = 0x12,
    PXOR   = 0x13,
};

enum MMI3Opcode {
    PMTHI  = 0x08,
    PMTLO  = 0x09,
    PCPYUD = 0x0E,
    POR    = 0x12,
    PNOR   = 0x13,
    PCPYH  = 0x1B,
};

/* --- EE Core registers --- */

u128 regs[34]; // GPRs, LO, HI

u32 pc, cpc, npc; // Program counters

u8 sa; // Shift amount

bool inDelaySlot[2]; // Branch delay helper
bool isFastBootDone = false;

bool inBIFCO = false;

u8 spram[0x4000]; // Scratchpad RAM

VectorUnit vus[2] = {VectorUnit(0, &vus[1]), VectorUnit(1, &vus[0])}; // Vector units VU0 and VU1

/* --- Register accessors --- */

/* Sets a CPU register (32-bit) */
void set32(u32 idx, u32 data) {
    assert(idx < 34);

    regs[idx].lo = (i32)data; // Sign extension is important here!!

    regs[0].lo = 0;
    regs[0].hi = 0;
}

/* Sets a CPU register (64-bit) */
void set64(u32 idx, u64 data) {
    assert(idx < 34);

    regs[idx].lo = data;

    regs[0].lo = 0;
    regs[0].hi = 0;
}

/* Sets a CPU register (128-bit) */
void set128(u32 idx, const u128 &data) {
    assert(idx < 34);

    regs[idx] = data;

    regs[0].lo = 0;
    regs[0].hi = 0;
}

/* Sets PC and NPC to the same value */
void setPC(u32 addr) {
    if (addr == 0) {
        std::printf("[EE Core   ] Jump to 0\n");

        exit(0);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] Misaligned PC: 0x%08X\n", addr);

        exit(0);
    }

    if (inBIFCO && !((addr >= 0x81FC0) && (addr < 0x81FDC))) {
        std::printf("[EE Core   ] Leaving BIFCO loop\n");

        inBIFCO = false;
    }

    pc  = addr;
    npc = addr + 4;
}

/* Sets branch PC (NPC) */
void setBranchPC(u32 addr) {
    if (addr == 0) {
        std::printf("[EE Core   ] Jump to 0\n");

        exit(0);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] Misaligned PC: 0x%08X\n", addr);

        exit(0);
    }

    npc = addr;
}

/* Advances PC */
void stepPC() {
    pc = npc;

    npc += 4;
}

/* --- Memory accessors --- */

/* Translates a virtual address to a physical address */
u32 translateAddr(u32 addr) {
    if (addr >= 0xFFFF8000) {
        addr &= 0x7FFFF; // DECI2Call TLB mapped region
    } else {
        addr &= (1 << 29) - 1;
    }

    return addr;
}

/* Reads a byte from scratchpad RAM */
u8 readSPRAM8(u32 addr) {
    addr &= 0x3FFF;

    return spram[addr];
}

/* Reads a byte from memory */
u8 read8(u32 addr) {
    if ((addr >> 28) == 0x7) return readSPRAM8(addr);

    return bus::read8(translateAddr(addr));
}

/* Reads a halfword from scratchpad RAM */
u16 readSPRAM16(u32 addr) {
    u16 data;

    addr &= 0x3FFE;

    std::memcpy(&data, &spram[addr], sizeof(u16));

    return data;
}

/* Reads a halfword from memory */
u32 read16(u32 addr) {
    assert(!(addr & 1));

    if ((addr >> 28) == 0x7) return readSPRAM16(addr);

    return bus::read16(translateAddr(addr));
}

/* Reads a word from scratchpad RAM */
u32 readSPRAM32(u32 addr) {
    u32 data;

    addr &= 0x3FFC;

    std::memcpy(&data, &spram[addr], sizeof(u32));

    return data;
}

/* Reads a word from memory */
u32 read32(u32 addr) {
    assert(!(addr & 3));

    if ((addr >> 28) == 0x7) return readSPRAM32(addr);

    return bus::read32(translateAddr(addr));
}

/* Reads a doubleword from scratchpad RAM */
u64 readSPRAM64(u32 addr) {
    u64 data;

    addr &= 0x3FF8;

    std::memcpy(&data, &spram[addr], sizeof(u64));

    return data;
}

/* Reads a doubleword from memory */
u64 read64(u32 addr) {
    assert(!(addr & 7));

    if ((addr >> 28) == 0x7) return readSPRAM64(addr);

    return bus::read64(translateAddr(addr));
}

/* Reads a quadword from scratchpad RAM */
u128 readSPRAM128(u32 addr) {
    u128 data;

    addr &= 0x3FF0;

    std::memcpy(&data, &spram[addr], sizeof(u128));

    return data;
}

/* Reads a quadword from memory */
u128 read128(u32 addr) {
    assert(!(addr & 15));

    if ((addr >> 28) == 0x7) return readSPRAM128(addr);

    return bus::read128(translateAddr(addr));
}

/* Fetches an instruction word, advances PC */
u32 fetchInstr() {
    const auto instr = read32(cpc);

    stepPC();

    return instr;
}

/* Writes a byte to scratchpad RAM */
void writeSPRAM8(u32 addr, u32 data) {
    addr &= 0x3FFF;

    spram[addr] = data;
}

/* Writes a byte to memory */
void write8(u32 addr, u32 data) {
    if ((addr >> 28) == 0x7) return writeSPRAM8(addr, data);

    bus::write8(translateAddr(addr), data);
}

/* Writes a halfword to scratchpad RAM */
void writeSPRAM16(u32 addr, u16 data) {
    addr &= 0x3FFE;

    std::memcpy(&spram[addr], &data, sizeof(u16));
}

/* Writes a halfword to memory */
void write16(u32 addr, u32 data) {
    assert(!(addr & 1));

    if ((addr >> 28) == 0x7) return writeSPRAM16(addr, data);

    bus::write16(translateAddr(addr), data);
}

/* Writes a word to scratchpad RAM */
void writeSPRAM32(u32 addr, u32 data) {
    addr &= 0x3FFC;

    std::memcpy(&spram[addr], &data, sizeof(u32));
}

/* Writes a word to memory */
void write32(u32 addr, u32 data) {
    assert(!(addr & 3));

    if ((addr >> 28) == 0x7) return writeSPRAM32(addr, data);

    bus::write32(translateAddr(addr), data);
}

/* Writes a doubleword to scratchpad RAM */
void writeSPRAM64(u32 addr, u64 data) {
    addr &= 0x3FF8;

    std::memcpy(&spram[addr], &data, sizeof(u64));
}

/* Writes a doubleword to memory */
void write64(u32 addr, u64 data) {
    assert(!(addr & 7));

    if ((addr >> 28) == 0x7) return writeSPRAM64(addr, data);

    bus::write64(translateAddr(addr), data);
}

/* Writes a quadword to scratchpad RAM */
void writeSPRAM128(u32 addr, const u128 &data) {
    addr &= 0x3FF0;

    std::memcpy(&spram[addr], &data, sizeof(u128));
}

/* Writes a quadword to memory */
void write128(u32 addr, const u128 &data) {
    assert(!(addr & 15));

    if ((addr >> 28) == 0x7) return writeSPRAM128(addr, data);

    bus::write128(translateAddr(addr), data);
}

/* --- Instruction helpers --- */

/* Returns Opcode field */
u32 getOpcode(u32 instr) {
    return instr >> 26;
}

/* Returns Funct field */
u32 getFunct(u32 instr) {
    return instr & 0x3F;
}

/* Returns Shamt field */
u32 getShamt(u32 instr) {
    return (instr >> 6) & 0x1F;
}

/* Returns 16-bit immediate */
u32 getImm(u32 instr) {
    return instr & 0xFFFF;
}

/* Returns 26-bit immediate */
u32 getOffset(u32 instr) {
    return instr & 0x3FFFFFF;
}

/* Returns Rd field */
u32 getRd(u32 instr) {
    return (instr >> 11) & 0x1F;
}

/* Returns Rs field */
u32 getRs(u32 instr) {
    return (instr >> 21) & 0x1F;
}

/* Returns Rt field */
u32 getRt(u32 instr) {
    return (instr >> 16) & 0x1F;
}

/* Executes branches */
void doBranch(u32 target, bool isCond, u32 rd, bool isLikely) {
    if (inDelaySlot[0]) {
        std::printf("[EE Core   ] Branch instruction in delay slot\n");

        exit(0);
    }

    set32(rd, npc);

    inDelaySlot[1] = true;

    if (isCond) {
        setBranchPC(target);
    } else if (isLikely) {
        setPC(npc);

        inDelaySlot[1] = false;
    }
}

/* Raises a level 1 exception */
void raiseLevel1Exception(Exception e) {
    //std::printf("[EE Core   ] %s exception @ 0x%08X\n", cop0::eNames[e], cpc);

    cop0::setEXCODE(e);

    u32 vector;
    if (cop0::isBEV()) { vector = 0xBFC00200; } else { vector = 0x80000000; }

    if (e == Exception::Interrupt) {
        vector += 0x200;
    } else {
        vector += 0x180;
    }

    if (!cop0::isEXL()) {
        cop0::setBD(inDelaySlot[0]);

        if (inDelaySlot[0]) {
            cop0::setEPC(cpc - 4);
        } else {
            cop0::setEPC(cpc);
        }
    }

    inDelaySlot[0] = false;
    inDelaySlot[1] = false;

    cop0::setEXL(true);

    setPC(vector);
}

/* --- Instruction handlers --- */

/* ADD Immediate */
void iADDI(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u32)(i16)getImm(instr);

    const auto res = regs[rs]._u32[0] + imm;

    /* If rs and imm have the same sign and rs and the result have a different sign,
     * an arithmetic overflow occurred
     */
    if (!((regs[rs]._u32[0] ^ imm) & (1 << 31)) && ((regs[rs]._u32[0] ^ res) & (1 << 31))) {
        std::printf("[EE Core   ] ADDI: Unhandled Arithmetic Overflow\n");

        exit(0);
    }

    set32(rt, res);

    if (doDisasm) {
        std::printf("[EE Core   ] ADDI %s, %s, 0x%X; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* ADD Immediate Unsigned */
void iADDIU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u32)(i16)getImm(instr);

    set32(rt, regs[rs]._u32[0] + imm);

    if (doDisasm) {
        std::printf("[EE Core   ] ADDIU %s, %s, 0x%X; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* ADD Unsigned */
void iADDU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set32(rd, regs[rs]._u32[0] + regs[rt]._u32[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] ADDU %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* AND */
void iAND(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] & regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] AND %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* AND Immediate */
void iANDI(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u64)getImm(instr);

    set64(rt, regs[rs]._u64[0] & imm);

    if (doDisasm) {
        std::printf("[EE Core   ] ANDI %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Branch on Coprocessor False */
void iBCF(int copN, u32 instr) {
    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    bool cpcond;
    switch (copN) {
        case 1: cpcond = fpu::getCPCOND(); break;
        default:
            std::printf("[EE Core   ] BCF: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    doBranch(target, !cpcond, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BCF%d 0x%08X; CPCOND%d = %d\n", copN, target, copN, cpcond);
    }
}

/* Branch on Coprocessor False Likely */
void iBCFL(int copN, u32 instr) {
    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    bool cpcond;
    switch (copN) {
        case 1: cpcond = fpu::getCPCOND(); break;
        default:
            std::printf("[EE Core   ] BCFL: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    doBranch(target, !cpcond, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BCFL%d 0x%08X; CPCOND%d = %d\n", copN, target, copN, cpcond);
    }
}

/* Branch on Coprocessor True Likely */
void iBCTL(int copN, u32 instr) {
    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    bool cpcond;
    switch (copN) {
        case 1: cpcond = fpu::getCPCOND(); break;
        default:
            std::printf("[EE Core   ] BCTL: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    doBranch(target, cpcond, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BCTL%d 0x%08X; CPCOND%d = %d\n", copN, target, copN, cpcond);
    }
}

/* Branch on Coprocessor True */
void iBCT(int copN, u32 instr) {
    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    bool cpcond;
    switch (copN) {
        case 1: cpcond = fpu::getCPCOND(); break;
        default:
            std::printf("[EE Core   ] BCT: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    doBranch(target, cpcond, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BCT%d 0x%08X; CPCOND%d = %d\n", copN, target, copN, cpcond);
    }
}

/* Branch if EQual */
void iBEQ(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, regs[rs]._u64[0] == regs[rt]._u64[0], CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BEQ %s, %s, 0x%08X; %s = 0x%016llX, %s = 0x%016llX\n", regNames[rs], regNames[rt], target, regNames[rs], regs[rs]._u64[0], regNames[rt], regs[rt]._u64[0]);
    }
}

/* Branch if EQual Likely */
void iBEQL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, regs[rs]._u64[0] == regs[rt]._u64[0], CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BEQL %s, %s, 0x%08X; %s = 0x%016llX, %s = 0x%016llX\n", regNames[rs], regNames[rt], target, regNames[rs], regs[rs]._u64[0], regNames[rt], regs[rt]._u64[0]);
    }
}

/* Branch if Greater than or Equal Zero */
void iBGEZ(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] >= 0, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BGEZ %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Greater than or Equal Zero Likely */
void iBGEZL(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] >= 0, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BGEZL %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Greater Than Zero */
void iBGTZ(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] > 0, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BGTZ %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Greater Than Zero Likely */
void iBGTZL(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] > 0, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BGTZL %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Less than or Equal Zero */
void iBLEZ(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] <= 0, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BLEZ %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Less than or Equal Zero Likely */
void iBLEZL(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] <= 0, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BLEZL %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Less Than Zero */
void iBLTZ(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] < 0, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BLTZ %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Less Than Zero Likely */
void iBLTZL(u32 instr) {
    const auto rs = getRs(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, (i64)regs[rs]._u64[0] < 0, CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BLTZL %s, 0x%08X; %s = 0x%016llX\n", regNames[rs], target, regNames[rs], regs[rs]._u64[0]);
    }
}

/* Branch if Not Equal */
void iBNE(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, regs[rs]._u64[0] != regs[rt]._u64[0], CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] BNE %s, %s, 0x%08X; %s = 0x%016llX, %s = 0x%016llX\n", regNames[rs], regNames[rt], target, regNames[rs], regs[rs]._u64[0], regNames[rt], regs[rt]._u64[0]);
    }
}

/* Branch if Not Equal Likely */
void iBNEL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto offset = (i32)(i16)getImm(instr) << 2;
    const auto target = pc + offset;

    doBranch(target, regs[rs]._u64[0] != regs[rt]._u64[0], CPUReg::R0, true);

    if (doDisasm) {
        std::printf("[EE Core   ] BNEL %s, %s, 0x%08X; %s = 0x%016llX, %s = 0x%016llX\n", regNames[rs], regNames[rt], target, regNames[rs], regs[rs]._u64[0], regNames[rt], regs[rt]._u64[0]);
    }
}

/* Coprocessor move From Control */
void iCFC(int copN, u32 instr) {
    assert((copN >= 0) && (copN < 4));

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    u32 data;

    switch (copN) {
        case 1: data = fpu::getControl(rd); break;
        case 2: data = vus[0].getControl(rd); break;
        default:
            std::printf("[EE Core   ] CFC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    set32(rt, data);

    if (doDisasm) {
        std::printf("[EE Core   ] CFC%d %s, %d; %s = 0x%016llX\n", copN, regNames[rt], rd, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Coprocessor move To Control */
void iCTC(int copN, u32 instr) {
    assert((copN >= 0) && (copN < 4));

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    const auto data = regs[rt]._u32[0];

    switch (copN) {
        case 1: fpu::setControl(rd, data); break;
        case 2: vus[0].setControl(rd, data); break;
        default:
            std::printf("[EE Core   ] CTC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    if (doDisasm) {
        std::printf("[EE Core   ] CTC%d %s, %d; %d = 0x%08X\n", copN, regNames[rt], rd, rd, regs[rt]._u32[0]);
    }
}

/* Doubleword ADD Immediate Unsigned */
void iDADDIU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u64)(i16)getImm(instr);

    set64(rt, regs[rs]._u64[0] + imm);

    if (doDisasm) {
        std::printf("[EE Core   ] DADDIU %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Doubleword ADD Unsigned */
void iDADDU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] + regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] DADDU %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Disable Interrupts */
void iDI() {
    if (doDisasm) {
        std::printf("[EE Core   ] DI\n");
    }

    if (cop0::isEDI()) cop0::setEIE(false);
}

/* DIVide */
void iDIV(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto n = (i32)regs[rs]._u32[0];
    const auto d = (i32)regs[rt]._u32[0];

    assert((d != 0) && !((n == INT32_MIN) && (d == -1)));

    regs[CPUReg::LO]._u64[0] = n / d;
    regs[CPUReg::HI]._u64[0] = n % d;

    if (doDisasm) {
        std::printf("[EE Core   ] DIV %s, %s; LO = 0x%016llX, HI = 0x%016llX\n", regNames[rs], regNames[rt], regs[CPUReg::LO]._u64[0], regs[CPUReg::HI]._u64[0]);
    }
}

/* DIVide (to LO1/HI1) */
void iDIV1(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto n = (i32)regs[rs]._u32[0];
    const auto d = (i32)regs[rt]._u32[0];

    assert((d != 0) && !((n == INT32_MIN) && (d == -1)));

    regs[CPUReg::LO]._u64[1] = n / d;
    regs[CPUReg::HI]._u64[1] = n % d;

    if (doDisasm) {
        std::printf("[EE Core   ] DIV1 %s, %s; LO1 = 0x%016llX, HI1 = 0x%016llX\n", regNames[rs], regNames[rt], regs[CPUReg::LO]._u64[1], regs[CPUReg::HI]._u64[1]);
    }
}

/* DIVide Unsigned */
void iDIVU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto n = regs[rs]._u32[0];
    const auto d = regs[rt]._u32[0];

    assert(d != 0);

    regs[CPUReg::LO]._u64[0] = (i32)(n / d);
    regs[CPUReg::HI]._u64[0] = (i32)(n % d);

    if (doDisasm) {
        std::printf("[EE Core   ] DIVU %s, %s; LO = 0x%016llX, HI = 0x%016llX\n", regNames[rs], regNames[rt], regs[CPUReg::LO]._u64[0], regs[CPUReg::HI]._u64[0]);
    }
}

/* DIVide Unsigned (to LO1/HI1) */
void iDIVU1(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto n = regs[rs]._u32[0];
    const auto d = regs[rt]._u32[0];

    assert(d != 0);

    regs[CPUReg::LO]._u64[1] = (i32)(n / d);
    regs[CPUReg::HI]._u64[1] = (i32)(n % d);

    if (doDisasm) {
        std::printf("[EE Core   ] DIVU1 %s, %s; LO1 = 0x%016llX, HI1 = 0x%016llX\n", regNames[rs], regNames[rt], regs[CPUReg::LO]._u64[1], regs[CPUReg::HI]._u64[1]);
    }
}

/* Doubleword Shift Left Logical */
void iDSLL(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, regs[rt]._u64[0] << shamt);

    if (doDisasm) {
        std::printf("[EE Core   ] DSLL %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Left Logical Variable */
void iDSLLV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rt]._u64[0] << (regs[rs]._u64[0] & 0x3F));

    if (doDisasm) {
        std::printf("[EE Core   ] DSLLV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Left Logical plus 32 */
void iDSLL32(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, regs[rt]._u64[0] << (shamt + 32));

    if (doDisasm) {
        std::printf("[EE Core   ] DSLL32 %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Arithmetic */
void iDSRA(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, (i64)regs[rt]._u64[0] >> shamt);

    if (doDisasm) {
        std::printf("[EE Core   ] DSRA %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Arithmetic Variable */
void iDSRAV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, (i64)regs[rt]._u64[0] >> (regs[rs]._u64[0] & 0x3F));

    if (doDisasm) {
        std::printf("[EE Core   ] DSRAV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Arithmetic plus 32 */
void iDSRA32(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, (i64)regs[rt]._u64[0] >> (shamt + 32));

    if (doDisasm) {
        std::printf("[EE Core   ] DSRA32 %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Logical */
void iDSRL(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, regs[rt]._u64[0] >> shamt);

    if (doDisasm) {
        std::printf("[EE Core   ] DSRL %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Logical Variable */
void iDSRLV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rt]._u64[0] >> (regs[rs]._u64[0] & 0x3F));

    if (doDisasm) {
        std::printf("[EE Core   ] DSRLV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword Shift Right Logical plus 32 */
void iDSRL32(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set64(rd, regs[rt]._u64[0] >> (shamt + 32));

    if (doDisasm) {
        std::printf("[EE Core   ] DSRL32 %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Doubleword SUBtract Unsigned */
void iDSUBU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] - regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] DSUBU %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Enable Interrupts */
void iEI() {
    if (doDisasm) {
        std::printf("[EE Core   ] EI\n");
    }

    if (cop0::isEDI()) cop0::setEIE(true);
}

/* Exception RETurn */
void iERET() {
    if (doDisasm) {
        std::printf("[EE Core   ] ERET\n");
    }

    if (cop0::isERL()) {
        setPC(cop0::getErrorEPC());

        cop0::setERL(false);
    } else {
        setPC(cop0::getEPC());

        cop0::setEXL(false);
    }

    if (doFastBoot && !isFastBootDone && (pc == EELOAD)) {
        ps2::fastBoot();

        isFastBootDone = true;
    }
}

/* Jump */
void iJ(u32 instr) {
    const auto target = (pc & 0xF0000000) | (getOffset(instr) << 2);

    doBranch(target, true, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] J 0x%08X; PC = 0x%08X\n", target, target);
    }
}

/* Jump And Link */
void iJAL(u32 instr) {
    const auto target = (pc & 0xF0000000) | (getOffset(instr) << 2);

    doBranch(target, true, CPUReg::RA, false);

    if (doDisasm) {
        std::printf("[EE Core   ] JAL 0x%08X; RA = 0x%016llX, PC = 0x%08X\n", target, regs[CPUReg::RA]._u64[0], target);
    }
}

/* Jump And Link Register */
void iJALR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);

    const auto target = regs[rs]._u32[0];

    doBranch(target, true, rd, false);

    if (doDisasm) {
        std::printf("[EE Core   ] JALR %s, %s; %s = 0x%016llX, PC = 0x%08X\n", regNames[rd], regNames[rs], regNames[rd], regs[rd]._u64[0], target);
    }
}

/* Jump Register */
void iJR(u32 instr) {
    const auto rs = getRs(instr);

    const auto target = regs[rs]._u32[0];

    doBranch(target, true, CPUReg::R0, false);

    if (doDisasm) {
        std::printf("[EE Core   ] JR %s; PC = 0x%08X\n", regNames[rs], target);
    }
}

/* Load Byte */
void iLB(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LB %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    set64(rt, (i8)read8(addr));
}

/* Load Byte Unsigned */
void iLBU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LBU %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    set64(rt, read8(addr));
}

/* Load Doubleword */
void iLD(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LD %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 7) {
        std::printf("[EE Core   ] LD: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    set64(rt, read64(addr));
}

/* Load Doubleword Left */
void iLDL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LDL %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    const auto shift = 56 - 8 * (addr & 7);
    const auto mask = ~(~0ull << shift);

    set64(rt, (regs[rt]._u64[0] & mask) | (read64(addr & ~7) << shift));
}

/* Load Doubleword Right */
void iLDR(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LDR %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    const auto shift = 8 * (addr & 7);
    const auto mask = 0xFFFFFF00ull << (56 - shift);

    set64(rt, (regs[rt]._u64[0] & mask) | (read64(addr & ~7) >> shift));
}

/* Load Halfword */
void iLH(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LH %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 1) {
        std::printf("[EE Core   ] LH: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    set32(rt, (i16)read16(addr));
}

/* Load Halfword Unsigned */
void iLHU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LHU %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 1) {
        std::printf("[EE Core   ] LHU: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    set64(rt, read16(addr));
}

/* Load Quadword */
void iLQ(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LQ %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 15) {
        std::printf("[EE Core   ] LQ: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    const auto data = read128(addr);

    set128(rt, data);
}

/* Load Quadword Coprocessor 2 */
void iLQC2(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LQC2 %d, 0x%X(%s); %d = [0x%08X]\n", rt, imm, regNames[rs], rt, addr);
    }

    if (addr & 15) {
        std::printf("[EE Core   ] LQC2: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    const auto data = read128(addr);

    vus[0].setVF(rt, 0, data._u32[0]);
    vus[0].setVF(rt, 1, data._u32[1]);
    vus[0].setVF(rt, 2, data._u32[2]);
    vus[0].setVF(rt, 3, data._u32[3]);
}

/* Load Upper Immediate */
void iLUI(u32 instr) {
    const auto rt = getRt(instr);

    const auto imm = (i64)(i16)getImm(instr) << 16;

    set64(rt, imm);

    if (doDisasm) {
        std::printf("[EE Core   ] LUI %s, 0x%08llX; %s = 0x%016llX\n", regNames[rt], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Load Word */
void iLW(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LW %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] LW: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    set32(rt, read32(addr));
}

/* Load Word Coprocessor */
void iLWC(int copN, u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LWC%d %d, 0x%X(%s); %d = [0x%08X]\n", copN, rt, imm, regNames[rs], rt, addr);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] LWC: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    const auto data = read32(addr);

    switch (copN) {
        case 1: fpu::set(rt, data); break;
        default:
            std::printf("[EE Core   ] LWC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }
}

/* Load Word Left */
void iLWL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LWL %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    const auto shift = 24 - 8 * (addr & 3);
    const auto mask = ~(~0 << shift);

    set32(rt, (regs[rt]._u32[0] & mask) | (read32(addr & ~3) << shift));
}

/* Load Word Right */
void iLWR(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LWR %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    const auto shift = 8 * (addr & 3);
    const auto mask = 0xFFFFFF00 << (24 - shift);

    set32(rt, (regs[rt]._u32[0] & mask) | (read32(addr & ~3) >> shift));
}

/* Load Word Unsigned */
void iLWU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    if (doDisasm) {
        std::printf("[EE Core   ] LWU %s, 0x%X(%s); %s = [0x%08X]\n", regNames[rt], imm, regNames[rs], regNames[rt], addr);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] LWU: Unhandled AdEL @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    set64(rt, read32(addr));
}

/* Multiply-ADD */
void iMADD(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    auto res = (i64)(i32)regs[rs]._u32[0] * (i64)(i32)regs[rt]._u32[0];

    res += ((u64)(regs[CPUReg::HI]._u32[0]) << 32) | (u64)regs[CPUReg::LO]._u32[0];

    regs[CPUReg::LO]._u64[0] = (i32)res;
    regs[CPUReg::HI]._u64[0] = (i32)(res >> 32);

    set64(rd, regs[CPUReg::LO]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MADD %s, %s, %s; %s/LO = 0x%016llX, HI = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[CPUReg::LO]._u64[0], regs[CPUReg::HI]._u64[0]);
    }
}

/* Move From Coprocessor */
void iMFC(int copN, u32 instr) {
    assert((copN >= 0) && (copN < 4));

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    u32 data;

    switch (copN) {
        case 0: data = cop0::get32(rd); break;
        case 1: data = fpu::get(rd); break;
        default:
            std::printf("[EE Core   ] MFC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    set32(rt, data);

    if (doDisasm) {
        std::printf("[EE Core   ] MFC%d %s, %d; %s = 0x%016llX\n", copN, regNames[rt], rd, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Move From HI */
void iMFHI(u32 instr) {
    const auto rd = getRd(instr);

    set64(rd, regs[CPUReg::HI]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MFHI %s; %s = 0x%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Move From HI1 */
void iMFHI1(u32 instr) {
    const auto rd = getRd(instr);

    set64(rd, regs[CPUReg::HI]._u64[1]);

    if (doDisasm) {
        std::printf("[EE Core   ] MFHI1 %s; %s = 0x%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Move From LO */
void iMFLO(u32 instr) {
    const auto rd = getRd(instr);

    set64(rd, regs[CPUReg::LO]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MFLO %s; %s = 0x%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Move From LO1 */
void iMFLO1(u32 instr) {
    const auto rd = getRd(instr);

    set64(rd, regs[CPUReg::LO]._u64[1]);

    if (doDisasm) {
        std::printf("[EE Core   ] MFLO1 %s; %s = 0x%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[1]);
    }
}

/* Move From Shift Amount */
void iMFSA(u32 instr) {
    const auto rd = getRd(instr);

    set64(rd, sa);

    if (doDisasm) {
        std::printf("[EE Core   ] MFSA %s; %s = 0x%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[0]);
    }
}

/* MOVe on Not equal */
void iMOVN(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    if (regs[rt]._u64[0] != 0) set64(rd, regs[rs]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MOVN %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* MOVe on Zero */
void iMOVZ(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    if (regs[rt]._u64[0] == 0) set64(rd, regs[rs]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MOVZ %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Move To Coprocessor */
void iMTC(int copN, u32 instr) {
    assert((copN >= 0) && (copN < 4));

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    const auto data = regs[rt]._u32[0];

    switch (copN) {
        case 0: cop0::set32(rd, data); break;
        case 1: fpu::set(rd, data); break;
        default:
            std::printf("[EE Core   ] MTC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    if (doDisasm) {
        std::printf("[EE Core   ] MTC%d %s, %d; %d = 0x%08X\n", copN, regNames[rt], rd, rd, regs[rt]._u32[0]);
    }
}

/* Move To HI */
void iMTHI(u32 instr) {
    const auto rs = getRs(instr);
    
    regs[CPUReg::HI]._u64[0] = regs[rs]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] MTHI %s; HI = 0x%016llX\n", regNames[rs], regs[CPUReg::HI]._u64[0]);
    }
}

/* Move To HI1 */
void iMTHI1(u32 instr) {
    const auto rs = getRs(instr);
    
    regs[CPUReg::HI]._u64[1] = regs[rs]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] MTHI1 %s; HI1 = 0x%016llX\n", regNames[rs], regs[CPUReg::HI]._u64[1]);
    }
}

/* Move To LO */
void iMTLO(u32 instr) {
    const auto rs = getRs(instr);
    
    regs[CPUReg::LO]._u64[0] = regs[rs]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] MTLO %s; LO = 0x%016llX\n", regNames[rs], regs[CPUReg::LO]._u64[0]);
    }
}

/* Move To LO1 */
void iMTLO1(u32 instr) {
    const auto rs = getRs(instr);
    
    regs[CPUReg::LO]._u64[1] = regs[rs]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] MTLO1 %s; LO1 = 0x%016llX\n", regNames[rs], regs[CPUReg::LO]._u64[1]);
    }
}

/* Move To Shift Amount */
void iMTSA(u32 instr) {
    const auto rs = getRs(instr);

    sa = regs[rs]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] MTSA %s; SA = %u\n", regNames[rs], sa);
    }
}

/* MULTiply */
void iMULT(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = (i64)(i32)regs[rs]._u32[0] * (i64)(i32)regs[rt]._u32[0];

    regs[CPUReg::LO]._u64[0] = (i32)res;
    regs[CPUReg::HI]._u64[0] = (i32)(res >> 32);

    set64(rd, regs[CPUReg::LO]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MULT %s, %s, %s; %s/LO = 0x%016llX, HI = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[CPUReg::LO]._u64[0], regs[CPUReg::HI]._u64[0]);
    }
}

/* MULTiply (to LO1/HI1) */
void iMULT1(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = (i64)(i32)regs[rs]._u32[0] * (i64)(i32)regs[rt]._u32[0];

    regs[CPUReg::LO]._u64[1] = (i32)res;
    regs[CPUReg::HI]._u64[1] = (i32)(res >> 32);

    set64(rd, regs[CPUReg::LO]._u64[1]);

    if (doDisasm) {
        std::printf("[EE Core   ] MULT1 %s, %s, %s; %s/LO1 = 0x%016llX, HI1 = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[CPUReg::LO]._u64[1], regs[CPUReg::HI]._u64[1]);
    }
}

/* MULTiply Unsigned */
void iMULTU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = (u64)regs[rs]._u32[0] * (u64)regs[rt]._u32[0];

    regs[CPUReg::LO]._u64[0] = (i32)res;
    regs[CPUReg::HI]._u64[0] = (i32)(res >> 32);

    set64(rd, regs[CPUReg::LO]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] MULTU %s, %s, %s; %s/LO = 0x%016llX, HI = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[CPUReg::LO]._u64[0], regs[CPUReg::HI]._u64[0]);
    }
}

/* NOR */
void iNOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, ~(regs[rs]._u64[0] | regs[rt]._u64[0]));

    if (doDisasm) {
        std::printf("[EE Core   ] NOR %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* OR */
void iOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] | regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] OR %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* OR Immediate */
void iORI(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u64)getImm(instr);

    set64(rt, regs[rs]._u64[0] | imm);

    if (doDisasm) {
        std::printf("[EE Core   ] ORI %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Parallel saturating ADD, Unsigned Word */
void iPADDUW(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 4; i++) {
        u64 res_ = (u64)regs[rs]._u32[i] + regs[rt]._u32[i];

        if (res_ > UINT32_MAX) res_ = UINT32_MAX;

        res._u32[i] = res_;
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PADDUW %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel AND */
void iPAND(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{regs[rs]._u64[0] & regs[rt]._u64[0], regs[rs]._u64[1] & regs[rt]._u64[1]}};

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PAND %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel CoPY Halfword */
void iPCPYH(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 4; i++) {
        res._u16[i + 0] = regs[rt]._u16[0];
        res._u16[i + 4] = regs[rt]._u16[4];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PCPYH %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel CoPY Lower Doubleword */
void iPCPYLD(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{regs[rt]._u64[0], regs[rs]._u64[0]}}; // rs[63:0] = 127:64, rt[63:0] = 63:0

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PCPYLD %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel CoPY Upper Doubleword */
void iPCPYUD(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{regs[rs]._u64[1], regs[rt]._u64[1]}}; // rs[127:64] = 63:0, rt[127:64] = 127:64

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PCPYUD %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel EXTend Lower Halfword */
void iPEXTLH(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 4; i++) {
        res._u16[2 * i + 0] = regs[rt]._u16[i];
        res._u16[2 * i + 1] = regs[rs]._u16[i];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PEXTLH %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel EXTend Lower Word */
void iPEXTLW(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 2; i++) {
        res._u32[2 * i + 0] = regs[rt]._u32[i];
        res._u32[2 * i + 1] = regs[rs]._u32[i];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PEXTLW %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel EXTend Upper Word */
void iPEXTUW(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 2; i++) {
        res._u32[2 * i + 0] = regs[rt]._u32[i + 2];
        res._u32[2 * i + 1] = regs[rs]._u32[i + 2];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PEXTUW %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel EXTend from 5 bits */
void iPEXT5(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 4; i++) {
        const auto data = (regs[rt]._u32[i] & 0xFFFF);

        res._u32[i]  = ((data >>  0) & 0x1F) << 3;
        res._u32[i] |= ((data >>  5) & 0x1F) << 11;
        res._u32[i] |= ((data >> 10) & 0x1F) << 19;
        res._u32[i] |= ((data >> 15) & 0x01) << 31;
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PEXT5 %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel Leading Zeroes or ones Count Word */
void iPLZCW(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);

    u64 res;

    /* If rs[31] == 1, count leading 1s, else count leading 0s */
    if (regs[rs]._u32[0] & (1 << 31)) {
        res = std::countl_one(regs[rs]._u32[0]) - 1;
    } else {
        res = std::countl_zero(regs[rs]._u32[0]) - 1;
    }

    /* If rs[63] == 1, count leading 1s, else count leading 0s */
    if (regs[rs]._u32[1] & (1 << 31)) {
        res |= (u64)(std::countl_one(regs[rs]._u32[1]) - 1) << 32;
    } else {
        res |= (u64)(std::countl_zero(regs[rs]._u32[1]) - 1) << 32;
    }

    set64(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PLZCW %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Parallel Move From HI */
void iPMFHI(u32 instr) {
    const auto rd = getRd(instr);

    set128(rd, regs[CPUReg::HI]);

    if (doDisasm) {
        std::printf("[EE Core   ] PMFHI %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel Move From LO */
void iPMFLO(u32 instr) {
    const auto rd = getRd(instr);

    set128(rd, regs[CPUReg::LO]);

    if (doDisasm) {
        std::printf("[EE Core   ] PMFLO %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel Move To HI */
void iPMTHI(u32 instr) {
    const auto rs = getRs(instr);

    regs[CPUReg::HI] = regs[rs];

    if (doDisasm) {
        std::printf("[EE Core   ] PMTHI %s; HI = 0x%016llX%016llX\n", regNames[rs], regs[rs]._u64[1], regs[rs]._u64[0]);
    }
}

/* Parallel Move To LO */
void iPMTLO(u32 instr) {
    const auto rs = getRs(instr);

    regs[CPUReg::LO] = regs[rs];

    if (doDisasm) {
        std::printf("[EE Core   ] PMTLO %s; LO = 0x%016llX%016llX\n", regNames[rs], regs[rs]._u64[1], regs[rs]._u64[0]);
    }
}

/* Parallel NOR */
void iPNOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{~(regs[rs]._u64[0] | regs[rt]._u64[0]), ~(regs[rs]._u64[1] | regs[rt]._u64[1])}};

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PNOR %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel OR */
void iPOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{regs[rs]._u64[0] | regs[rt]._u64[0], regs[rs]._u64[1] | regs[rt]._u64[1]}};

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] POR %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel SUBtract, Byte */
void iPSUBB(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 16; i++) {
        res._u8[i] = regs[rs]._u8[i] - regs[rt]._u8[i];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PSUBB %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel SUBtract, Word */
void iPSUBW(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    u128 res;

    for (int i = 0; i < 4; i++) {
        res._u32[i] = regs[rs]._u32[i] - regs[rt]._u32[i];
    }

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PSUBW %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Parallel XOR */
void iPXOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto res = u128{{regs[rs]._u64[0] ^ regs[rt]._u64[0], regs[rs]._u64[1] ^ regs[rt]._u64[1]}};

    set128(rd, res);

    if (doDisasm) {
        std::printf("[EE Core   ] PXOR %s, %s, %s; %s = 0x%016llX%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[1], regs[rd]._u64[0]);
    }
}

/* Quadword Move From Coprocessor */
void iQMFC(int copN, u32 instr) {
    assert(copN == 2); // VU0/COP2 only?

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    u128 data;

    switch (copN) {
        case 2:
            {
                data._u32[0] = vus[0].getVF(rd, 0);
                data._u32[1] = vus[0].getVF(rd, 1);
                data._u32[2] = vus[0].getVF(rd, 2);
                data._u32[3] = vus[0].getVF(rd, 3);
            }
            break;
        default:
            std::printf("[EE Core   ] QMFC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    set128(rt, data);

    if (doDisasm) {
        std::printf("[EE Core   ] QMFC%d %s, %d; %s = 0x%016llX%016llX\n", copN, regNames[rt], rd, regNames[rt], regs[rt]._u64[1], regs[rt]._u64[0]);
    }
}

/* Quadword Move To Coprocessor */
void iQMTC(int copN, u32 instr) {
    assert(copN == 2);

    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    /* TODO: add COP usable check */

    switch (copN) {
        case 2:
            vus[0].setVF(rd, 0, regs[rt]._u32[0]);
            vus[0].setVF(rd, 1, regs[rt]._u32[1]);
            vus[0].setVF(rd, 2, regs[rt]._u32[2]);
            vus[0].setVF(rd, 3, regs[rt]._u32[3]);
            break;
        default:
            std::printf("[EE Core   ] QMTC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    if (doDisasm) {
        std::printf("[EE Core   ] QMTC%d %s, %d; %d = 0x%016llX%016llX\n", copN, regNames[rt], rd, rd, regs[rt]._u64[1], regs[rt]._u64[0]);
    }
}

/* Store Byte */
void iSB(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;
    const auto data = regs[rt]._u8[0];

    if (doDisasm) {
        std::printf("[EE Core   ] SB %s, 0x%X(%s); [0x%08X] = 0x%02X\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    write8(addr, data);
}

/* Store Doubleword */
void iSD(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;
    const auto data = regs[rt]._u64[0];

    if (doDisasm) {
        std::printf("[EE Core   ] SD %s, 0x%X(%s); [0x%08X] = 0x%016llX\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    if (addr & 7) {
        std::printf("[EE Core   ] SD: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write64(addr, data);
}

/* Store Doubleword Left */
void iSDL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    const auto shift = 8 * (addr & 7);
    const auto mask  = 0xFFFFFF00ull << shift;

    const auto data = (read64(addr & ~7) & mask) | (regs[rt]._u64[0] >> (56 - shift));

    if (doDisasm) {
        std::printf("[EE Core   ] SDL %s, 0x%X(%s); [0x%08X] = 0x%016llX\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    write64(addr & ~7, data);
}

/* Store Doubleword Right */
void iSDR(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    const auto shift = 8 * (addr & 7);
    const auto mask  = ~(~0ull << shift);

    const auto data = (read64(addr & ~7) & mask) | (regs[rt]._u64[0] << shift);

    if (doDisasm) {
        std::printf("[EE Core   ] SDR %s, 0x%X(%s); [0x%08X] = 0x%016llX\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    write64(addr & ~7, data);
}

/* Store Halfword */
void iSH(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;
    const auto data = regs[rt]._u16[0];

    if (doDisasm) {
        std::printf("[EE Core   ] SH %s, 0x%X(%s); [0x%08X] = 0x%04X\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    if (addr & 1) {
        std::printf("[EE Core   ] SH: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write16(addr, data);
}

/* Shift Left Logical */
void iSLL(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set32(rd, regs[rt]._u32[0] << shamt);

    if (doDisasm) {
        if (rd == CPUReg::R0) {
            std::printf("[EE Core   ] NOP\n");
        } else {
            std::printf("[EE Core   ] SLL %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
        }
    }
}

/* Shift Left Logical Variable */
void iSLLV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set32(rd, regs[rt]._u32[0] << (regs[rs]._u64[0] & 0x1F));

    if (doDisasm) {
        std::printf("[EE Core   ] SLLV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Set on Less Than */
void iSLT(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, (i64)regs[rs]._u64[0] < (i64)regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] SLT %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Set on Less Than Immediate */
void iSLTI(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i64)(i16)getImm(instr);

    set64(rt, (i64)regs[rs]._u64[0] < imm);

    if (doDisasm) {
        std::printf("[EE Core   ] SLTI %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Set on Less Than Immediate Unsigned */
void iSLTIU(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u64)(i16)getImm(instr);

    set64(rt, regs[rs]._u64[0] < imm);

    if (doDisasm) {
        std::printf("[EE Core   ] SLTIU %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

/* Set on Less Than Unsigned */
void iSLTU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] < regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] SLTU %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Store Quadword */
void iSQ(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;
    const auto data = regs[rt];

    if (doDisasm) {
        std::printf("[EE Core   ] SQ %s, 0x%X(%s); [0x%08X] = 0x%016llX%016llX\n", regNames[rt], imm, regNames[rs], addr, data._u64[1], data._u64[0]);
    }

    if (addr & 15) {
        std::printf("[EE Core   ] SQ: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write128(addr, data);
}

/* Store Quadword Coprocessor 2 */
void iSQC2(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    u128 data;

    data._u32[0] = vus[0].getVF(rt, 0);
    data._u32[1] = vus[0].getVF(rt, 1);
    data._u32[2] = vus[0].getVF(rt, 2);
    data._u32[3] = vus[0].getVF(rt, 3);

    if (doDisasm) {
        std::printf("[EE Core   ] SQC2 %d, 0x%X(%s); [0x%08X] = 0x%016llX%016llX\n", rt, imm, regNames[rs], addr, data._u64[1], data._u64[0]);
    }

    if (addr & 15) {
        std::printf("[EE Core   ] SQC2: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write128(addr, data);
}

/* Shift Right Arithmetic */
void iSRA(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set32(rd, (i32)regs[rt]._u32[0] >> shamt);

    if (doDisasm) {
        std::printf("[EE Core   ] SRA %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Shift Right Arithmetic Variable */
void iSRAV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set32(rd, (i32)regs[rt]._u32[0] >> (regs[rs]._u64[0] & 0x1F));

    if (doDisasm) {
        std::printf("[EE Core   ] SRAV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Shift Right Logical */
void iSRL(u32 instr) {
    const auto rd = getRd(instr);
    const auto rt = getRt(instr);

    const auto shamt = getShamt(instr);

    set32(rd, regs[rt]._u32[0] >> shamt);

    if (doDisasm) {
        std::printf("[EE Core   ] SRL %s, %s, %u; %s = 0x%016llX\n", regNames[rd], regNames[rt], shamt, regNames[rd], regs[rd]._u64[0]);
    }
}

/* Shift Right Logical Variable */
void iSRLV(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set32(rd, regs[rt]._u32[0] >> (regs[rs]._u64[0] & 0x1F));

    if (doDisasm) {
        std::printf("[EE Core   ] SRLV %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rt], regNames[rs], regNames[rd], regs[rd]._u64[0]);
    }
}

/* SUBtract Unsigned */
void iSUBU(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set32(rd, regs[rs]._u32[0] - regs[rt]._u32[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] SUBU %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* Store Word */
void iSW(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;
    const auto data = regs[rt]._u32[0];

    if (doDisasm) {
        std::printf("[EE Core   ] SW %s, 0x%X(%s); [0x%08X] = 0x%08X\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] SW: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write32(addr, data);
}

/* Store Word Coprocessor */
void iSWC(int copN, u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    u32 data;
    switch (copN) {
        case 1: data = fpu::get(rt); break;
        default:
            std::printf("[EE Core   ] SWC: Unhandled coprocessor %d\n", copN);

            exit(0);
    }

    if (doDisasm) {
        std::printf("[EE Core   ] SWC%d %d, 0x%X(%s); [0x%08X] = 0x%08X\n", copN, rt, imm, regNames[rs], addr, data);
    }

    if (addr & 3) {
        std::printf("[EE Core   ] SWC: Unhandled AdES @ 0x%08X (address = 0x%08X)\n", cpc, addr);

        exit(0);
    }

    write32(addr, data);
}

/* Store Word Left */
void iSWL(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    const auto shift = 8 * (addr & 3);
    const auto mask  = 0xFFFFFF00 << shift;

    const auto data = (read32(addr & ~3) & mask) | (regs[rt]._u32[0] >> (24 - shift));

    if (doDisasm) {
        std::printf("[EE Core   ] SWL %s, 0x%X(%s); [0x%08X] = 0x%08X\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    write32(addr & ~3, data);
}

/* Store Word Right */
void iSWR(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (i32)(i16)getImm(instr);

    const auto addr = regs[rs]._u32[0] + imm;

    const auto shift = 8 * (addr & 3);
    const auto mask  = ~(~0 << shift);

    const auto data = (read32(addr & ~3) & mask) | (regs[rt]._u32[0] << shift);

    if (doDisasm) {
        std::printf("[EE Core   ] SWR %s, 0x%X(%s); [0x%08X] = 0x%08X\n", regNames[rt], imm, regNames[rs], addr, data);
    }

    write32(addr & ~3, data);
}

/* SYNChronize */
void iSYNC(u32 instr) {
    const auto stype = getShamt(instr);

    if (doDisasm) {
        std::printf("[EE Core   ] SYNC.%s\n", (stype & (1 << 4)) ? "P" : "L");
    }
}

/* SYSCALL */
void iSYSCALL() {
    if (doDisasm) {
        std::printf("[EE Core   ] SYSCALL\n");
    }

    raiseLevel1Exception(Exception::SystemCall);
}

/* TLB Write Indexed */
void iTLBWI() {
    /* TODO: implement the TLB? */

    if (doDisasm) {
        std::printf("[EE Core   ] TLBWI\n");
    }
}

/* XOR */
void iXOR(u32 instr) {
    const auto rd = getRd(instr);
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    set64(rd, regs[rs]._u64[0] ^ regs[rt]._u64[0]);

    if (doDisasm) {
        std::printf("[EE Core   ] XOR %s, %s, %s; %s = 0x%016llX\n", regNames[rd], regNames[rs], regNames[rt], regNames[rd], regs[rd]._u64[0]);
    }
}

/* XOR Immediate */
void iXORI(u32 instr) {
    const auto rs = getRs(instr);
    const auto rt = getRt(instr);

    const auto imm = (u64)getImm(instr);

    set64(rt, regs[rs]._u64[0] ^ imm);

    if (doDisasm) {
        std::printf("[EE Core   ] XORI %s, %s, 0x%llX; %s = 0x%016llX\n", regNames[rt], regNames[rs], imm, regNames[rt], regs[rt]._u64[0]);
    }
}

void decodeInstr(u32 instr) {
    const auto opcode = getOpcode(instr);

    switch (opcode) {
        case Opcode::SPECIAL:
            {
                const auto funct = getFunct(instr);

                switch (funct) {
                    case SPECIALOpcode::SLL    : iSLL(instr); break;
                    case SPECIALOpcode::SRL    : iSRL(instr); break;
                    case SPECIALOpcode::SRA    : iSRA(instr); break;
                    case SPECIALOpcode::SLLV   : iSLLV(instr); break;
                    case SPECIALOpcode::SRLV   : iSRLV(instr); break;
                    case SPECIALOpcode::SRAV   : iSRAV(instr); break;
                    case SPECIALOpcode::JR     : iJR(instr); break;
                    case SPECIALOpcode::JALR   : iJALR(instr); break;
                    case SPECIALOpcode::MOVZ   : iMOVZ(instr); break;
                    case SPECIALOpcode::MOVN   : iMOVN(instr); break;
                    case SPECIALOpcode::SYSCALL: iSYSCALL(); break;
                    case SPECIALOpcode::SYNC   : iSYNC(instr); break;
                    case SPECIALOpcode::MFHI   : iMFHI(instr); break;
                    case SPECIALOpcode::MTHI   : iMTHI(instr); break;
                    case SPECIALOpcode::MFLO   : iMFLO(instr); break;
                    case SPECIALOpcode::MTLO   : iMTLO(instr); break;
                    case SPECIALOpcode::DSLLV  : iDSLLV(instr); break;
                    case SPECIALOpcode::DSRLV  : iDSRLV(instr); break;
                    case SPECIALOpcode::DSRAV  : iDSRAV(instr); break;
                    case SPECIALOpcode::MULT   : iMULT(instr); break;
                    case SPECIALOpcode::MULTU  : iMULTU(instr); break;
                    case SPECIALOpcode::DIV    : iDIV(instr); break;
                    case SPECIALOpcode::DIVU   : iDIVU(instr); break;
                    case SPECIALOpcode::ADDU   : iADDU(instr); break;
                    case SPECIALOpcode::SUBU   : iSUBU(instr); break;
                    case SPECIALOpcode::AND    : iAND(instr); break;
                    case SPECIALOpcode::OR     : iOR(instr); break;
                    case SPECIALOpcode::XOR    : iXOR(instr); break;
                    case SPECIALOpcode::NOR    : iNOR(instr); break;
                    case SPECIALOpcode::MFSA   : iMFSA(instr); break;
                    case SPECIALOpcode::MTSA   : iMTSA(instr); break;
                    case SPECIALOpcode::SLT    : iSLT(instr); break;
                    case SPECIALOpcode::SLTU   : iSLTU(instr); break;
                    case SPECIALOpcode::DADDU  : iDADDU(instr); break;
                    case SPECIALOpcode::DSUBU  : iDSUBU(instr); break;
                    case SPECIALOpcode::DSLL   : iDSLL(instr); break;
                    case SPECIALOpcode::DSRL   : iDSRL(instr); break;
                    case SPECIALOpcode::DSRA   : iDSRA(instr); break;
                    case SPECIALOpcode::DSLL32 : iDSLL32(instr); break;
                    case SPECIALOpcode::DSRL32 : iDSRL32(instr); break;
                    case SPECIALOpcode::DSRA32 : iDSRA32(instr); break;
                    default:
                        std::printf("[EE Core   ] Unhandled SPECIAL instruction 0x%02X (0x%08X) @ 0x%08X\n", funct, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::REGIMM:
            {
                const auto rt = getRt(instr);

                switch (rt) {
                    case REGIMMOpcode::BLTZ : iBLTZ(instr); break;
                    case REGIMMOpcode::BGEZ : iBGEZ(instr); break;
                    case REGIMMOpcode::BLTZL: iBLTZL(instr); break;
                    case REGIMMOpcode::BGEZL: iBGEZL(instr); break;
                    default:
                        std::printf("[EE Core   ] Unhandled REGIMM instruction 0x%02X (0x%08X) @ 0x%08X\n", rt, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::J    : iJ(instr); break;
        case Opcode::JAL  : iJAL(instr); break;
        case Opcode::BEQ  : iBEQ(instr); break;
        case Opcode::BNE  : iBNE(instr); break;
        case Opcode::BLEZ : iBLEZ(instr); break;
        case Opcode::BGTZ : iBGTZ(instr); break;
        case Opcode::ADDI : iADDI(instr); break;
        case Opcode::ADDIU: iADDIU(instr); break;
        case Opcode::SLTI : iSLTI(instr); break;
        case Opcode::SLTIU: iSLTIU(instr); break;
        case Opcode::ANDI : iANDI(instr); break;
        case Opcode::ORI  : iORI(instr); break;
        case Opcode::XORI : iXORI(instr); break;
        case Opcode::LUI  : iLUI(instr); break;
        case Opcode::COP0 :
            {
                const auto rs = getRs(instr);

                switch (rs) {
                    case COPOpcode::MF: iMFC(0, instr); break;
                    case COPOpcode::MT: iMTC(0, instr); break;
                    case COPOpcode::CO:
                        {
                            const auto funct = getFunct(instr);

                            switch (funct) {
                                case COP0Opcode::TLBWI: iTLBWI(); break;
                                case COP0Opcode::ERET : iERET(); break;
                                case COP0Opcode::EI   : iEI(); break;
                                case COP0Opcode::DI   : iDI(); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled COP0 control instruction 0x%02X (0x%08X) @ 0x%08X\n", funct, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    default:
                        std::printf("[EE Core   ] Unhandled COP0 instruction 0x%02X (0x%08X) @ 0x%08X\n", rs, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::COP1:
            {
                const auto rs = getRs(instr);

                switch (rs) {
                    case COPOpcode::MF: iMFC(1, instr); break;
                    case COPOpcode::CF: iCFC(1, instr); break;
                    case COPOpcode::MT: iMTC(1, instr); break;
                    case COPOpcode::CT: iCTC(1, instr); break;
                    case COPOpcode::BC:
                        {
                            const auto rt = getRt(instr);

                            switch (rt) {
                                case COPBranch::BCF : iBCF(1, instr); break;
                                case COPBranch::BCT : iBCT(1, instr); break;
                                case COPBranch::BCFL: iBCFL(1, instr); break;
                                case COPBranch::BCTL: iBCTL(1, instr); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled COP1 branch instruction 0x%02X (0x%08X) @ 0x%08X\n", rt, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    case COP1Opcode::S: fpu::executeSingle(instr); break;
                    case COP1Opcode::W: fpu::executeWord(instr); break;
                    default:
                        std::printf("[EE Core   ] Unhandled COP1 instruction 0x%02X (0x%08X) @ 0x%08X\n", rs, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::COP2 :
            {
                const auto rs = getRs(instr);

                if (rs & (1 << 4)) {
                    return ee::vu::interpreter::executeMacro(&vus[0], instr);
                }

                switch (rs) {
                    case COPOpcode::QMF: iQMFC(2, instr); break;
                    case COPOpcode::CF : iCFC(2, instr); break;
                    case COPOpcode::QMT: iQMTC(2, instr); break;
                    case COPOpcode::CT : iCTC(2, instr); break;
                    default:
                        std::printf("[EE Core   ] Unhandled COP2 instruction 0x%02X (0x%08X) @ 0x%08X\n", rs, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::BEQL  : iBEQL(instr); break;
        case Opcode::BNEL  : iBNEL(instr); break;
        case Opcode::BLEZL : iBLEZL(instr); break;
        case Opcode::BGTZL : iBGTZL(instr); break;
        case Opcode::DADDIU: iDADDIU(instr); break;
        case Opcode::LDL   : iLDL(instr); break;
        case Opcode::LDR   : iLDR(instr); break;
        case Opcode::MMI   :
            {
                const auto funct = getFunct(instr);

                switch (funct) {
                    case MMIOpcode::MADD : iMADD(instr); break;
                    case MMIOpcode::PLZCW: iPLZCW(instr); break;
                    case MMIOpcode::MMI0 :
                        {
                            const auto shamt = getShamt(instr);

                            switch (shamt) {
                                case MMI0Opcode::PSUBW : iPSUBW(instr); break;
                                case MMI0Opcode::PSUBB : iPSUBB(instr); break;
                                case MMI0Opcode::PEXTLW: iPEXTLW(instr); break;
                                case MMI0Opcode::PEXTLH: iPEXTLH(instr); break;
                                case MMI0Opcode::PEXT5 : iPEXT5(instr); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled MMI0 instruction 0x%02X (0x%08X) @ 0x%08X\n", shamt, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    case MMIOpcode::MMI2:
                        {
                            const auto shamt = getShamt(instr);

                            switch (shamt) {
                                case MMI2Opcode::PMFHI : iPMFHI(instr); break;
                                case MMI2Opcode::PMFLO : iPMFLO(instr); break;
                                case MMI2Opcode::PCPYLD: iPCPYLD(instr); break;
                                case MMI2Opcode::PAND  : iPAND(instr); break;
                                case MMI2Opcode::PXOR  : iPXOR(instr); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled MMI2 instruction 0x%02X (0x%08X) @ 0x%08X\n", shamt, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    case MMIOpcode::MFHI1: iMFHI1(instr); break;
                    case MMIOpcode::MTHI1: iMTHI1(instr); break;
                    case MMIOpcode::MFLO1: iMFLO1(instr); break;
                    case MMIOpcode::MTLO1: iMTLO1(instr); break;
                    case MMIOpcode::MULT1: iMULT1(instr); break;
                    case MMIOpcode::DIV1 : iDIV1(instr); break;
                    case MMIOpcode::DIVU1: iDIVU1(instr); break;
                    case MMIOpcode::MMI1 :
                        {
                            const auto shamt = getShamt(instr);

                            switch (shamt) {
                                case MMI1Opcode::PADDUW: iPADDUW(instr); break;
                                case MMI1Opcode::PEXTUW: iPEXTUW(instr); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled MMI1 instruction 0x%02X (0x%08X) @ 0x%08X\n", shamt, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    case MMIOpcode::MMI3:
                        {
                            const auto shamt = getShamt(instr);

                            switch (shamt) {
                                case MMI3Opcode::PMTHI : iPMTHI(instr); break;
                                case MMI3Opcode::PMTLO : iPMTLO(instr); break;
                                case MMI3Opcode::PCPYUD: iPCPYUD(instr); break;
                                case MMI3Opcode::POR   : iPOR(instr); break;
                                case MMI3Opcode::PNOR  : iPNOR(instr); break;
                                case MMI3Opcode::PCPYH : iPCPYH(instr); break;
                                default:
                                    std::printf("[EE Core   ] Unhandled MMI3 instruction 0x%02X (0x%08X) @ 0x%08X\n", shamt, instr, cpc);

                                    exit(0);
                            }
                        }
                        break;
                    default:
                        std::printf("[EE Core   ] Unhandled MMI instruction 0x%02X (0x%08X) @ 0x%08X\n", funct, instr, cpc);

                        exit(0);
                }
            }
            break;
        case Opcode::LQ   : iLQ(instr); break;
        case Opcode::SQ   : iSQ(instr); break;
        case Opcode::LB   : iLB(instr); break;
        case Opcode::LH   : iLH(instr); break;
        case Opcode::LWL  : iLWL(instr); break;
        case Opcode::LW   : iLW(instr); break;
        case Opcode::LBU  : iLBU(instr); break;
        case Opcode::LHU  : iLHU(instr); break;
        case Opcode::LWR  : iLWR(instr); break;
        case Opcode::LWU  : iLWU(instr); break;
        case Opcode::SB   : iSB(instr); break;
        case Opcode::SH   : iSH(instr); break;
        case Opcode::SWL  : iSWL(instr); break;
        case Opcode::SW   : iSW(instr); break;
        case Opcode::SDL  : iSDL(instr); break;
        case Opcode::SDR  : iSDR(instr); break;
        case Opcode::SWR  : iSWR(instr); break;
        case Opcode::CACHE: break; // CACHE
        case Opcode::LWC1 : iLWC(1, instr); break;
        case Opcode::LQC2 : iLQC2(instr); break;
        case Opcode::LD   : iLD(instr); break;
        case Opcode::SWC1 : iSWC(1, instr); break;
        case Opcode::SQC2 : iSQC2(instr); break;
        case Opcode::SD   : iSD(instr); break;
        default:
            std::printf("[EE Core   ] Unhandled instruction 0x%02X (0x%08X) @ 0x%08X\n", opcode, instr, cpc);

            exit(0);
    }
}

void init() {
    std::memset(&regs, 0, 34 * sizeof(u128));

    // Set program counter to reset vector
    setPC(RESET_VECTOR);

    // Initialize coprocessors
    cop0::init();

    std::printf("[EE Core   ] Init OK\n");
}

void step(i64 c) {
    for (int i = c; i != 0; i--) {
        cpc = pc; // Save current PC

        if ((cpc == 0x81FC0) && !inBIFCO) {
            std::printf("[EE Core   ] Entering BIFCO loop\n");

            inBIFCO = true;
        }

        // Advance delay slot helper
        inDelaySlot[0] = inDelaySlot[1];
        inDelaySlot[1] = false;

        decodeInstr(fetchInstr());
    }

    cop0::incrementCount(c);
}

void doInterrupt() {
    /* Set CPC and advance delay slot */
    cpc = pc;

    inDelaySlot[0] = inDelaySlot[1];
    inDelaySlot[1] = false;

    raiseLevel1Exception(Exception::Interrupt);
}

/* Returns pointer to vector unit */
VectorUnit *getVU(int vuID) {
    return &vus[vuID];
}

}
