MIPS A
"SyncdRWANa Rfe PodRWNaA RfeAA"
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=SyncdRWANa Rfe PodRWNaA RfeAA

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 Loop00:           | lw r2,0( ry)      ;
 ll r2,0( rx)      | li r3,1           ;
 ori r9992,r2,0      | Loop01:           ;
 sc r9992,0( rx)     | ll r4,0( rx)      ;
 beq r9992,0,Loop00 | ori r9992,r3,0      ;
 sync              | sc r9992,0( rx)     ;
 li r3,1           | beq r9992,0,Loop01 ;
 sw r3,0( ry)      |                   ;
exists
(x=1 /\ 0:r2=1 /\ 1:r2=1 /\ 1:r4=0)

