Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Sat May 02 20:12:33 2020
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Sat May 02 20:12:39 CEST 2020)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Sat May 02 20:12:39 CEST 2020)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/jfilipiak/PPCU_VLSI/TSMC130/PPCU_VLSI_2020/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 27: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 28: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 32: read_hdl ../rtl/mtm_Alu_deserializer.v ../rtl/mtm_Alu_core.v ../rtl/mtm_Alu_serializer.v ../rtl/mtm_Alu.v
            Reading Verilog file '../rtl/mtm_Alu_deserializer.v'
            Reading Verilog file '../rtl/mtm_Alu_core.v'
            Reading Verilog file '../rtl/mtm_Alu_serializer.v'
            Reading Verilog file '../rtl/mtm_Alu.v'
@file(synth_mtmAlu.tcl) 38: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 39: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 40: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 41: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '../rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '../rtl/mtm_Alu_deserializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt' [7] doesn't match the width of right hand side [4] in assignment in file '../rtl/mtm_Alu_deserializer.v' on line 69.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [7] doesn't match the width of right hand side [4] in assignment in file '../rtl/mtm_Alu_deserializer.v' on line 122.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '../rtl/mtm_Alu_core.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mtm_Alu_core' in file '../rtl/mtm_Alu_core.v' on line 73.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '../rtl/mtm_Alu_serializer.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mtm_Alu_serializer' in file '../rtl/mtm_Alu_serializer.v' on line 73.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              7                                      elaborate
@file(synth_mtmAlu.tcl) 48: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 49: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 50: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 51: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 76: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 77: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 78: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 79: check_timing_intent -verbose > check_timing_intent.rpt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(synth_mtmAlu.tcl) 111: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 121: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_data_C_52_10', 'u_mtm_Alu_core/mux_data_crc_52_10', 
'u_mtm_Alu_core/mux_data_flag_52_10', 'u_mtm_Alu_core/mux_state_52_10', 
'u_mtm_Alu_core/mux_tx_dt_ready_52_10', 
'u_mtm_Alu_deserializer/mux_OUT_60_6', 
'u_mtm_Alu_deserializer/mux_bit_cnt_60_6', 
'u_mtm_Alu_deserializer/mux_data_A_60_6', 
'u_mtm_Alu_deserializer/mux_data_B_60_6', 
'u_mtm_Alu_deserializer/mux_data_OP_60_6', 
'u_mtm_Alu_deserializer/mux_error_60_6', 
'u_mtm_Alu_deserializer/mux_error_flag_60_6', 
'u_mtm_Alu_deserializer/mux_error_occured_60_6', 
'u_mtm_Alu_deserializer/mux_rx_ready_60_6', 
'u_mtm_Alu_deserializer/mux_state_60_6', 
'u_mtm_Alu_serializer/mux_bit_cnt_48_9', 
'u_mtm_Alu_serializer/mux_ctl_48_9', 
'u_mtm_Alu_serializer/mux_data_buf_48_9', 
'u_mtm_Alu_serializer/mux_error_info_48_9', 
'u_mtm_Alu_serializer/mux_sout_48_9', 
'u_mtm_Alu_serializer/mux_state_48_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 122: syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 2248 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mtm_Alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_298'
      Timing increment_unsigned_15...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_298'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_299'
      Timing decrement_unsigned_142...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_299'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_deserializer/data_OP_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/data_OP_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/data_OP_reg[1]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) cb_seq_599...
            Starting partial collapsing (xors only) cb_seq_599
            Finished partial collapsing.
            Starting xor partial collapsing cb_seq_599
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_599
        Mapping component cb_seq_599...
          Structuring (delay-based) sub_unsigned_271...
          Done structuring (delay-based) sub_unsigned_271
        Mapping component sub_unsigned_271...
          Structuring (delay-based) add_unsigned_273...
            Starting partial collapsing (xors only) add_unsigned_273
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_273
        Mapping component add_unsigned_273...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting xor partial collapsing cb_oseq
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) logic partition in mtm_Alu_core...
          Done structuring (delay-based) logic partition in mtm_Alu_core
        Mapping logic partition in mtm_Alu_core...
          Structuring (delay-based) mtm_Alu_serializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_serializer
        Mapping component mtm_Alu_serializer...
 
Global mapping target info
==========================
Cost Group 'clk1' target slack:   286 ps
Target path end-point (Pin: u_mtm_Alu_deserializer/data_OP_reg[2]/d)

          Pin                      Type          Fanout  Load Arrival   
                                  (Domain)               (fF)   (ps)    
------------------------------------------------------------------------
(clock clk1)             <<<  launch                                0 R 
(mtmAlu.sdc_line_48_1_1)      ext delay                                 
sin                      (u)  in port                 2  15.8           
u_mtm_Alu_deserializer/sin 
  cb_seqi/sin 
    g5480/in_1                                                          
    g5480/z              (u)  unmapped_or2            1   7.9           
    g5430/in_0                                                          
    g5430/z              (u)  unmapped_nand2          1   7.9           
    g5377/in_0                                                          
    g5377/z              (u)  unmapped_complex2       1   7.9           
    g5360/in_1                                                          
    g5360/z              (u)  unmapped_nand2          5  39.5           
    g5271/in_1                                                          
    g5271/z              (u)  unmapped_or2            3  23.7           
    g5265/in_0                                                          
    g5265/z              (u)  unmapped_complex2       3  23.7           
    g4925/in_1                                                          
    g4925/z              (u)  unmapped_or2            3  23.7           
    g4920/in_1                                                          
    g4920/z              (u)  unmapped_or2            3  23.7           
    g4912/in_1                                                          
    g4912/z              (u)  unmapped_nand2          1   7.9           
    g4842/in_1                                                          
    g4842/z              (u)  unmapped_or2           66 521.4           
    g4832/in_1                                                          
    g4832/z              (u)  unmapped_nand2          1   7.9           
    g4715/in_0                                                          
    g4715/z              (u)  unmapped_nand2          1   7.9           
    data_OP_reg[2]/d     <<<  unmapped_d_flop                           
    data_OP_reg[2]/clk        setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk1)                  capture                           20000 R 
                              uncertainty                               
------------------------------------------------------------------------
Cost Group   : 'clk1' (path_group 'clk1')
Start-point  : sin
End-point    : u_mtm_Alu_deserializer/cb_seqi/data_OP_reg[2]/d
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7240ps.
 
          Restructuring (delay-based) logic partition in mtm_Alu_core...
          Done restructuring (delay-based) logic partition in mtm_Alu_core
        Optimizing logic partition in mtm_Alu_core...
          Restructuring (delay-based) mtm_Alu_serializer...
          Done restructuring (delay-based) mtm_Alu_serializer
        Optimizing component mtm_Alu_serializer...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) cb_seq_599...
          Done restructuring (delay-based) cb_seq_599
        Optimizing component cb_seq_599...
          Restructuring (delay-based) add_unsigned_273...
          Done restructuring (delay-based) add_unsigned_273
        Optimizing component add_unsigned_273...
        Early Area Reclamation for add_unsigned_273 'very_fast' (slack=4136, area=6439)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_271...
          Done restructuring (delay-based) sub_unsigned_271
        Optimizing component sub_unsigned_271...
        Early Area Reclamation for sub_unsigned_271 'very_fast' (slack=4346, area=6463)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                         Type            Fanout Load Slew Delay Arrival   
                                    (Domain)                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk1)                 launch                                               0 R 
u_mtm_Alu_deserializer
  cb_seqi
    data_A_reg[1]/CLK                                               0             0 R 
    data_A_reg[1]/Q          UCL_DFF(WC_tc)               4 47.0  507  +585     585 F 
  cb_seqi/data_A[1] 
u_mtm_Alu_deserializer/data_A[1] 
u_mtm_Alu_core/data_A[1] 
  calculate_102_11:sub_140_45/A[1] 
    g979/EIN                                                             +0     586   
    g979/AUS                 UCL_INV2(WC_tc)              2 26.1  244  +172     757 R 
    g958/EIN1                                                            +0     757   
    g958/AUS                 UCL_NAND2_WIDEN(WC_tc)       1 18.8  278  +156     913 F 
    g940/EIN0                                                            +0     913   
    g940/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  197  +153    1066 R 
    g939/EIN1                                                            +0    1066   
    g939/AUS                 UCL_NAND2_2(WC_tc)           2 32.9  202  +138    1204 F 
    g937/EIN1                                                            +0    1204   
    g937/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  211  +121    1324 R 
    g936/EIN1                                                            +0    1325   
    g936/AUS                 UCL_NAND2_2(WC_tc)           2 32.9  204  +140    1464 F 
    g934/EIN1                                                            +0    1465   
    g934/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  254  +121    1586 R 
    g933/EIN1                                                            +0    1586   
    g933/AUS                 UCL_NAND2_2(WC_tc)           2 32.9  232  +147    1733 F 
    g931/EIN1                                                            +0    1733   
    g931/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  254  +127    1860 R 
    g930/EIN1                                                            +0    1860   
    g930/AUS                 UCL_NAND2_2(WC_tc)           2 32.9  232  +147    2006 F 
    g928/EIN1                                                            +0    2007   
    g928/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  254  +127    2133 R 
    g927/EIN1                                                            +0    2134   
    g927/AUS                 UCL_NAND2_2(WC_tc)           2 32.9  232  +147    2280 F 
    g925/EIN1                                                            +0    2280   
    g925/AUS                 UCL_NAND2_2(WC_tc)           1 18.8  254  +127    2407 R 
    g924/EIN1                                                            +0    2407   
    g924/AUS                 UCL_NAND2_2(WC_tc)           2 28.0  215  +136    2544 F 
    g922/EIN1                                                            +0    2544   
    g922/AUS                 UCL_AON2B_2(WC_tc)           1 18.0  251  +240    2784 F 
    g920/CIN                                                             +0    2784   
    g920/COUT                UCL_FA(WC_tc)                1 18.0  284  +430    3214 F 
    g919/CIN                                                             +0    3214   
    g919/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    3652 F 
    g918/CIN                                                             +0    3652   
    g918/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    4090 F 
    g917/CIN                                                             +0    4090   
    g917/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    4528 F 
    g916/CIN                                                             +0    4528   
    g916/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    4966 F 
    g915/CIN                                                             +0    4966   
    g915/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    5404 F 
    g914/CIN                                                             +0    5404   
    g914/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    5842 F 
    g913/CIN                                                             +0    5842   
    g913/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    6280 F 
    g912/CIN                                                             +0    6281   
    g912/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    6718 F 
    g911/CIN                                                             +0    6719   
    g911/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    7157 F 
    g910/CIN                                                             +0    7157   
    g910/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    7595 F 
    g909/CIN                                                             +0    7595   
    g909/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    8033 F 
    g908/CIN                                                             +0    8033   
    g908/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    8471 F 
    g907/CIN                                                             +0    8471   
    g907/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    8909 F 
    g906/CIN                                                             +0    8909   
    g906/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    9347 F 
    g905/CIN                                                             +0    9347   
    g905/COUT                UCL_FA(WC_tc)                1 18.0  284  +438    9785 F 
    g904/CIN                                                             +0    9785   
    g904/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   10223 F 
    g903/CIN                                                             +0   10224   
    g903/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   10661 F 
    g902/CIN                                                             +0   10662   
    g902/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   11100 F 
    g901/CIN                                                             +0   11100   
    g901/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   11538 F 
    g900/CIN                                                             +0   11538   
    g900/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   11976 F 
    g899/CIN                                                             +0   11976   
    g899/COUT                UCL_FA(WC_tc)                1 18.0  284  +438   12414 F 
    g898/CIN                                                             +0   12414   
    g898/COUT                UCL_FA(WC_tc)                2 27.2  365  +492   12906 F 
    g896/EIN0                                                            +0   12906   
    g896/AUS                 UCL_XOR(WC_tc)               3 37.6  809  +560   13467 F 
  calculate_102_11:sub_140_45/Z[31] 
  cb_oseqi/calculate_102_11:sub_140_45_Z[31] 
    g7584/EIN1                                                           +0   13467   
    g7584/AUS                UCL_XOR(WC_tc)               2 25.5  634  +516   13983 F 
    g7460/EIN3                                                           +0   13983   
    g7460/AUS                UCL_OAI22(WC_tc)             1 12.9  532  +301   14284 R 
    g7407/EIN1                                                           +0   14284   
    g7407/AUS                UCL_MUX2(WC_tc)              2 27.7  644  +409   14694 F 
    g7318/EIN0                                                           +0   14694   
    g7318/AUS                UCL_XOR(WC_tc)               1 18.5  509  +447   15141 F 
    g7302/EIN0                                                           +0   15141   
    g7302/AUS                UCL_XOR(WC_tc)               2 32.1  722  +536   15678 F 
    g7294/EIN0                                                           +0   15678   
    g7294/AUS                UCL_XOR(WC_tc)               1 18.5  508  +456   16134 F 
    g7288/EIN0                                                           +0   16134   
    g7288/AUS                UCL_XOR(WC_tc)               2 32.6  729  +540   16674 F 
    g7283/EIN0                                                           +0   16675   
    g7283/AUS                UCL_XOR(WC_tc)               1 18.5  508  +457   17132 F 
    g7278/EIN0                                                           +0   17132   
    g7278/AUS                UCL_XOR(WC_tc)               1 18.5  510  +432   17564 F 
    g7254/EIN0                                                           +0   17564   
    g7254/AUS                UCL_XOR(WC_tc)               1 13.6  434  +394   17957 F 
    g7252/EIN1                                                           +0   17958   
    g7252/AUS                UCL_NOR3(WC_tc)              1 13.2  577  +304   18261 R 
    data_crc_reg[2]/D   <<<  UCL_DFF(WC_tc)                              +0   18261   
    data_crc_reg[2]/CLK      setup                                  0  +223   18485 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk1)                 capture                                          20000 R 
                             uncertainty                               -300   19700 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk1' (path_group 'clk1')
Timing slack :    1215ps 
Start-point  : u_mtm_Alu_deserializer/cb_seqi/data_A_reg[1]/CLK
End-point    : u_mtm_Alu_core/cb_oseqi/data_crc_reg[2]/D
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                78357        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          clk1               286     1215             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             16                                      syn_map
@file(synth_mtmAlu.tcl) 123: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                78332        0         0         0       39       13

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                78332        0         0         0       39       13

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                78332        0         0         0       39       13

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 131: report_qor > qor.rpt
@file(synth_mtmAlu.tcl) 132: report_timing > timing.rpt
@file(synth_mtmAlu.tcl) 137: set resultDir RESULTS
@file(synth_mtmAlu.tcl) 138: write_design -innovus -basename $resultDir/mtmAlu
Exporting design data for 'mtm_Alu' to RESULTS/mtmAlu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: RESULTS/mtmAlu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: RESULTS/mtmAlu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: RESULTS/mtmAlu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: RESULTS/mtmAlu.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file RESULTS//mtmAlu.standard_cm.sdc has been written
File RESULTS//mtmAlu.mmmc.tcl has been written.
No loop breaker instances found (cdn_loop_breaker).
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: RESULTS/mtmAlu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: RESULTS/mtmAlu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: RESULTS/mtmAlu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: RESULTS/mtmAlu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: RESULTS/mtmAlu.genus_setup.tcl
** To load the database source RESULTS/mtmAlu.invs_setup.tcl in an Innovus session.
** To load the database source RESULTS/mtmAlu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.