module twisted_ring_counter(q,clk,rst);
input clk,rst;
output reg[2:0]q;
always@(posedge clk or posedge rst)
if(rst)
q<=3'b100;
else 
begin
 q <= {~q[0], q[2:1]};
end
endmodule
