{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280245785 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280245791 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280245796 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1439280245801 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280245802 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "EDA Netlist Writer " "Smart recompilation skipped module EDA Netlist Writer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280245807 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280245810 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280250171 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280250176 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280250180 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1439280250185 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280250186 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "EDA Netlist Writer " "Smart recompilation skipped module EDA Netlist Writer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280250191 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280250194 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280254938 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280254943 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280254948 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1439280254953 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280254953 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "EDA Netlist Writer " "Smart recompilation skipped module EDA Netlist Writer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280254959 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280254962 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280351947 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280351953 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280351957 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1439280351962 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280351963 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "EDA Netlist Writer " "Smart recompilation skipped module EDA Netlist Writer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1439280351970 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280351973 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439280420806 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439280420806 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439280420831 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439280420831 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439280420855 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439280420855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439280423822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439280423824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:07:03 2015 " "Processing started: Tue Aug 11 09:07:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439280423824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439280423824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439280423824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439280424117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheInstructionMemory " "Found entity 1: TheInstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheDataMemory " "Found entity 1: TheDataMemory" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/dan/Documents/aap/fpga/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439280438507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439280438507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1 DE0_NANO.v(237) " "Verilog HDL Implicit Net warning at DE0_NANO.v(237): created implicit net for \"instruction_wr1\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_data DE0_NANO.v(241) " "Verilog HDL Implicit Net warning at DE0_NANO.v(241): created implicit net for \"instruction_wr1_data\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_enable DE0_NANO.v(245) " "Verilog HDL Implicit Net warning at DE0_NANO.v(245): created implicit net for \"instruction_wr1_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit DE0_NANO.v(271) " "Verilog HDL Implicit Net warning at DE0_NANO.v(271): created implicit net for \"carrybit\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr DE0_NANO.v(272) " "Verilog HDL Implicit Net warning at DE0_NANO.v(272): created implicit net for \"carrybit_wr\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr_enable DE0_NANO.v(273) " "Verilog HDL Implicit Net warning at DE0_NANO.v(273): created implicit net for \"carrybit_wr_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush DE0_NANO.v(309) " "Verilog HDL Implicit Net warning at DE0_NANO.v(309): created implicit net for \"flush\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_a DE0_NANO.v(325) " "Verilog HDL Implicit Net warning at DE0_NANO.v(325): created implicit net for \"super_duper_a\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_b DE0_NANO.v(326) " "Verilog HDL Implicit Net warning at DE0_NANO.v(326): created implicit net for \"super_duper_b\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280438508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439280438586 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_NANO.v(92) " "Output port \"DRAM_ADDR\" at DE0_NANO.v(92) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438597 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_NANO.v(93) " "Output port \"DRAM_BA\" at DE0_NANO.v(93) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438597 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE0_NANO.v(99) " "Output port \"DRAM_DQM\" at DE0_NANO.v(99) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438597 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_NANO.v(94) " "Output port \"DRAM_CAS_N\" at DE0_NANO.v(94) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_NANO.v(95) " "Output port \"DRAM_CKE\" at DE0_NANO.v(95) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_NANO.v(96) " "Output port \"DRAM_CLK\" at DE0_NANO.v(96) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_NANO.v(97) " "Output port \"DRAM_CS_N\" at DE0_NANO.v(97) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_NANO.v(100) " "Output port \"DRAM_RAS_N\" at DE0_NANO.v(100) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_NANO.v(101) " "Output port \"DRAM_WE_N\" at DE0_NANO.v(101) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.v(104) " "Output port \"EPCS_ASDO\" at DE0_NANO.v(104) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.v(106) " "Output port \"EPCS_DCLK\" at DE0_NANO.v(106) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.v(107) " "Output port \"EPCS_NCSO\" at DE0_NANO.v(107) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.v(110) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.v(110) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.v(112) " "Output port \"I2C_SCLK\" at DE0_NANO.v(112) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.v(116) " "Output port \"ADC_CS_N\" at DE0_NANO.v(116) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.v(117) " "Output port \"ADC_SADDR\" at DE0_NANO.v(117) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.v(118) " "Output port \"ADC_SCLK\" at DE0_NANO.v(118) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438598 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheInstructionMemory TheInstructionMemory:i_TheInstructionMemory " "Elaborating entity \"TheInstructionMemory\" for hierarchy \"TheInstructionMemory:i_TheInstructionMemory\"" {  } { { "DE0_NANO.v" "i_TheInstructionMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 InstructionMemory.v(81) " "Verilog HDL assignment warning at InstructionMemory.v(81): truncated value with size 32 to match size of target (20)" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438686 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionloopcount InstructionMemory.v(76) " "Verilog HDL Always Construct warning at InstructionMemory.v(76): inferring latch(es) for variable \"instructionloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438686 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:i_registerfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:i_registerfile\"" {  } { { "DE0_NANO.v" "i_registerfile" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RegisterFile.v(78) " "Verilog HDL assignment warning at RegisterFile.v(78): truncated value with size 32 to match size of target (20)" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438704 "|DE0_NANO|registerfile:i_registerfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registerloopcount RegisterFile.v(73) " "Verilog HDL Always Construct warning at RegisterFile.v(73): inferring latch(es) for variable \"registerloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438704 "|DE0_NANO|registerfile:i_registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheDataMemory TheDataMemory:i_TheDataMemory " "Elaborating entity \"TheDataMemory\" for hierarchy \"TheDataMemory:i_TheDataMemory\"" {  } { { "DE0_NANO.v" "i_TheDataMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DataMemory.v(61) " "Verilog HDL assignment warning at DataMemory.v(61): truncated value with size 32 to match size of target (20)" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438820 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataloopcount DataMemory.v(57) " "Verilog HDL Always Construct warning at DataMemory.v(57): inferring latch(es) for variable \"dataloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438820 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "DE0_NANO.v" "i_fetch" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(61) " "Verilog HDL assignment warning at Fetch.v(61): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438831 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(100) " "Verilog HDL assignment warning at Fetch.v(100): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438831 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(107) " "Verilog HDL assignment warning at Fetch.v(107): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438831 "|DE0_NANO|fetch:i_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:i_decoder\"" {  } { { "DE0_NANO.v" "i_decoder" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438831 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(90) " "Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439280438833 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(107) " "Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439280438833 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 32bitdecoder.v(124) " "Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"destination\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operationnumber 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"operationnumber\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_a 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_a\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_b 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_b\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_4 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_4\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_5 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_5\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438834 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_b 32bitdecoder.v(107) " "Inferred latch for \"super_duper_b\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_a 32bitdecoder.v(107) " "Inferred latch for \"super_duper_a\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[0\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[1\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[2\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[3\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[4\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[5\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438835 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438836 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[16\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[16\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[17\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[17\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[18\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[18\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[19\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[19\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[20\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[20\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[21\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[21\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438837 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438838 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[0\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[1\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[2\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[3\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[4\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[5\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439280438839 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:i_execuition " "Elaborating entity \"execution\" for hierarchy \"execution:i_execuition\"" {  } { { "DE0_NANO.v" "i_execuition" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439280438839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(352) " "Verilog HDL assignment warning at Execute.v(352): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(360) " "Verilog HDL assignment warning at Execute.v(360): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(364) " "Verilog HDL assignment warning at Execute.v(364): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(371) " "Verilog HDL assignment warning at Execute.v(371): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(376) " "Verilog HDL assignment warning at Execute.v(376): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(382) " "Verilog HDL assignment warning at Execute.v(382): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438846 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(383) " "Verilog HDL assignment warning at Execute.v(383): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(389) " "Verilog HDL assignment warning at Execute.v(389): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(393) " "Verilog HDL assignment warning at Execute.v(393): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(394) " "Verilog HDL assignment warning at Execute.v(394): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(400) " "Verilog HDL assignment warning at Execute.v(400): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(401) " "Verilog HDL assignment warning at Execute.v(401): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(405) " "Verilog HDL assignment warning at Execute.v(405): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(412) " "Verilog HDL assignment warning at Execute.v(412): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(419) " "Verilog HDL assignment warning at Execute.v(419): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(423) " "Verilog HDL assignment warning at Execute.v(423): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(430) " "Verilog HDL assignment warning at Execute.v(430): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(435) " "Verilog HDL assignment warning at Execute.v(435): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(448) " "Verilog HDL assignment warning at Execute.v(448): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(452) " "Verilog HDL assignment warning at Execute.v(452): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(459) " "Verilog HDL assignment warning at Execute.v(459): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(464) " "Verilog HDL assignment warning at Execute.v(464): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 Execute.v(469) " "Verilog HDL assignment warning at Execute.v(469): truncated value with size 22 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(473) " "Verilog HDL assignment warning at Execute.v(473): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(475) " "Verilog HDL assignment warning at Execute.v(475): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(480) " "Verilog HDL assignment warning at Execute.v(480): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(487) " "Verilog HDL assignment warning at Execute.v(487): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(493) " "Verilog HDL assignment warning at Execute.v(493): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(499) " "Verilog HDL assignment warning at Execute.v(499): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(505) " "Verilog HDL assignment warning at Execute.v(505): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(511) " "Verilog HDL assignment warning at Execute.v(511): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438847 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(521) " "Verilog HDL assignment warning at Execute.v(521): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(525) " "Verilog HDL assignment warning at Execute.v(525): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(533) " "Verilog HDL assignment warning at Execute.v(533): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(535) " "Verilog HDL assignment warning at Execute.v(535): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(540) " "Verilog HDL assignment warning at Execute.v(540): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(543) " "Verilog HDL assignment warning at Execute.v(543): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(553) " "Verilog HDL assignment warning at Execute.v(553): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(557) " "Verilog HDL assignment warning at Execute.v(557): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(567) " "Verilog HDL assignment warning at Execute.v(567): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(571) " "Verilog HDL assignment warning at Execute.v(571): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(581) " "Verilog HDL assignment warning at Execute.v(581): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(585) " "Verilog HDL assignment warning at Execute.v(585): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(595) " "Verilog HDL assignment warning at Execute.v(595): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(599) " "Verilog HDL assignment warning at Execute.v(599): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(610) " "Verilog HDL assignment warning at Execute.v(610): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(614) " "Verilog HDL assignment warning at Execute.v(614): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(624) " "Verilog HDL assignment warning at Execute.v(624): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(628) " "Verilog HDL assignment warning at Execute.v(628): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd2 Execute.v(122) " "Output port \"data_rd2\" at Execute.v(122) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd3 Execute.v(123) " "Output port \"data_rd3\" at Execute.v(123) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd4 Execute.v(124) " "Output port \"data_rd4\" at Execute.v(124) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2 Execute.v(127) " "Output port \"data_wr2\" at Execute.v(127) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3 Execute.v(128) " "Output port \"data_wr3\" at Execute.v(128) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4 Execute.v(129) " "Output port \"data_wr4\" at Execute.v(129) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438848 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2_data Execute.v(131) " "Output port \"data_wr2_data\" at Execute.v(131) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438849 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3_data Execute.v(132) " "Output port \"data_wr3_data\" at Execute.v(132) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438849 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4_data Execute.v(133) " "Output port \"data_wr4_data\" at Execute.v(133) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439280438849 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "myreset " "Net \"myreset\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "myreset" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439280440292 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439280440292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1439280441307 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[0\] " "bidirectional pin \"gpio_0\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[1\] " "bidirectional pin \"gpio_0\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[2\] " "bidirectional pin \"gpio_0\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[3\] " "bidirectional pin \"gpio_0\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[4\] " "bidirectional pin \"gpio_0\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[5\] " "bidirectional pin \"gpio_0\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[6\] " "bidirectional pin \"gpio_0\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[7\] " "bidirectional pin \"gpio_0\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[8\] " "bidirectional pin \"gpio_0\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[9\] " "bidirectional pin \"gpio_0\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[10\] " "bidirectional pin \"gpio_0\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[11\] " "bidirectional pin \"gpio_0\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[12\] " "bidirectional pin \"gpio_0\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[13\] " "bidirectional pin \"gpio_0\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[14\] " "bidirectional pin \"gpio_0\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[15\] " "bidirectional pin \"gpio_0\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[16\] " "bidirectional pin \"gpio_0\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[17\] " "bidirectional pin \"gpio_0\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[18\] " "bidirectional pin \"gpio_0\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[19\] " "bidirectional pin \"gpio_0\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[20\] " "bidirectional pin \"gpio_0\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[21\] " "bidirectional pin \"gpio_0\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[22\] " "bidirectional pin \"gpio_0\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[23\] " "bidirectional pin \"gpio_0\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[24\] " "bidirectional pin \"gpio_0\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[25\] " "bidirectional pin \"gpio_0\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[26\] " "bidirectional pin \"gpio_0\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[27\] " "bidirectional pin \"gpio_0\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[28\] " "bidirectional pin \"gpio_0\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[29\] " "bidirectional pin \"gpio_0\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[30\] " "bidirectional pin \"gpio_0\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[31\] " "bidirectional pin \"gpio_0\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[32\] " "bidirectional pin \"gpio_0\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[33\] " "bidirectional pin \"gpio_0\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[0\] " "bidirectional pin \"gpio_1\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[1\] " "bidirectional pin \"gpio_1\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[2\] " "bidirectional pin \"gpio_1\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[3\] " "bidirectional pin \"gpio_1\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[4\] " "bidirectional pin \"gpio_1\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[5\] " "bidirectional pin \"gpio_1\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[6\] " "bidirectional pin \"gpio_1\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[7\] " "bidirectional pin \"gpio_1\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[8\] " "bidirectional pin \"gpio_1\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[9\] " "bidirectional pin \"gpio_1\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[10\] " "bidirectional pin \"gpio_1\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[11\] " "bidirectional pin \"gpio_1\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[12\] " "bidirectional pin \"gpio_1\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[13\] " "bidirectional pin \"gpio_1\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[14\] " "bidirectional pin \"gpio_1\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[15\] " "bidirectional pin \"gpio_1\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[16\] " "bidirectional pin \"gpio_1\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[17\] " "bidirectional pin \"gpio_1\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[18\] " "bidirectional pin \"gpio_1\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[19\] " "bidirectional pin \"gpio_1\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[20\] " "bidirectional pin \"gpio_1\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[21\] " "bidirectional pin \"gpio_1\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[22\] " "bidirectional pin \"gpio_1\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[23\] " "bidirectional pin \"gpio_1\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[24\] " "bidirectional pin \"gpio_1\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[25\] " "bidirectional pin \"gpio_1\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[26\] " "bidirectional pin \"gpio_1\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[27\] " "bidirectional pin \"gpio_1\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[28\] " "bidirectional pin \"gpio_1\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[29\] " "bidirectional pin \"gpio_1\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[30\] " "bidirectional pin \"gpio_1\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[31\] " "bidirectional pin \"gpio_1\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[32\] " "bidirectional pin \"gpio_1\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[33\] " "bidirectional pin \"gpio_1\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439280441319 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1439280441319 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439280441335 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1439280441335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1439280441351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1439280441529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441529 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_0_IN\[0\] " "No output dependent on input pin \"gpio_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|gpio_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_0_IN\[1\] " "No output dependent on input pin \"gpio_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|gpio_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_IN\[0\] " "No output dependent on input pin \"gpio_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|gpio_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_IN\[1\] " "No output dependent on input pin \"gpio_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439280441623 "|DE0_NANO|gpio_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1439280441623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1439280441624 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1439280441624 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1439280441624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1439280441624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1113 " "Peak virtual memory: 1113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439280441649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:07:21 2015 " "Processing ended: Tue Aug 11 09:07:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439280441649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439280441649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439280441649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280441649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439280445018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439280445019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:07:24 2015 " "Processing started: Tue Aug 11 09:07:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439280445019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1439280445019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1439280445019 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1439280445087 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1439280445088 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1439280445089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1439280445168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1439280445175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439280445262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439280445262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1439280445472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1439280445478 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439280445558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439280445558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439280445558 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1439280445558 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439280445561 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439280445562 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439280445562 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439280445562 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1439280445567 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1439280446353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1439280446355 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1439280446357 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1439280446358 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439280446358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439280446358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439280446358 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1439280446358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1439280446363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439280446363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439280446364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439280446365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439280446367 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1439280446368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1439280446368 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1439280446368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1439280446368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1439280446369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1439280446369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439280446478 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1439280446484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1439280448138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439280448185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1439280448209 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1439280448282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439280448283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1439280448680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1439280449935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1439280449935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439280449994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1439280449994 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1439280449994 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1439280449994 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1439280450010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439280450089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439280450363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439280450429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439280450890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439280451460 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1439280451867 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 34 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 35 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0_IN\[0\] 3.3-V LVTTL A8 " "Pin gpio_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0_IN[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0_IN\[1\] 3.3-V LVTTL B8 " "Pin gpio_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0_IN[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1_IN\[0\] 3.3-V LVTTL T9 " "Pin gpio_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1_IN[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1_IN\[1\] 3.3-V LVTTL R9 " "Pin gpio_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1_IN[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[0\] 3.3-V LVTTL D3 " "Pin gpio_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[1\] 3.3-V LVTTL C3 " "Pin gpio_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[2\] 3.3-V LVTTL A2 " "Pin gpio_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[3\] 3.3-V LVTTL A3 " "Pin gpio_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[4\] 3.3-V LVTTL B3 " "Pin gpio_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[5\] 3.3-V LVTTL B4 " "Pin gpio_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[6\] 3.3-V LVTTL A4 " "Pin gpio_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[7\] 3.3-V LVTTL B5 " "Pin gpio_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[8\] 3.3-V LVTTL A5 " "Pin gpio_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[9\] 3.3-V LVTTL D5 " "Pin gpio_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[10\] 3.3-V LVTTL B6 " "Pin gpio_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[11\] 3.3-V LVTTL A6 " "Pin gpio_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[12\] 3.3-V LVTTL B7 " "Pin gpio_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[13\] 3.3-V LVTTL D6 " "Pin gpio_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[14\] 3.3-V LVTTL A7 " "Pin gpio_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[15\] 3.3-V LVTTL C6 " "Pin gpio_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[16\] 3.3-V LVTTL C8 " "Pin gpio_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[16] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[16\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[17\] 3.3-V LVTTL E6 " "Pin gpio_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[17] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[17\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[18\] 3.3-V LVTTL E7 " "Pin gpio_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[18] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[18\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[19\] 3.3-V LVTTL D8 " "Pin gpio_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[19] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[19\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[20\] 3.3-V LVTTL E8 " "Pin gpio_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[20] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[20\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[21\] 3.3-V LVTTL F8 " "Pin gpio_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[21] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[21\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[22\] 3.3-V LVTTL F9 " "Pin gpio_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[22] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[22\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[23\] 3.3-V LVTTL E9 " "Pin gpio_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[23] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[23\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[24\] 3.3-V LVTTL C9 " "Pin gpio_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[24] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[24\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[25\] 3.3-V LVTTL D9 " "Pin gpio_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[25] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[25\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[26\] 3.3-V LVTTL E11 " "Pin gpio_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[26] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[26\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[27\] 3.3-V LVTTL E10 " "Pin gpio_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[27] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[27\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[28\] 3.3-V LVTTL C11 " "Pin gpio_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[28] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[28\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[29\] 3.3-V LVTTL B11 " "Pin gpio_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[29] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[29\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[30\] 3.3-V LVTTL A12 " "Pin gpio_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[30] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[30\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[31\] 3.3-V LVTTL D11 " "Pin gpio_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[31] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[31\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[32\] 3.3-V LVTTL D12 " "Pin gpio_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[32] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[32\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_0\[33\] 3.3-V LVTTL B12 " "Pin gpio_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[33] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[33\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[0\] 3.3-V LVTTL F13 " "Pin gpio_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[1\] 3.3-V LVTTL T15 " "Pin gpio_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[2\] 3.3-V LVTTL T14 " "Pin gpio_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[3\] 3.3-V LVTTL T13 " "Pin gpio_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[4\] 3.3-V LVTTL R13 " "Pin gpio_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[5\] 3.3-V LVTTL T12 " "Pin gpio_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[6\] 3.3-V LVTTL R12 " "Pin gpio_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[7\] 3.3-V LVTTL T11 " "Pin gpio_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[8\] 3.3-V LVTTL T10 " "Pin gpio_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[9\] 3.3-V LVTTL R11 " "Pin gpio_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[10\] 3.3-V LVTTL P11 " "Pin gpio_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[11\] 3.3-V LVTTL R10 " "Pin gpio_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[12\] 3.3-V LVTTL N12 " "Pin gpio_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[13\] 3.3-V LVTTL P9 " "Pin gpio_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[14\] 3.3-V LVTTL N9 " "Pin gpio_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[15\] 3.3-V LVTTL N11 " "Pin gpio_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[16\] 3.3-V LVTTL L16 " "Pin gpio_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[16] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[17\] 3.3-V LVTTL K16 " "Pin gpio_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[17] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[18\] 3.3-V LVTTL R16 " "Pin gpio_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[18] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[19\] 3.3-V LVTTL L15 " "Pin gpio_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[19] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[20\] 3.3-V LVTTL P15 " "Pin gpio_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[20] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[21\] 3.3-V LVTTL P16 " "Pin gpio_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[21] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[22\] 3.3-V LVTTL R14 " "Pin gpio_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[22] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[23\] 3.3-V LVTTL N16 " "Pin gpio_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[23] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[24\] 3.3-V LVTTL N15 " "Pin gpio_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[24] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[25\] 3.3-V LVTTL P14 " "Pin gpio_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[25] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[26\] 3.3-V LVTTL L14 " "Pin gpio_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[26] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[27\] 3.3-V LVTTL N14 " "Pin gpio_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[27] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[28\] 3.3-V LVTTL M10 " "Pin gpio_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[28] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[29\] 3.3-V LVTTL L13 " "Pin gpio_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[29] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[30\] 3.3-V LVTTL J16 " "Pin gpio_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[30] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[31\] 3.3-V LVTTL K15 " "Pin gpio_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[31] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[32\] 3.3-V LVTTL J13 " "Pin gpio_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[32] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_1\[33\] 3.3-V LVTTL J14 " "Pin gpio_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[33] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451867 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1439280451867 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439280451875 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1439280451875 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[0\] a permanently disabled " "Pin gpio_0\[0\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[1\] a permanently disabled " "Pin gpio_0\[1\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[2\] a permanently disabled " "Pin gpio_0\[2\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[3\] a permanently disabled " "Pin gpio_0\[3\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[4\] a permanently disabled " "Pin gpio_0\[4\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[5\] a permanently disabled " "Pin gpio_0\[5\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[6\] a permanently disabled " "Pin gpio_0\[6\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[7\] a permanently disabled " "Pin gpio_0\[7\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[8\] a permanently disabled " "Pin gpio_0\[8\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[9\] a permanently disabled " "Pin gpio_0\[9\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[10\] a permanently disabled " "Pin gpio_0\[10\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[11\] a permanently disabled " "Pin gpio_0\[11\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[12\] a permanently disabled " "Pin gpio_0\[12\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[13\] a permanently disabled " "Pin gpio_0\[13\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[14\] a permanently disabled " "Pin gpio_0\[14\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[15\] a permanently disabled " "Pin gpio_0\[15\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[16\] a permanently disabled " "Pin gpio_0\[16\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[16] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[16\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[17\] a permanently disabled " "Pin gpio_0\[17\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[17] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[17\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[18\] a permanently disabled " "Pin gpio_0\[18\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[18] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[18\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[19\] a permanently disabled " "Pin gpio_0\[19\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[19] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[19\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[20\] a permanently disabled " "Pin gpio_0\[20\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[20] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[20\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[21\] a permanently disabled " "Pin gpio_0\[21\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[21] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[21\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[22\] a permanently disabled " "Pin gpio_0\[22\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[22] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[22\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[23\] a permanently disabled " "Pin gpio_0\[23\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[23] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[23\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[24\] a permanently disabled " "Pin gpio_0\[24\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[24] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[24\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[25\] a permanently disabled " "Pin gpio_0\[25\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[25] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[25\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[26\] a permanently disabled " "Pin gpio_0\[26\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[26] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[26\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[27\] a permanently disabled " "Pin gpio_0\[27\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[27] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[27\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[28\] a permanently disabled " "Pin gpio_0\[28\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[28] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[28\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[29\] a permanently disabled " "Pin gpio_0\[29\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[29] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[29\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[30\] a permanently disabled " "Pin gpio_0\[30\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[30] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[30\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[31\] a permanently disabled " "Pin gpio_0\[31\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[31] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[31\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[32\] a permanently disabled " "Pin gpio_0\[32\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[32] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[32\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[33\] a permanently disabled " "Pin gpio_0\[33\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_0[33] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[33\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[0\] a permanently disabled " "Pin gpio_1\[0\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[1\] a permanently disabled " "Pin gpio_1\[1\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[2\] a permanently disabled " "Pin gpio_1\[2\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[2] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[3\] a permanently disabled " "Pin gpio_1\[3\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[3] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[4\] a permanently disabled " "Pin gpio_1\[4\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[4] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[5\] a permanently disabled " "Pin gpio_1\[5\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[5] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[6\] a permanently disabled " "Pin gpio_1\[6\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[6] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[7\] a permanently disabled " "Pin gpio_1\[7\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[7] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[8\] a permanently disabled " "Pin gpio_1\[8\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[8] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[9\] a permanently disabled " "Pin gpio_1\[9\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[9] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[10\] a permanently disabled " "Pin gpio_1\[10\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[10] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[11\] a permanently disabled " "Pin gpio_1\[11\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[11] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[12\] a permanently disabled " "Pin gpio_1\[12\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[12] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[13\] a permanently disabled " "Pin gpio_1\[13\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[13] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[14\] a permanently disabled " "Pin gpio_1\[14\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[14] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[15\] a permanently disabled " "Pin gpio_1\[15\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[15] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[16\] a permanently disabled " "Pin gpio_1\[16\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[16] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[17\] a permanently disabled " "Pin gpio_1\[17\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[17] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[18\] a permanently disabled " "Pin gpio_1\[18\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[18] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[19\] a permanently disabled " "Pin gpio_1\[19\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[19] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[20\] a permanently disabled " "Pin gpio_1\[20\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[20] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[21\] a permanently disabled " "Pin gpio_1\[21\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[21] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[22\] a permanently disabled " "Pin gpio_1\[22\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[22] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[23\] a permanently disabled " "Pin gpio_1\[23\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[23] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[24\] a permanently disabled " "Pin gpio_1\[24\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[24] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[25\] a permanently disabled " "Pin gpio_1\[25\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[25] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[26\] a permanently disabled " "Pin gpio_1\[26\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[26] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[27\] a permanently disabled " "Pin gpio_1\[27\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[27] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[28\] a permanently disabled " "Pin gpio_1\[28\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[28] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[29\] a permanently disabled " "Pin gpio_1\[29\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[29] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[30\] a permanently disabled " "Pin gpio_1\[30\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[30] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[31\] a permanently disabled " "Pin gpio_1\[31\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[31] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[32\] a permanently disabled " "Pin gpio_1\[32\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[32] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[33\] a permanently disabled " "Pin gpio_1\[33\] has a permanently disabled output enable" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[33] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1439280451875 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1439280451875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dan/Documents/aap/fpga/DE0_NANO.fit.smsg " "Generated suppressed messages file /home/dan/Documents/aap/fpga/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1439280451993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439280452270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:07:32 2015 " "Processing ended: Tue Aug 11 09:07:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439280452270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439280452270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439280452270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1439280452270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1439280455661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439280455662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:07:35 2015 " "Processing started: Tue Aug 11 09:07:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439280455662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1439280455662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1439280455663 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1439280456762 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1439280456810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439280457210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:07:37 2015 " "Processing ended: Tue Aug 11 09:07:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439280457210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439280457210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439280457210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1439280457210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1439280457386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1439280459986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439280459987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:07:39 2015 " "Processing started: Tue Aug 11 09:07:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439280459987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439280459987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439280459987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1439280460079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439280460216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439280460306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439280460306 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1439280460659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1439280460661 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1439280460663 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1439280460664 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1439280460673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280460674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280460676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280460677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280460678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280460678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280460679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280460679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280460679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439280460679 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1439280460685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1439280460714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1439280461345 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1439280461375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439280461379 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1439280461384 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1439280461620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439280461624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439280461625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439280461625 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439280462205 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439280462206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439280462266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:07:42 2015 " "Processing ended: Tue Aug 11 09:07:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439280462266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439280462266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439280462266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280462266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439280465674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439280465675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:07:45 2015 " "Processing started: Tue Aug 11 09:07:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439280465675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439280465675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439280465676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_slow.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_slow.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_slow.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_slow.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_fast.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_fast.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_v_slow.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_v_slow.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_v_slow.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_v_slow.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_v_fast.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_v_fast.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_v.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_v.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439280466307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1187 " "Peak virtual memory: 1187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439280466344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:07:46 2015 " "Processing ended: Tue Aug 11 09:07:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439280466344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439280466344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439280466344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280466344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 280 s " "Quartus II Full Compilation was successful. 0 errors, 280 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439280466508 ""}
