0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sim_1/new/tb_pwm_generator.sv,1761809394,systemVerilog,,,,tb_pwm_generator,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/button_debounce.v,1761801253,verilog,,C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/clock_divider.v,,button_debounce,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/clock_divider.v,1761752630,verilog,,C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_controller.v,,clock_divider,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_controller.v,1761801248,verilog,,C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_fader.v,,pwm_controller,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_fader.v,1761753503,verilog,,C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_generator.v,,pwm_fader,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/pwm_generator.v,1761809138,verilog,,C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/top_pwm.v,,pwm_generator,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_1_button_controller_pwm/project_1_button_controller_pwm.srcs/sources_1/new/top_pwm.v,1761753671,verilog,,,,top_pwm,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
