# Reading D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do Exercise3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS3/Exercise3 {C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/MyClkDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:58 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS3/Exercise3" C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/MyClkDivider.v 
# -- Compiling module MyClkDivider
# 
# Top level modules:
# 	MyClkDivider
# End time: 17:01:58 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS3/Exercise3 {C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:58 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS3/Exercise3" C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v 
# -- Compiling module ThreeDividers
# 
# Top level modules:
# 	ThreeDividers
# End time: 17:01:58 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS3/Exercise3 {C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/test_ThreeDividers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:58 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS3/Exercise3" C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/test_ThreeDividers.v 
# -- Compiling module test_ThreeDividers
# 
# Top level modules:
# 	test_ThreeDividers
# End time: 17:01:58 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_ThreeDividers
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_ThreeDividers 
# Start time: 17:01:58 on Mar 25,2021
# Loading work.test_ThreeDividers
# Loading work.ThreeDividers
# Loading work.MyClkDivider
# ** Warning: (vsim-3015) C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/test_ThreeDividers.v(7): [PCDPC] - Port size (3) does not match connection size (1) for port 'Q'. The port definition is at: C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_ThreeDividers/freq_div File: C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/test_ThreeDividers/freq_div/Q_FF
restart -f
# ** Warning: (vsim-3015) C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/test_ThreeDividers.v(7): [PCDPC] - Port size (3) does not match connection size (1) for port 'Q'. The port definition is at: C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_ThreeDividers/freq_div File: C:/Users/cassi/Desktop/verilog code/WS3/Exercise3/ThreeDividers.v
run -all
# End time: 17:03:50 on Mar 25,2021, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
