Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 18:35:37 2024
| Host         : PortatilMarcos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GenSecuencia_timing_summary_routed.rpt -pb GenSecuencia_timing_summary_routed.pb -rpx GenSecuencia_timing_summary_routed.rpx -warn_on_violation
| Design       : GenSecuencia
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (5)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  111          inf        0.000                      0                  111           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 1.648ns (21.914%)  route 5.873ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.499     7.521    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  sec_generada_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[16]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.648ns (21.952%)  route 5.860ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.486     7.508    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  sec_generada_s_reg[16]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.648ns (21.952%)  route 5.860ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.486     7.508    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  sec_generada_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.648ns (21.952%)  route 5.860ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.486     7.508    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  sec_generada_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_enable
                            (input port)
  Destination:            sec_generada_s_reg[3]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.648ns (21.952%)  route 5.860ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s_enable (IN)
                         net (fo=0)                   0.000     0.000    s_enable
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  s_enable_IBUF_inst/O
                         net (fo=3, routed)           4.374     5.898    s_enable_IBUF
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.022 r  sec_generada_s[1]_i_1/O
                         net (fo=32, routed)          1.486     7.508    sec_generada_s[1]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  sec_generada_s_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sec_generada_s_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.270ns (80.026%)  route 0.317ns (19.974%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE                         0.000     0.000 r  sec_generada_s_reg[17]/C
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[17]/Q
                         net (fo=1, routed)           0.317     0.458    sec_generada_OBUF[17]
    N4                   OBUF (Prop_obuf_I_O)         1.129     1.587 r  sec_generada_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.587    sec_generada[17]
    N4                                                                r  sec_generada[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.261ns (79.148%)  route 0.332ns (20.852%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE                         0.000     0.000 r  sec_generada_s_reg[7]_lopt_replica_3/C
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.332     0.473    sec_generada_s_reg[7]_lopt_replica_3_1
    L5                   OBUF (Prop_obuf_I_O)         1.120     1.594 r  sec_generada_OBUF[37]_inst/O
                         net (fo=0)                   0.000     1.594    sec_generada[37]
    L5                                                                r  sec_generada[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.282ns (79.812%)  route 0.324ns (20.188%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE                         0.000     0.000 r  sec_generada_s_reg[14]/C
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[14]/Q
                         net (fo=1, routed)           0.324     0.465    sec_generada_OBUF[14]
    M6                   OBUF (Prop_obuf_I_O)         1.141     1.606 r  sec_generada_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.606    sec_generada[14]
    M6                                                                r  sec_generada[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.284ns (79.514%)  route 0.331ns (20.486%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE                         0.000     0.000 r  sec_generada_s_reg[3]_lopt_replica/C
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.331     0.472    sec_generada_s_reg[3]_lopt_replica_1
    P2                   OBUF (Prop_obuf_I_O)         1.143     1.615 r  sec_generada_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.615    sec_generada[20]
    P2                                                                r  sec_generada[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.263ns (78.026%)  route 0.356ns (21.974%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE                         0.000     0.000 r  sec_generada_s_reg[7]_lopt_replica_4/C
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.356     0.497    sec_generada_s_reg[7]_lopt_replica_4_1
    K5                   OBUF (Prop_obuf_I_O)         1.122     1.618 r  sec_generada_OBUF[40]_inst/O
                         net (fo=0)                   0.000     1.618    sec_generada[40]
    K5                                                                r  sec_generada[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[24]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 1.282ns (79.202%)  route 0.337ns (20.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE                         0.000     0.000 r  sec_generada_s_reg[24]_lopt_replica/C
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[24]_lopt_replica/Q
                         net (fo=1, routed)           0.337     0.478    sec_generada_s_reg[24]_lopt_replica_1
    N5                   OBUF (Prop_obuf_I_O)         1.141     1.619 r  sec_generada_OBUF[24]_inst/O
                         net (fo=0)                   0.000     1.619    sec_generada[24]
    N5                                                                r  sec_generada[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 1.302ns (79.880%)  route 0.328ns (20.120%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE                         0.000     0.000 r  sec_generada_s_reg[15]/C
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec_generada_s_reg[15]/Q
                         net (fo=1, routed)           0.328     0.492    sec_generada_OBUF[22]
    P4                   OBUF (Prop_obuf_I_O)         1.138     1.630 r  sec_generada_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.630    sec_generada[22]
    P4                                                                r  sec_generada[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.304ns (79.897%)  route 0.328ns (20.103%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE                         0.000     0.000 r  sec_generada_s_reg[19]/C
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec_generada_s_reg[19]/Q
                         net (fo=1, routed)           0.328     0.492    sec_generada_OBUF[19]
    R2                   OBUF (Prop_obuf_I_O)         1.140     1.632 r  sec_generada_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.632    sec_generada[19]
    R2                                                                r  sec_generada[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.291ns (79.109%)  route 0.341ns (20.891%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE                         0.000     0.000 r  sec_generada_s_reg[11]/C
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[11]/Q
                         net (fo=1, routed)           0.341     0.482    sec_generada_OBUF[11]
    R5                   OBUF (Prop_obuf_I_O)         1.150     1.632 r  sec_generada_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.632    sec_generada[11]
    R5                                                                r  sec_generada[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_generada_s_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_generada[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.302ns (79.669%)  route 0.332ns (20.331%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE                         0.000     0.000 r  sec_generada_s_reg[7]_lopt_replica/C
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_generada_s_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.332     0.473    sec_generada_s_reg[7]_lopt_replica_1
    T4                   OBUF (Prop_obuf_I_O)         1.161     1.634 r  sec_generada_OBUF[25]_inst/O
                         net (fo=0)                   0.000     1.634    sec_generada[25]
    T4                                                                r  sec_generada[25] (OUT)
  -------------------------------------------------------------------    -------------------





