// Seed: 881436236
module module_0 (
    input supply0 id_0
);
  parameter id_2 = 1;
  initial @(-1);
  logic id_3;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    output wand  id_2
);
  assign id_2 = -1;
  module_0 modCall_1 (id_1);
  assign id_0 = -1'b0;
endmodule
module module_2 #(
    parameter id_0 = 32'd31,
    parameter id_3 = 32'd93
) (
    output tri0 _id_0,
    input  tri  id_1,
    input  tri  id_2 [id_3 : id_0],
    input  wand _id_3
);
  wire id_5;
  module_0 modCall_1 (id_1);
endmodule
