// Seed: 3669946519
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output uwire id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_9 = "" <= 1;
  id_11 :
  assert property (@(posedge id_5) 1)
  else $display(id_0);
  assign id_9 = 1;
  wire id_12;
  wire id_13;
  wand id_14 = id_0;
endmodule
module module_1 (
    output tri1 module_1,
    input tri id_1,
    output uwire id_2,
    output logic id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    output uwire id_16
);
  initial id_3 <= 1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_5,
      id_14,
      id_10,
      id_15,
      id_9,
      id_1,
      id_16
  );
  assign modCall_1.id_7 = 0;
endmodule
