   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f2xx_hal_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	HAL_TIM_Base_Init
  20              		.thumb
  21              		.thumb_func
  23              	HAL_TIM_Base_Init:
  24              	.LFB55:
  25              		.file 1 "../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c"
   1:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
   2:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ******************************************************************************
   3:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @file    stm32f2xx_hal_tim.c
   4:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @author  MCD Application Team
   5:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @version V1.0.1
   6:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @date    25-March-2014
   7:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief   TIM HAL module driver.
   8:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This file provides firmware functions to manage the following 
   9:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          functionalities of the Timer (TIM) peripheral:
  10:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Base Initialization
  11:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Base Start
  12:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Base Start Interruption
  13:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Base Start DMA
  14:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Output Compare/PWM Initialization
  15:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Output Compare/PWM Channel Configuration
  16:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Output Compare/PWM  Start
  17:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Output Compare/PWM  Start Interruption
  18:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Output Compare/PWM Start DMA
  19:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Input Capture Initialization
  20:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Input Capture Channel Configuration
  21:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Input Capture Start
  22:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Input Capture Start Interruption 
  23:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Input Capture Start DMA
  24:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time One Pulse Initialization
  25:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time One Pulse Channel Configuration
  26:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time One Pulse Start 
  27:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Encoder Interface Initialization
  28:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Encoder Interface Start
  29:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Encoder Interface Start Interruption
  30:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time Encoder Interface Start DMA
  31:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Commutation Event configuration with Interruption and DMA
  32:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time OCRef clear configuration
  33:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *           + Time External Clock configuration
  34:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   @verbatim 
  35:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
  36:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       ##### TIMER Generic features #####
  37:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
  38:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..] The Timer features include: 
  39:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        (#) 16-bit up, down, up/down auto-reload counter.
  40:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        (#) 16-bit programmable prescaler allowing dividing (also on the fly) the 
  41:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            counter clock frequency either by any factor between 1 and 65536.
  42:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        (#) Up to 4 independent channels for:
  43:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Input Capture
  44:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Output Compare
  45:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) PWM generation (Edge and Center-aligned Mode)
  46:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) One-pulse mode output               
  47:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
  48:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         ##### How to use this driver #####
  49:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
  50:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     [..]
  51:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) Initialize the TIM low level resources by implementing the following functions 
  52:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          depending from feature used :
  53:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_MspInit() 
  54:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Input Capture : HAL_TIM_IC_MspInit()
  55:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_MspInit()
  56:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_MspInit()
  57:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
  58:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
  59:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            
  60:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) Initialize the TIM low level resources :
  61:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         (##) Enable the TIM interface clock using __TIMx_CLK_ENABLE(); 
  62:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         (##) TIM pins configuration
  63:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             (+++) Enable the clock for the TIM GPIOs using the following function:
  64:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                  __GPIOx_CLK_ENABLE();   
  65:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();  
  66:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
  67:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) The external Clock can be configured, if needed (the default clock is the 
  68:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          internal clock from the APBx), using the following function:
  69:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          HAL_TIM_ConfigClockSource, the clock configuration should be done before 
  70:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          any start function.
  71:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
  72:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) Configure the TIM in the desired functioning mode using one of the 
  73:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          initialization function of this driver:
  74:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
  75:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an 
  76:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               Output Compare signal.
  77:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a 
  78:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               PWM signal.
  79:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an 
  80:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               external signal.
  81:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer 
  82:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               in One Pulse Mode.
  83:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
  84:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          
  85:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) Activate the TIM peripheral using one of the start functions depending from the feature us
  86:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
  87:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
  88:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
  89:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT
  90:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
  91:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM
  92:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
  93:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      (#) The DMA Burst is managed with the two following functions:
  94:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          HAL_TIM_DMABurst_WriteStart()
  95:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****          HAL_TIM_DMABurst_ReadStart()
  96:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
  97:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   @endverbatim
  98:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ******************************************************************************
  99:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @attention
 100:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *
 101:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
 102:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *
 103:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * Redistribution and use in source and binary forms, with or without modification,
 104:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * are permitted provided that the following conditions are met:
 105:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *   1. Redistributions of source code must retain the above copyright notice,
 106:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *      this list of conditions and the following disclaimer.
 107:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 108:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *      this list of conditions and the following disclaimer in the documentation
 109:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *      and/or other materials provided with the distribution.
 110:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 111:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *      may be used to endorse or promote products derived from this software
 112:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *      without specific prior written permission.
 113:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *
 114:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 115:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 116:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 117:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 118:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 119:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 120:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 121:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 122:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 123:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 124:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *
 125:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ******************************************************************************
 126:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */ 
 127:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 128:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Includes ------------------------------------------------------------------*/
 129:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** #include "stm32f2xx_hal.h"
 130:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 131:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @addtogroup STM32F2xx_HAL_Driver
 132:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 133:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 134:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 135:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM 
 136:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief TIM HAL module driver
 137:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 138:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 139:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 140:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** #ifdef HAL_TIM_MODULE_ENABLED
 141:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 142:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private typedef -----------------------------------------------------------*/
 143:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private define ------------------------------------------------------------*/
 144:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private macro -------------------------------------------------------------*/
 145:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private variables ---------------------------------------------------------*/
 146:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private function prototypes -----------------------------------------------*/
 147:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 148:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 149:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 150:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 151:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 152:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 153:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter);
 154:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 155:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter);
 157:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter);
 159:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 160:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
 161:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter);
 162:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef* TIMx, uint16_t TIM_ITRx);
 164:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
 165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
 166:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /* Private functions ---------------------------------------------------------*/
 167:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 168:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Private_Functions
 169:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 170:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 171:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 172:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group1 Time Base functions 
 173:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time Base functions 
 174:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
 175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
 176:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 177:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               ##### Time Base functions #####
 178:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]  
 180:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides functions allowing to:
 181:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Initialize and configure the TIM base. 
 182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) De-initialize the TIM base.
 183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Base.
 184:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Base.
 185:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Base and enable interrupt.
 186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Base and disable interrupt.
 187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Base and enable DMA transfer.
 188:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Base and disable DMA transfer.
 189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
 190:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
 191:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 192:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 193:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Time base Unit according to the specified
 195:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and create the associated handle.
 196:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Base handle
 197:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 199:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
 200:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** { 
  26              		.loc 1 200 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 7, -8
  33              		.cfi_offset 14, -4
  34 0002 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 7860     		str	r0, [r7, #4]
 201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
 202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
  39              		.loc 1 202 0
  40 0008 7B68     		ldr	r3, [r7, #4]
  41 000a 002B     		cmp	r3, #0
  42 000c 01D1     		bne	.L2
 203:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 204:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
  43              		.loc 1 204 0
  44 000e 0123     		movs	r3, #1
  45 0010 19E0     		b	.L3
  46              	.L2:
 205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 207:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance)); 
 209:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 210:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 211:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 212:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
  47              		.loc 1 212 0
  48 0012 7B68     		ldr	r3, [r7, #4]
  49 0014 93F83930 		ldrb	r3, [r3, #57]
  50 0018 DBB2     		uxtb	r3, r3
  51 001a 002B     		cmp	r3, #0
  52 001c 02D1     		bne	.L4
 213:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {  
 214:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 215:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_Base_MspInit(htim);
  53              		.loc 1 215 0
  54 001e 7868     		ldr	r0, [r7, #4]
  55 0020 FFF7FEFF 		bl	HAL_TIM_Base_MspInit
  56              	.L4:
 216:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 217:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 218:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
 219:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;
  57              		.loc 1 219 0
  58 0024 7B68     		ldr	r3, [r7, #4]
  59 0026 0222     		movs	r2, #2
  60 0028 83F83920 		strb	r2, [r3, #57]
 220:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 221:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Time Base configuration */
 222:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init); 
  61              		.loc 1 222 0
  62 002c 7B68     		ldr	r3, [r7, #4]
  63 002e 1A68     		ldr	r2, [r3]
  64 0030 7B68     		ldr	r3, [r7, #4]
  65 0032 0433     		adds	r3, r3, #4
  66 0034 1046     		mov	r0, r2
  67 0036 1946     		mov	r1, r3
  68 0038 FFF7FEFF 		bl	TIM_Base_SetConfig
 223:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 224:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
 225:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
  69              		.loc 1 225 0
  70 003c 7B68     		ldr	r3, [r7, #4]
  71 003e 0122     		movs	r2, #1
  72 0040 83F83920 		strb	r2, [r3, #57]
 226:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 227:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
  73              		.loc 1 227 0
  74 0044 0023     		movs	r3, #0
  75              	.L3:
 228:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
  76              		.loc 1 228 0
  77 0046 1846     		mov	r0, r3
  78 0048 0837     		adds	r7, r7, #8
  79 004a BD46     		mov	sp, r7
  80              		@ sp needed
  81 004c 80BD     		pop	{r7, pc}
  82              		.cfi_endproc
  83              	.LFE55:
  85 004e 00BF     		.align	2
  86              		.global	HAL_TIM_Base_DeInit
  87              		.thumb
  88              		.thumb_func
  90              	HAL_TIM_Base_DeInit:
  91              	.LFB56:
 229:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 230:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 231:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM Base peripheral 
 232:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Base handle
 233:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 234:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 235:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
 236:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {  
  92              		.loc 1 236 0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 1, uses_anonymous_args = 0
  96 0050 80B5     		push	{r7, lr}
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 7, -8
  99              		.cfi_offset 14, -4
 100 0052 82B0     		sub	sp, sp, #8
 101              		.cfi_def_cfa_offset 16
 102 0054 00AF     		add	r7, sp, #0
 103              		.cfi_def_cfa_register 7
 104 0056 7860     		str	r0, [r7, #4]
 237:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 238:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 239:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 240:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 105              		.loc 1 240 0
 106 0058 7B68     		ldr	r3, [r7, #4]
 107 005a 0222     		movs	r2, #2
 108 005c 83F83920 		strb	r2, [r3, #57]
 241:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
 242:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 243:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 109              		.loc 1 243 0
 110 0060 7B68     		ldr	r3, [r7, #4]
 111 0062 1B68     		ldr	r3, [r3]
 112 0064 1A6A     		ldr	r2, [r3, #32]
 113 0066 41F21113 		movw	r3, #4369
 114 006a 1340     		ands	r3, r3, r2
 115 006c 002B     		cmp	r3, #0
 116 006e 0FD1     		bne	.L6
 117              		.loc 1 243 0 is_stmt 0 discriminator 1
 118 0070 7B68     		ldr	r3, [r7, #4]
 119 0072 1B68     		ldr	r3, [r3]
 120 0074 1A6A     		ldr	r2, [r3, #32]
 121 0076 40F24443 		movw	r3, #1092
 122 007a 1340     		ands	r3, r3, r2
 123 007c 002B     		cmp	r3, #0
 124 007e 07D1     		bne	.L6
 125 0080 7B68     		ldr	r3, [r7, #4]
 126 0082 1B68     		ldr	r3, [r3]
 127 0084 7A68     		ldr	r2, [r7, #4]
 128 0086 1268     		ldr	r2, [r2]
 129 0088 1268     		ldr	r2, [r2]
 130 008a 22F00102 		bic	r2, r2, #1
 131 008e 1A60     		str	r2, [r3]
 132              	.L6:
 244:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 245:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 246:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_Base_MspDeInit(htim);
 133              		.loc 1 246 0 is_stmt 1
 134 0090 7868     		ldr	r0, [r7, #4]
 135 0092 FFF7FEFF 		bl	HAL_TIM_Base_MspDeInit
 247:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 248:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
 249:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET; 
 136              		.loc 1 249 0
 137 0096 7B68     		ldr	r3, [r7, #4]
 138 0098 0022     		movs	r2, #0
 139 009a 83F83920 		strb	r2, [r3, #57]
 250:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 251:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
 252:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 140              		.loc 1 252 0
 141 009e 7B68     		ldr	r3, [r7, #4]
 142 00a0 0022     		movs	r2, #0
 143 00a2 83F83820 		strb	r2, [r3, #56]
 253:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 254:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 144              		.loc 1 254 0
 145 00a6 0023     		movs	r3, #0
 255:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 146              		.loc 1 255 0
 147 00a8 1846     		mov	r0, r3
 148 00aa 0837     		adds	r7, r7, #8
 149 00ac BD46     		mov	sp, r7
 150              		@ sp needed
 151 00ae 80BD     		pop	{r7, pc}
 152              		.cfi_endproc
 153              	.LFE56:
 155              		.align	2
 156              		.weak	HAL_TIM_Base_MspInit
 157              		.thumb
 158              		.thumb_func
 160              	HAL_TIM_Base_MspInit:
 161              	.LFB57:
 256:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 257:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 258:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Base MSP.
 259:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 260:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
 261:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 262:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
 263:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 162              		.loc 1 263 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 8
 165              		@ frame_needed = 1, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167 00b0 80B4     		push	{r7}
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 7, -4
 170 00b2 83B0     		sub	sp, sp, #12
 171              		.cfi_def_cfa_offset 16
 172 00b4 00AF     		add	r7, sp, #0
 173              		.cfi_def_cfa_register 7
 174 00b6 7860     		str	r0, [r7, #4]
 264:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 265:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_Base_MspInit could be implemented in the user file
 266:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
 267:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 175              		.loc 1 267 0
 176 00b8 0C37     		adds	r7, r7, #12
 177 00ba BD46     		mov	sp, r7
 178              		@ sp needed
 179 00bc 5DF8047B 		ldr	r7, [sp], #4
 180 00c0 7047     		bx	lr
 181              		.cfi_endproc
 182              	.LFE57:
 184 00c2 00BF     		.align	2
 185              		.weak	HAL_TIM_Base_MspDeInit
 186              		.thumb
 187              		.thumb_func
 189              	HAL_TIM_Base_MspDeInit:
 190              	.LFB58:
 268:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 269:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 270:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM Base MSP.
 271:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 272:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
 273:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 274:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
 275:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 191              		.loc 1 275 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196 00c4 80B4     		push	{r7}
 197              		.cfi_def_cfa_offset 4
 198              		.cfi_offset 7, -4
 199 00c6 83B0     		sub	sp, sp, #12
 200              		.cfi_def_cfa_offset 16
 201 00c8 00AF     		add	r7, sp, #0
 202              		.cfi_def_cfa_register 7
 203 00ca 7860     		str	r0, [r7, #4]
 276:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 277:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_Base_MspDeInit could be implemented in the user file
 278:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
 279:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 204              		.loc 1 279 0
 205 00cc 0C37     		adds	r7, r7, #12
 206 00ce BD46     		mov	sp, r7
 207              		@ sp needed
 208 00d0 5DF8047B 		ldr	r7, [sp], #4
 209 00d4 7047     		bx	lr
 210              		.cfi_endproc
 211              	.LFE58:
 213 00d6 00BF     		.align	2
 214              		.global	HAL_TIM_Base_Start
 215              		.thumb
 216              		.thumb_func
 218              	HAL_TIM_Base_Start:
 219              	.LFB59:
 280:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 281:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 282:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Base generation.
 283:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 284:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 285:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 286:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
 287:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 220              		.loc 1 287 0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 8
 223              		@ frame_needed = 1, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 225 00d8 80B4     		push	{r7}
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 7, -4
 228 00da 83B0     		sub	sp, sp, #12
 229              		.cfi_def_cfa_offset 16
 230 00dc 00AF     		add	r7, sp, #0
 231              		.cfi_def_cfa_register 7
 232 00de 7860     		str	r0, [r7, #4]
 288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 289:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 290:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 291:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
 292:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;
 233              		.loc 1 292 0
 234 00e0 7B68     		ldr	r3, [r7, #4]
 235 00e2 0222     		movs	r2, #2
 236 00e4 83F83920 		strb	r2, [r3, #57]
 293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 294:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 295:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 237              		.loc 1 295 0
 238 00e8 7B68     		ldr	r3, [r7, #4]
 239 00ea 1B68     		ldr	r3, [r3]
 240 00ec 7A68     		ldr	r2, [r7, #4]
 241 00ee 1268     		ldr	r2, [r2]
 242 00f0 1268     		ldr	r2, [r2]
 243 00f2 42F00102 		orr	r2, r2, #1
 244 00f6 1A60     		str	r2, [r3]
 296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 297:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the TIM state*/
 298:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 245              		.loc 1 298 0
 246 00f8 7B68     		ldr	r3, [r7, #4]
 247 00fa 0122     		movs	r2, #1
 248 00fc 83F83920 		strb	r2, [r3, #57]
 299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 300:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 249              		.loc 1 301 0
 250 0100 0023     		movs	r3, #0
 302:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 251              		.loc 1 302 0
 252 0102 1846     		mov	r0, r3
 253 0104 0C37     		adds	r7, r7, #12
 254 0106 BD46     		mov	sp, r7
 255              		@ sp needed
 256 0108 5DF8047B 		ldr	r7, [sp], #4
 257 010c 7047     		bx	lr
 258              		.cfi_endproc
 259              	.LFE59:
 261 010e 00BF     		.align	2
 262              		.global	HAL_TIM_Base_Stop
 263              		.thumb
 264              		.thumb_func
 266              	HAL_TIM_Base_Stop:
 267              	.LFB60:
 303:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 304:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Base generation.
 306:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 307:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 309:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
 310:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 268              		.loc 1 310 0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 8
 271              		@ frame_needed = 1, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 273 0110 80B4     		push	{r7}
 274              		.cfi_def_cfa_offset 4
 275              		.cfi_offset 7, -4
 276 0112 83B0     		sub	sp, sp, #12
 277              		.cfi_def_cfa_offset 16
 278 0114 00AF     		add	r7, sp, #0
 279              		.cfi_def_cfa_register 7
 280 0116 7860     		str	r0, [r7, #4]
 311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 312:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 314:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
 315:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;
 281              		.loc 1 315 0
 282 0118 7B68     		ldr	r3, [r7, #4]
 283 011a 0222     		movs	r2, #2
 284 011c 83F83920 		strb	r2, [r3, #57]
 316:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 318:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 285              		.loc 1 318 0
 286 0120 7B68     		ldr	r3, [r7, #4]
 287 0122 1B68     		ldr	r3, [r3]
 288 0124 1A6A     		ldr	r2, [r3, #32]
 289 0126 41F21113 		movw	r3, #4369
 290 012a 1340     		ands	r3, r3, r2
 291 012c 002B     		cmp	r3, #0
 292 012e 0FD1     		bne	.L13
 293              		.loc 1 318 0 is_stmt 0 discriminator 1
 294 0130 7B68     		ldr	r3, [r7, #4]
 295 0132 1B68     		ldr	r3, [r3]
 296 0134 1A6A     		ldr	r2, [r3, #32]
 297 0136 40F24443 		movw	r3, #1092
 298 013a 1340     		ands	r3, r3, r2
 299 013c 002B     		cmp	r3, #0
 300 013e 07D1     		bne	.L13
 301 0140 7B68     		ldr	r3, [r7, #4]
 302 0142 1B68     		ldr	r3, [r3]
 303 0144 7A68     		ldr	r2, [r7, #4]
 304 0146 1268     		ldr	r2, [r2]
 305 0148 1268     		ldr	r2, [r2]
 306 014a 22F00102 		bic	r2, r2, #1
 307 014e 1A60     		str	r2, [r3]
 308              	.L13:
 319:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the TIM state*/
 321:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 309              		.loc 1 321 0 is_stmt 1
 310 0150 7B68     		ldr	r3, [r7, #4]
 311 0152 0122     		movs	r2, #1
 312 0154 83F83920 		strb	r2, [r3, #57]
 322:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 324:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 313              		.loc 1 324 0
 314 0158 0023     		movs	r3, #0
 325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 315              		.loc 1 325 0
 316 015a 1846     		mov	r0, r3
 317 015c 0C37     		adds	r7, r7, #12
 318 015e BD46     		mov	sp, r7
 319              		@ sp needed
 320 0160 5DF8047B 		ldr	r7, [sp], #4
 321 0164 7047     		bx	lr
 322              		.cfi_endproc
 323              	.LFE60:
 325 0166 00BF     		.align	2
 326              		.global	HAL_TIM_Base_Start_IT
 327              		.thumb
 328              		.thumb_func
 330              	HAL_TIM_Base_Start_IT:
 331              	.LFB61:
 326:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 327:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 328:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in interrupt mode.
 329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 330:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 331:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
 333:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 332              		.loc 1 333 0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 8
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0168 80B4     		push	{r7}
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 7, -4
 340 016a 83B0     		sub	sp, sp, #12
 341              		.cfi_def_cfa_offset 16
 342 016c 00AF     		add	r7, sp, #0
 343              		.cfi_def_cfa_register 7
 344 016e 7860     		str	r0, [r7, #4]
 334:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 336:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the TIM Update interrupt */
 338:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 345              		.loc 1 338 0
 346 0170 7B68     		ldr	r3, [r7, #4]
 347 0172 1B68     		ldr	r3, [r3]
 348 0174 7A68     		ldr	r2, [r7, #4]
 349 0176 1268     		ldr	r2, [r2]
 350 0178 D268     		ldr	r2, [r2, #12]
 351 017a 42F00102 		orr	r2, r2, #1
 352 017e DA60     		str	r2, [r3, #12]
 339:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 340:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 353              		.loc 1 341 0
 354 0180 7B68     		ldr	r3, [r7, #4]
 355 0182 1B68     		ldr	r3, [r3]
 356 0184 7A68     		ldr	r2, [r7, #4]
 357 0186 1268     		ldr	r2, [r2]
 358 0188 1268     		ldr	r2, [r2]
 359 018a 42F00102 		orr	r2, r2, #1
 360 018e 1A60     		str	r2, [r3]
 342:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 343:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 361              		.loc 1 344 0
 362 0190 0023     		movs	r3, #0
 345:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 363              		.loc 1 345 0
 364 0192 1846     		mov	r0, r3
 365 0194 0C37     		adds	r7, r7, #12
 366 0196 BD46     		mov	sp, r7
 367              		@ sp needed
 368 0198 5DF8047B 		ldr	r7, [sp], #4
 369 019c 7047     		bx	lr
 370              		.cfi_endproc
 371              	.LFE61:
 373 019e 00BF     		.align	2
 374              		.global	HAL_TIM_Base_Stop_IT
 375              		.thumb
 376              		.thumb_func
 378              	HAL_TIM_Base_Stop_IT:
 379              	.LFB62:
 346:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 348:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in interrupt mode.
 349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 350:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 351:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 352:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
 353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 380              		.loc 1 353 0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 8
 383              		@ frame_needed = 1, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 385 01a0 80B4     		push	{r7}
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 7, -4
 388 01a2 83B0     		sub	sp, sp, #12
 389              		.cfi_def_cfa_offset 16
 390 01a4 00AF     		add	r7, sp, #0
 391              		.cfi_def_cfa_register 7
 392 01a6 7860     		str	r0, [r7, #4]
 354:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 355:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Update interrupt */
 357:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 393              		.loc 1 357 0
 394 01a8 7B68     		ldr	r3, [r7, #4]
 395 01aa 1B68     		ldr	r3, [r3]
 396 01ac 7A68     		ldr	r2, [r7, #4]
 397 01ae 1268     		ldr	r2, [r2]
 398 01b0 D268     		ldr	r2, [r2, #12]
 399 01b2 22F00102 		bic	r2, r2, #1
 400 01b6 DA60     		str	r2, [r3, #12]
 358:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 360:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 401              		.loc 1 360 0
 402 01b8 7B68     		ldr	r3, [r7, #4]
 403 01ba 1B68     		ldr	r3, [r3]
 404 01bc 1A6A     		ldr	r2, [r3, #32]
 405 01be 41F21113 		movw	r3, #4369
 406 01c2 1340     		ands	r3, r3, r2
 407 01c4 002B     		cmp	r3, #0
 408 01c6 0FD1     		bne	.L18
 409              		.loc 1 360 0 is_stmt 0 discriminator 1
 410 01c8 7B68     		ldr	r3, [r7, #4]
 411 01ca 1B68     		ldr	r3, [r3]
 412 01cc 1A6A     		ldr	r2, [r3, #32]
 413 01ce 40F24443 		movw	r3, #1092
 414 01d2 1340     		ands	r3, r3, r2
 415 01d4 002B     		cmp	r3, #0
 416 01d6 07D1     		bne	.L18
 417 01d8 7B68     		ldr	r3, [r7, #4]
 418 01da 1B68     		ldr	r3, [r3]
 419 01dc 7A68     		ldr	r2, [r7, #4]
 420 01de 1268     		ldr	r2, [r2]
 421 01e0 1268     		ldr	r2, [r2]
 422 01e2 22F00102 		bic	r2, r2, #1
 423 01e6 1A60     		str	r2, [r3]
 424              	.L18:
 361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 362:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 363:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 425              		.loc 1 363 0 is_stmt 1
 426 01e8 0023     		movs	r3, #0
 364:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 427              		.loc 1 364 0
 428 01ea 1846     		mov	r0, r3
 429 01ec 0C37     		adds	r7, r7, #12
 430 01ee BD46     		mov	sp, r7
 431              		@ sp needed
 432 01f0 5DF8047B 		ldr	r7, [sp], #4
 433 01f4 7047     		bx	lr
 434              		.cfi_endproc
 435              	.LFE62:
 437 01f6 00BF     		.align	2
 438              		.global	HAL_TIM_Base_Start_DMA
 439              		.thumb
 440              		.thumb_func
 442              	HAL_TIM_Base_Start_DMA:
 443              	.LFB63:
 365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 366:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 367:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in DMA mode.
 368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 369:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData: The source Buffer address.
 370:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Length: The length of data to be transferred from memory to peripheral.
 371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 372:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
 374:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 444              		.loc 1 374 0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 16
 447              		@ frame_needed = 1, uses_anonymous_args = 0
 448 01f8 80B5     		push	{r7, lr}
 449              		.cfi_def_cfa_offset 8
 450              		.cfi_offset 7, -8
 451              		.cfi_offset 14, -4
 452 01fa 84B0     		sub	sp, sp, #16
 453              		.cfi_def_cfa_offset 24
 454 01fc 00AF     		add	r7, sp, #0
 455              		.cfi_def_cfa_register 7
 456 01fe F860     		str	r0, [r7, #12]
 457 0200 B960     		str	r1, [r7, #8]
 458 0202 1346     		mov	r3, r2
 459 0204 FB80     		strh	r3, [r7, #6]	@ movhi
 375:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 376:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); 
 377:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 378:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 460              		.loc 1 378 0
 461 0206 FB68     		ldr	r3, [r7, #12]
 462 0208 93F83930 		ldrb	r3, [r3, #57]
 463 020c DBB2     		uxtb	r3, r3
 464 020e 022B     		cmp	r3, #2
 465 0210 01D1     		bne	.L21
 379:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 380:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 466              		.loc 1 380 0
 467 0212 0223     		movs	r3, #2
 468 0214 3AE0     		b	.L22
 469              	.L21:
 381:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 382:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 470              		.loc 1 382 0
 471 0216 FB68     		ldr	r3, [r7, #12]
 472 0218 93F83930 		ldrb	r3, [r3, #57]
 473 021c DBB2     		uxtb	r3, r3
 474 021e 012B     		cmp	r3, #1
 475 0220 0BD1     		bne	.L23
 383:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 384:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if((pData == 0 ) && (Length > 0)) 
 476              		.loc 1 384 0
 477 0222 BB68     		ldr	r3, [r7, #8]
 478 0224 002B     		cmp	r3, #0
 479 0226 04D1     		bne	.L24
 480              		.loc 1 384 0 is_stmt 0 discriminator 1
 481 0228 FB88     		ldrh	r3, [r7, #6]
 482 022a 002B     		cmp	r3, #0
 483 022c 01D0     		beq	.L24
 385:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 386:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 484              		.loc 1 386 0 is_stmt 1
 485 022e 0123     		movs	r3, #1
 486 0230 2CE0     		b	.L22
 487              	.L24:
 387:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 388:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
 389:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 390:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 488              		.loc 1 390 0
 489 0232 FB68     		ldr	r3, [r7, #12]
 490 0234 0222     		movs	r2, #2
 491 0236 83F83920 		strb	r2, [r3, #57]
 492              	.L23:
 391:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 392:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
 393:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the DMA Period elapsed callback */
 394:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 493              		.loc 1 394 0
 494 023a FB68     		ldr	r3, [r7, #12]
 495 023c DA69     		ldr	r2, [r3, #28]
 496 023e 40F20003 		movw	r3, #:lower16:TIM_DMAPeriodElapsedCplt
 497 0242 C0F20003 		movt	r3, #:upper16:TIM_DMAPeriodElapsedCplt
 498 0246 D363     		str	r3, [r2, #60]
 395:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 396:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the DMA error callback */
 397:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = HAL_TIM_DMAError ;
 499              		.loc 1 397 0
 500 0248 FB68     		ldr	r3, [r7, #12]
 501 024a DA69     		ldr	r2, [r3, #28]
 502 024c 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 503 0250 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 504 0254 9364     		str	r3, [r2, #72]
 398:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 399:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the DMA Stream */
 400:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, 
 505              		.loc 1 400 0
 506 0256 FB68     		ldr	r3, [r7, #12]
 507 0258 D869     		ldr	r0, [r3, #28]
 508 025a B968     		ldr	r1, [r7, #8]
 509 025c FB68     		ldr	r3, [r7, #12]
 510 025e 1B68     		ldr	r3, [r3]
 511 0260 2C33     		adds	r3, r3, #44
 512 0262 1A46     		mov	r2, r3
 513 0264 FB88     		ldrh	r3, [r7, #6]
 514 0266 FFF7FEFF 		bl	HAL_DMA_Start_IT
 401:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 402:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the TIM Update DMA request */
 403:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 515              		.loc 1 403 0
 516 026a FB68     		ldr	r3, [r7, #12]
 517 026c 1B68     		ldr	r3, [r3]
 518 026e FA68     		ldr	r2, [r7, #12]
 519 0270 1268     		ldr	r2, [r2]
 520 0272 D268     		ldr	r2, [r2, #12]
 521 0274 42F48072 		orr	r2, r2, #256
 522 0278 DA60     		str	r2, [r3, #12]
 404:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 405:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 406:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);  
 523              		.loc 1 406 0
 524 027a FB68     		ldr	r3, [r7, #12]
 525 027c 1B68     		ldr	r3, [r3]
 526 027e FA68     		ldr	r2, [r7, #12]
 527 0280 1268     		ldr	r2, [r2]
 528 0282 1268     		ldr	r2, [r2]
 529 0284 42F00102 		orr	r2, r2, #1
 530 0288 1A60     		str	r2, [r3]
 407:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 408:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 409:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 531              		.loc 1 409 0
 532 028a 0023     		movs	r3, #0
 533              	.L22:
 410:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 534              		.loc 1 410 0
 535 028c 1846     		mov	r0, r3
 536 028e 1037     		adds	r7, r7, #16
 537 0290 BD46     		mov	sp, r7
 538              		@ sp needed
 539 0292 80BD     		pop	{r7, pc}
 540              		.cfi_endproc
 541              	.LFE63:
 543              		.align	2
 544              		.global	HAL_TIM_Base_Stop_DMA
 545              		.thumb
 546              		.thumb_func
 548              	HAL_TIM_Base_Stop_DMA:
 549              	.LFB64:
 411:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 412:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 413:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in DMA mode.
 414:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 415:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 416:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 417:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
 418:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 550              		.loc 1 418 0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 8
 553              		@ frame_needed = 1, uses_anonymous_args = 0
 554              		@ link register save eliminated.
 555 0294 80B4     		push	{r7}
 556              		.cfi_def_cfa_offset 4
 557              		.cfi_offset 7, -4
 558 0296 83B0     		sub	sp, sp, #12
 559              		.cfi_def_cfa_offset 16
 560 0298 00AF     		add	r7, sp, #0
 561              		.cfi_def_cfa_register 7
 562 029a 7860     		str	r0, [r7, #4]
 419:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 420:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 421:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 422:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Update DMA request */
 423:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 563              		.loc 1 423 0
 564 029c 7B68     		ldr	r3, [r7, #4]
 565 029e 1B68     		ldr	r3, [r3]
 566 02a0 7A68     		ldr	r2, [r7, #4]
 567 02a2 1268     		ldr	r2, [r2]
 568 02a4 D268     		ldr	r2, [r2, #12]
 569 02a6 22F48072 		bic	r2, r2, #256
 570 02aa DA60     		str	r2, [r3, #12]
 424:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 425:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 426:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 571              		.loc 1 426 0
 572 02ac 7B68     		ldr	r3, [r7, #4]
 573 02ae 1B68     		ldr	r3, [r3]
 574 02b0 1A6A     		ldr	r2, [r3, #32]
 575 02b2 41F21113 		movw	r3, #4369
 576 02b6 1340     		ands	r3, r3, r2
 577 02b8 002B     		cmp	r3, #0
 578 02ba 0FD1     		bne	.L26
 579              		.loc 1 426 0 is_stmt 0 discriminator 1
 580 02bc 7B68     		ldr	r3, [r7, #4]
 581 02be 1B68     		ldr	r3, [r3]
 582 02c0 1A6A     		ldr	r2, [r3, #32]
 583 02c2 40F24443 		movw	r3, #1092
 584 02c6 1340     		ands	r3, r3, r2
 585 02c8 002B     		cmp	r3, #0
 586 02ca 07D1     		bne	.L26
 587 02cc 7B68     		ldr	r3, [r7, #4]
 588 02ce 1B68     		ldr	r3, [r3]
 589 02d0 7A68     		ldr	r2, [r7, #4]
 590 02d2 1268     		ldr	r2, [r2]
 591 02d4 1268     		ldr	r2, [r2]
 592 02d6 22F00102 		bic	r2, r2, #1
 593 02da 1A60     		str	r2, [r3]
 594              	.L26:
 427:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 428:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
 429:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 595              		.loc 1 429 0 is_stmt 1
 596 02dc 7B68     		ldr	r3, [r7, #4]
 597 02de 0122     		movs	r2, #1
 598 02e0 83F83920 		strb	r2, [r3, #57]
 430:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 431:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 432:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 599              		.loc 1 432 0
 600 02e4 0023     		movs	r3, #0
 433:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 601              		.loc 1 433 0
 602 02e6 1846     		mov	r0, r3
 603 02e8 0C37     		adds	r7, r7, #12
 604 02ea BD46     		mov	sp, r7
 605              		@ sp needed
 606 02ec 5DF8047B 		ldr	r7, [sp], #4
 607 02f0 7047     		bx	lr
 608              		.cfi_endproc
 609              	.LFE64:
 611 02f2 00BF     		.align	2
 612              		.global	HAL_TIM_OC_Init
 613              		.thumb
 614              		.thumb_func
 616              	HAL_TIM_OC_Init:
 617              	.LFB65:
 434:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 435:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 436:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
 437:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 438:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 439:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group2 Time Output Compare functions 
 440:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time Output Compare functions 
 441:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
 442:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
 443:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 444:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                   ##### Time Output Compare functions #####
 445:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 446:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]
 447:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides functions allowing to:
 448:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Initialize and configure the TIM Output Compare. 
 449:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) De-initialize the TIM Output Compare.
 450:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Output Compare.
 451:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Output Compare.
 452:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Output Compare and enable interrupt.
 453:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Output Compare and disable interrupt.
 454:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Output Compare and enable DMA transfer.
 455:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Output Compare and disable DMA transfer.
 456:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
 457:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
 458:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 459:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 460:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 461:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare according to the specified
 462:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and create the associated handle.
 463:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Output Compare handle
 464:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 465:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 466:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
 467:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 618              		.loc 1 467 0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 8
 621              		@ frame_needed = 1, uses_anonymous_args = 0
 622 02f4 80B5     		push	{r7, lr}
 623              		.cfi_def_cfa_offset 8
 624              		.cfi_offset 7, -8
 625              		.cfi_offset 14, -4
 626 02f6 82B0     		sub	sp, sp, #8
 627              		.cfi_def_cfa_offset 16
 628 02f8 00AF     		add	r7, sp, #0
 629              		.cfi_def_cfa_register 7
 630 02fa 7860     		str	r0, [r7, #4]
 468:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
 469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
 631              		.loc 1 469 0
 632 02fc 7B68     		ldr	r3, [r7, #4]
 633 02fe 002B     		cmp	r3, #0
 634 0300 01D1     		bne	.L29
 470:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 471:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 635              		.loc 1 471 0
 636 0302 0123     		movs	r3, #1
 637 0304 19E0     		b	.L30
 638              	.L29:
 472:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 473:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 475:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 476:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 478:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
 479:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
 639              		.loc 1 479 0
 640 0306 7B68     		ldr	r3, [r7, #4]
 641 0308 93F83930 		ldrb	r3, [r3, #57]
 642 030c DBB2     		uxtb	r3, r3
 643 030e 002B     		cmp	r3, #0
 644 0310 02D1     		bne	.L31
 480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {   
 481:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
 482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_OC_MspInit(htim);
 645              		.loc 1 482 0
 646 0312 7868     		ldr	r0, [r7, #4]
 647 0314 FFF7FEFF 		bl	HAL_TIM_OC_MspInit
 648              	.L31:
 483:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 484:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 485:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
 486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;
 649              		.loc 1 486 0
 650 0318 7B68     		ldr	r3, [r7, #4]
 651 031a 0222     		movs	r2, #2
 652 031c 83F83920 		strb	r2, [r3, #57]
 487:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 488:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Init the base time for the Output Compare */  
 489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 653              		.loc 1 489 0
 654 0320 7B68     		ldr	r3, [r7, #4]
 655 0322 1A68     		ldr	r2, [r3]
 656 0324 7B68     		ldr	r3, [r7, #4]
 657 0326 0433     		adds	r3, r3, #4
 658 0328 1046     		mov	r0, r2
 659 032a 1946     		mov	r1, r3
 660 032c FFF7FEFF 		bl	TIM_Base_SetConfig
 490:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 491:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
 492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 661              		.loc 1 492 0
 662 0330 7B68     		ldr	r3, [r7, #4]
 663 0332 0122     		movs	r2, #1
 664 0334 83F83920 		strb	r2, [r3, #57]
 493:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 665              		.loc 1 494 0
 666 0338 0023     		movs	r3, #0
 667              	.L30:
 495:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 668              		.loc 1 495 0
 669 033a 1846     		mov	r0, r3
 670 033c 0837     		adds	r7, r7, #8
 671 033e BD46     		mov	sp, r7
 672              		@ sp needed
 673 0340 80BD     		pop	{r7, pc}
 674              		.cfi_endproc
 675              	.LFE65:
 677 0342 00BF     		.align	2
 678              		.global	HAL_TIM_OC_DeInit
 679              		.thumb
 680              		.thumb_func
 682              	HAL_TIM_OC_DeInit:
 683              	.LFB66:
 496:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 497:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral 
 499:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Output Compare handle
 500:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 502:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
 503:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 684              		.loc 1 503 0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 8
 687              		@ frame_needed = 1, uses_anonymous_args = 0
 688 0344 80B5     		push	{r7, lr}
 689              		.cfi_def_cfa_offset 8
 690              		.cfi_offset 7, -8
 691              		.cfi_offset 14, -4
 692 0346 82B0     		sub	sp, sp, #8
 693              		.cfi_def_cfa_offset 16
 694 0348 00AF     		add	r7, sp, #0
 695              		.cfi_def_cfa_register 7
 696 034a 7860     		str	r0, [r7, #4]
 504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 505:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 507:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    htim->State = HAL_TIM_STATE_BUSY;
 697              		.loc 1 507 0
 698 034c 7B68     		ldr	r3, [r7, #4]
 699 034e 0222     		movs	r2, #2
 700 0350 83F83920 		strb	r2, [r3, #57]
 508:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
 509:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 701              		.loc 1 510 0
 702 0354 7B68     		ldr	r3, [r7, #4]
 703 0356 1B68     		ldr	r3, [r3]
 704 0358 1A6A     		ldr	r2, [r3, #32]
 705 035a 41F21113 		movw	r3, #4369
 706 035e 1340     		ands	r3, r3, r2
 707 0360 002B     		cmp	r3, #0
 708 0362 0FD1     		bne	.L33
 709              		.loc 1 510 0 is_stmt 0 discriminator 1
 710 0364 7B68     		ldr	r3, [r7, #4]
 711 0366 1B68     		ldr	r3, [r3]
 712 0368 1A6A     		ldr	r2, [r3, #32]
 713 036a 40F24443 		movw	r3, #1092
 714 036e 1340     		ands	r3, r3, r2
 715 0370 002B     		cmp	r3, #0
 716 0372 07D1     		bne	.L33
 717 0374 7B68     		ldr	r3, [r7, #4]
 718 0376 1B68     		ldr	r3, [r3]
 719 0378 7A68     		ldr	r2, [r7, #4]
 720 037a 1268     		ldr	r2, [r2]
 721 037c 1268     		ldr	r2, [r2]
 722 037e 22F00102 		bic	r2, r2, #1
 723 0382 1A60     		str	r2, [r3]
 724              	.L33:
 511:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 512:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
 513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_OC_MspDeInit(htim);
 725              		.loc 1 513 0 is_stmt 1
 726 0384 7868     		ldr	r0, [r7, #4]
 727 0386 FFF7FEFF 		bl	HAL_TIM_OC_MspDeInit
 514:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 515:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
 516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET; 
 728              		.loc 1 516 0
 729 038a 7B68     		ldr	r3, [r7, #4]
 730 038c 0022     		movs	r2, #0
 731 038e 83F83920 		strb	r2, [r3, #57]
 517:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
 519:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 732              		.loc 1 519 0
 733 0392 7B68     		ldr	r3, [r7, #4]
 734 0394 0022     		movs	r2, #0
 735 0396 83F83820 		strb	r2, [r3, #56]
 520:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 521:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 736              		.loc 1 521 0
 737 039a 0023     		movs	r3, #0
 522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 738              		.loc 1 522 0
 739 039c 1846     		mov	r0, r3
 740 039e 0837     		adds	r7, r7, #8
 741 03a0 BD46     		mov	sp, r7
 742              		@ sp needed
 743 03a2 80BD     		pop	{r7, pc}
 744              		.cfi_endproc
 745              	.LFE66:
 747              		.align	2
 748              		.weak	HAL_TIM_OC_MspInit
 749              		.thumb
 750              		.thumb_func
 752              	HAL_TIM_OC_MspInit:
 753              	.LFB67:
 523:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 524:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare MSP.
 526:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 527:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
 528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 529:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 754              		.loc 1 530 0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 8
 757              		@ frame_needed = 1, uses_anonymous_args = 0
 758              		@ link register save eliminated.
 759 03a4 80B4     		push	{r7}
 760              		.cfi_def_cfa_offset 4
 761              		.cfi_offset 7, -4
 762 03a6 83B0     		sub	sp, sp, #12
 763              		.cfi_def_cfa_offset 16
 764 03a8 00AF     		add	r7, sp, #0
 765              		.cfi_def_cfa_register 7
 766 03aa 7860     		str	r0, [r7, #4]
 531:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 532:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_OC_MspInit could be implemented in the user file
 533:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
 534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 767              		.loc 1 534 0
 768 03ac 0C37     		adds	r7, r7, #12
 769 03ae BD46     		mov	sp, r7
 770              		@ sp needed
 771 03b0 5DF8047B 		ldr	r7, [sp], #4
 772 03b4 7047     		bx	lr
 773              		.cfi_endproc
 774              	.LFE67:
 776 03b6 00BF     		.align	2
 777              		.weak	HAL_TIM_OC_MspDeInit
 778              		.thumb
 779              		.thumb_func
 781              	HAL_TIM_OC_MspDeInit:
 782              	.LFB68:
 535:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 536:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM Output Compare MSP.
 538:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 539:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
 540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 541:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
 542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 783              		.loc 1 542 0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 8
 786              		@ frame_needed = 1, uses_anonymous_args = 0
 787              		@ link register save eliminated.
 788 03b8 80B4     		push	{r7}
 789              		.cfi_def_cfa_offset 4
 790              		.cfi_offset 7, -4
 791 03ba 83B0     		sub	sp, sp, #12
 792              		.cfi_def_cfa_offset 16
 793 03bc 00AF     		add	r7, sp, #0
 794              		.cfi_def_cfa_register 7
 795 03be 7860     		str	r0, [r7, #4]
 543:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 544:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_OC_MspDeInit could be implemented in the user file
 545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
 546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 796              		.loc 1 546 0
 797 03c0 0C37     		adds	r7, r7, #12
 798 03c2 BD46     		mov	sp, r7
 799              		@ sp needed
 800 03c4 5DF8047B 		ldr	r7, [sp], #4
 801 03c8 7047     		bx	lr
 802              		.cfi_endproc
 803              	.LFE68:
 805 03ca 00BF     		.align	2
 806              		.global	HAL_TIM_OC_Start
 807              		.thumb
 808              		.thumb_func
 810              	HAL_TIM_OC_Start:
 811              	.LFB69:
 547:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation.
 550:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Output Compare handle  
 551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be enabled
 552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 553:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 555:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 556:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected   
 557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 558:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 560:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 812              		.loc 1 560 0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816 03cc 80B5     		push	{r7, lr}
 817              		.cfi_def_cfa_offset 8
 818              		.cfi_offset 7, -8
 819              		.cfi_offset 14, -4
 820 03ce 82B0     		sub	sp, sp, #8
 821              		.cfi_def_cfa_offset 16
 822 03d0 00AF     		add	r7, sp, #0
 823              		.cfi_def_cfa_register 7
 824 03d2 7860     		str	r0, [r7, #4]
 825 03d4 3960     		str	r1, [r7]
 561:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 562:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 563:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Output compare channel */
 565:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 826              		.loc 1 565 0
 827 03d6 7B68     		ldr	r3, [r7, #4]
 828 03d8 1B68     		ldr	r3, [r3]
 829 03da 1846     		mov	r0, r3
 830 03dc 3968     		ldr	r1, [r7]
 831 03de 0122     		movs	r2, #1
 832 03e0 FFF7FEFF 		bl	TIM_CCxChannelCmd
 566:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 833              		.loc 1 567 0
 834 03e4 7B68     		ldr	r3, [r7, #4]
 835 03e6 1A68     		ldr	r2, [r3]
 836 03e8 0023     		movs	r3, #0
 837 03ea C4F20103 		movt	r3, 16385
 838 03ee 9A42     		cmp	r2, r3
 839 03f0 07D0     		beq	.L38
 840              		.loc 1 567 0 is_stmt 0 discriminator 2
 841 03f2 7B68     		ldr	r3, [r7, #4]
 842 03f4 1A68     		ldr	r2, [r3]
 843 03f6 4FF48063 		mov	r3, #1024
 844 03fa C4F20103 		movt	r3, 16385
 845 03fe 9A42     		cmp	r2, r3
 846 0400 01D1     		bne	.L39
 847              	.L38:
 848              		.loc 1 567 0 discriminator 1
 849 0402 0123     		movs	r3, #1
 850 0404 00E0     		b	.L40
 851              	.L39:
 852              		.loc 1 567 0 discriminator 3
 853 0406 0023     		movs	r3, #0
 854              	.L40:
 855              		.loc 1 567 0 discriminator 4
 856 0408 002B     		cmp	r3, #0
 857 040a 07D0     		beq	.L41
 568:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
 570:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 858              		.loc 1 570 0 is_stmt 1
 859 040c 7B68     		ldr	r3, [r7, #4]
 860 040e 1B68     		ldr	r3, [r3]
 861 0410 7A68     		ldr	r2, [r7, #4]
 862 0412 1268     		ldr	r2, [r2]
 863 0414 526C     		ldr	r2, [r2, #68]
 864 0416 42F40042 		orr	r2, r2, #32768
 865 041a 5A64     		str	r2, [r3, #68]
 866              	.L41:
 571:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 573:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 574:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim); 
 867              		.loc 1 574 0
 868 041c 7B68     		ldr	r3, [r7, #4]
 869 041e 1B68     		ldr	r3, [r3]
 870 0420 7A68     		ldr	r2, [r7, #4]
 871 0422 1268     		ldr	r2, [r2]
 872 0424 1268     		ldr	r2, [r2]
 873 0426 42F00102 		orr	r2, r2, #1
 874 042a 1A60     		str	r2, [r3]
 575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 576:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 577:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 875              		.loc 1 577 0
 876 042c 0023     		movs	r3, #0
 578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 877              		.loc 1 578 0
 878 042e 1846     		mov	r0, r3
 879 0430 0837     		adds	r7, r7, #8
 880 0432 BD46     		mov	sp, r7
 881              		@ sp needed
 882 0434 80BD     		pop	{r7, pc}
 883              		.cfi_endproc
 884              	.LFE69:
 886 0436 00BF     		.align	2
 887              		.global	HAL_TIM_OC_Stop
 888              		.thumb
 889              		.thumb_func
 891              	HAL_TIM_OC_Stop:
 892              	.LFB70:
 579:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 581:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation.
 582:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
 583:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be disabled
 584:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 586:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 587:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 589:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 590:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 592:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 893              		.loc 1 592 0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 8
 896              		@ frame_needed = 1, uses_anonymous_args = 0
 897 0438 80B5     		push	{r7, lr}
 898              		.cfi_def_cfa_offset 8
 899              		.cfi_offset 7, -8
 900              		.cfi_offset 14, -4
 901 043a 82B0     		sub	sp, sp, #8
 902              		.cfi_def_cfa_offset 16
 903 043c 00AF     		add	r7, sp, #0
 904              		.cfi_def_cfa_register 7
 905 043e 7860     		str	r0, [r7, #4]
 906 0440 3960     		str	r1, [r7]
 593:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 595:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 596:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Output compare channel */
 597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 907              		.loc 1 597 0
 908 0442 7B68     		ldr	r3, [r7, #4]
 909 0444 1B68     		ldr	r3, [r3]
 910 0446 1846     		mov	r0, r3
 911 0448 3968     		ldr	r1, [r7]
 912 044a 0022     		movs	r2, #0
 913 044c FFF7FEFF 		bl	TIM_CCxChannelCmd
 598:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 599:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 914              		.loc 1 599 0
 915 0450 7B68     		ldr	r3, [r7, #4]
 916 0452 1A68     		ldr	r2, [r3]
 917 0454 0023     		movs	r3, #0
 918 0456 C4F20103 		movt	r3, 16385
 919 045a 9A42     		cmp	r2, r3
 920 045c 07D0     		beq	.L44
 921              		.loc 1 599 0 is_stmt 0 discriminator 2
 922 045e 7B68     		ldr	r3, [r7, #4]
 923 0460 1A68     		ldr	r2, [r3]
 924 0462 4FF48063 		mov	r3, #1024
 925 0466 C4F20103 		movt	r3, 16385
 926 046a 9A42     		cmp	r2, r3
 927 046c 01D1     		bne	.L45
 928              	.L44:
 929              		.loc 1 599 0 discriminator 1
 930 046e 0123     		movs	r3, #1
 931 0470 00E0     		b	.L46
 932              	.L45:
 933              		.loc 1 599 0 discriminator 3
 934 0472 0023     		movs	r3, #0
 935              	.L46:
 936              		.loc 1 599 0 discriminator 4
 937 0474 002B     		cmp	r3, #0
 938 0476 17D0     		beq	.L47
 600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 601:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
 602:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 939              		.loc 1 602 0 is_stmt 1
 940 0478 7B68     		ldr	r3, [r7, #4]
 941 047a 1B68     		ldr	r3, [r3]
 942 047c 1A6A     		ldr	r2, [r3, #32]
 943 047e 41F21113 		movw	r3, #4369
 944 0482 1340     		ands	r3, r3, r2
 945 0484 002B     		cmp	r3, #0
 946 0486 0FD1     		bne	.L47
 947              		.loc 1 602 0 is_stmt 0 discriminator 1
 948 0488 7B68     		ldr	r3, [r7, #4]
 949 048a 1B68     		ldr	r3, [r3]
 950 048c 1A6A     		ldr	r2, [r3, #32]
 951 048e 40F24443 		movw	r3, #1092
 952 0492 1340     		ands	r3, r3, r2
 953 0494 002B     		cmp	r3, #0
 954 0496 07D1     		bne	.L47
 955 0498 7B68     		ldr	r3, [r7, #4]
 956 049a 1B68     		ldr	r3, [r3]
 957 049c 7A68     		ldr	r2, [r7, #4]
 958 049e 1268     		ldr	r2, [r2]
 959 04a0 526C     		ldr	r2, [r2, #68]
 960 04a2 22F40042 		bic	r2, r2, #32768
 961 04a6 5A64     		str	r2, [r3, #68]
 962              	.L47:
 603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
 604:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 605:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);  
 963              		.loc 1 606 0 is_stmt 1
 964 04a8 7B68     		ldr	r3, [r7, #4]
 965 04aa 1B68     		ldr	r3, [r3]
 966 04ac 1A6A     		ldr	r2, [r3, #32]
 967 04ae 41F21113 		movw	r3, #4369
 968 04b2 1340     		ands	r3, r3, r2
 969 04b4 002B     		cmp	r3, #0
 970 04b6 0FD1     		bne	.L48
 971              		.loc 1 606 0 is_stmt 0 discriminator 1
 972 04b8 7B68     		ldr	r3, [r7, #4]
 973 04ba 1B68     		ldr	r3, [r3]
 974 04bc 1A6A     		ldr	r2, [r3, #32]
 975 04be 40F24443 		movw	r3, #1092
 976 04c2 1340     		ands	r3, r3, r2
 977 04c4 002B     		cmp	r3, #0
 978 04c6 07D1     		bne	.L48
 979 04c8 7B68     		ldr	r3, [r7, #4]
 980 04ca 1B68     		ldr	r3, [r3]
 981 04cc 7A68     		ldr	r2, [r7, #4]
 982 04ce 1268     		ldr	r2, [r2]
 983 04d0 1268     		ldr	r2, [r2]
 984 04d2 22F00102 		bic	r2, r2, #1
 985 04d6 1A60     		str	r2, [r3]
 986              	.L48:
 607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 608:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 609:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 987              		.loc 1 609 0 is_stmt 1
 988 04d8 0023     		movs	r3, #0
 610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }  
 989              		.loc 1 610 0
 990 04da 1846     		mov	r0, r3
 991 04dc 0837     		adds	r7, r7, #8
 992 04de BD46     		mov	sp, r7
 993              		@ sp needed
 994 04e0 80BD     		pop	{r7, pc}
 995              		.cfi_endproc
 996              	.LFE70:
 998 04e2 00BF     		.align	2
 999              		.global	HAL_TIM_OC_Start_IT
 1000              		.thumb
 1001              		.thumb_func
 1003              	HAL_TIM_OC_Start_IT:
 1004              	.LFB71:
 611:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 613:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in interrupt mode.
 614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM OC handle
 615:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be enabled
 616:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 617:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 618:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 619:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 620:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 621:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 622:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 623:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 624:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1005              		.loc 1 624 0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 8
 1008              		@ frame_needed = 1, uses_anonymous_args = 0
 1009 04e4 80B5     		push	{r7, lr}
 1010              		.cfi_def_cfa_offset 8
 1011              		.cfi_offset 7, -8
 1012              		.cfi_offset 14, -4
 1013 04e6 82B0     		sub	sp, sp, #8
 1014              		.cfi_def_cfa_offset 16
 1015 04e8 00AF     		add	r7, sp, #0
 1016              		.cfi_def_cfa_register 7
 1017 04ea 7860     		str	r0, [r7, #4]
 1018 04ec 3960     		str	r1, [r7]
 625:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 626:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 627:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 628:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 1019              		.loc 1 628 0
 1020 04ee 3B68     		ldr	r3, [r7]
 1021 04f0 0C2B     		cmp	r3, #12
 1022 04f2 41D8     		bhi	.L63
 1023 04f4 01A2     		adr	r2, .L53
 1024 04f6 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1025 04fa 00BF     		.p2align 2
 1026              	.L53:
 1027 04fc 31050000 		.word	.L52+1
 1028 0500 79050000 		.word	.L63+1
 1029 0504 79050000 		.word	.L63+1
 1030 0508 79050000 		.word	.L63+1
 1031 050c 43050000 		.word	.L54+1
 1032 0510 79050000 		.word	.L63+1
 1033 0514 79050000 		.word	.L63+1
 1034 0518 79050000 		.word	.L63+1
 1035 051c 55050000 		.word	.L55+1
 1036 0520 79050000 		.word	.L63+1
 1037 0524 79050000 		.word	.L63+1
 1038 0528 79050000 		.word	.L63+1
 1039 052c 67050000 		.word	.L56+1
 1040              	.L52:
 629:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 630:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
 631:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
 632:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
 633:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 1041              		.loc 1 633 0
 1042 0530 7B68     		ldr	r3, [r7, #4]
 1043 0532 1B68     		ldr	r3, [r3]
 1044 0534 7A68     		ldr	r2, [r7, #4]
 1045 0536 1268     		ldr	r2, [r2]
 1046 0538 D268     		ldr	r2, [r2, #12]
 1047 053a 42F00202 		orr	r2, r2, #2
 1048 053e DA60     		str	r2, [r3, #12]
 634:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 635:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1049              		.loc 1 635 0
 1050 0540 1BE0     		b	.L57
 1051              	.L54:
 636:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 637:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
 638:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 639:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
 640:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 1052              		.loc 1 640 0
 1053 0542 7B68     		ldr	r3, [r7, #4]
 1054 0544 1B68     		ldr	r3, [r3]
 1055 0546 7A68     		ldr	r2, [r7, #4]
 1056 0548 1268     		ldr	r2, [r2]
 1057 054a D268     		ldr	r2, [r2, #12]
 1058 054c 42F00402 		orr	r2, r2, #4
 1059 0550 DA60     		str	r2, [r3, #12]
 641:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 642:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1060              		.loc 1 642 0
 1061 0552 12E0     		b	.L57
 1062              	.L55:
 643:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 644:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
 645:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 646:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
 647:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 1063              		.loc 1 647 0
 1064 0554 7B68     		ldr	r3, [r7, #4]
 1065 0556 1B68     		ldr	r3, [r3]
 1066 0558 7A68     		ldr	r2, [r7, #4]
 1067 055a 1268     		ldr	r2, [r2]
 1068 055c D268     		ldr	r2, [r2, #12]
 1069 055e 42F00802 		orr	r2, r2, #8
 1070 0562 DA60     		str	r2, [r3, #12]
 648:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 649:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1071              		.loc 1 649 0
 1072 0564 09E0     		b	.L57
 1073              	.L56:
 650:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 651:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
 652:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 653:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
 654:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 1074              		.loc 1 654 0
 1075 0566 7B68     		ldr	r3, [r7, #4]
 1076 0568 1B68     		ldr	r3, [r3]
 1077 056a 7A68     		ldr	r2, [r7, #4]
 1078 056c 1268     		ldr	r2, [r2]
 1079 056e D268     		ldr	r2, [r2, #12]
 1080 0570 42F01002 		orr	r2, r2, #16
 1081 0574 DA60     		str	r2, [r3, #12]
 655:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 656:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1082              		.loc 1 656 0
 1083 0576 00E0     		b	.L57
 1084              	.L63:
 657:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 658:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 659:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1085              		.loc 1 659 0
 1086 0578 00BF     		nop
 1087              	.L57:
 660:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
 661:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 662:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Output compare channel */
 663:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 1088              		.loc 1 663 0
 1089 057a 7B68     		ldr	r3, [r7, #4]
 1090 057c 1B68     		ldr	r3, [r3]
 1091 057e 1846     		mov	r0, r3
 1092 0580 3968     		ldr	r1, [r7]
 1093 0582 0122     		movs	r2, #1
 1094 0584 FFF7FEFF 		bl	TIM_CCxChannelCmd
 664:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 665:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 1095              		.loc 1 665 0
 1096 0588 7B68     		ldr	r3, [r7, #4]
 1097 058a 1A68     		ldr	r2, [r3]
 1098 058c 0023     		movs	r3, #0
 1099 058e C4F20103 		movt	r3, 16385
 1100 0592 9A42     		cmp	r2, r3
 1101 0594 07D0     		beq	.L58
 1102              		.loc 1 665 0 is_stmt 0 discriminator 2
 1103 0596 7B68     		ldr	r3, [r7, #4]
 1104 0598 1A68     		ldr	r2, [r3]
 1105 059a 4FF48063 		mov	r3, #1024
 1106 059e C4F20103 		movt	r3, 16385
 1107 05a2 9A42     		cmp	r2, r3
 1108 05a4 01D1     		bne	.L59
 1109              	.L58:
 1110              		.loc 1 665 0 discriminator 1
 1111 05a6 0123     		movs	r3, #1
 1112 05a8 00E0     		b	.L60
 1113              	.L59:
 1114              		.loc 1 665 0 discriminator 3
 1115 05aa 0023     		movs	r3, #0
 1116              	.L60:
 1117              		.loc 1 665 0 discriminator 4
 1118 05ac 002B     		cmp	r3, #0
 1119 05ae 07D0     		beq	.L61
 666:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 667:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
 668:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 1120              		.loc 1 668 0 is_stmt 1
 1121 05b0 7B68     		ldr	r3, [r7, #4]
 1122 05b2 1B68     		ldr	r3, [r3]
 1123 05b4 7A68     		ldr	r2, [r7, #4]
 1124 05b6 1268     		ldr	r2, [r2]
 1125 05b8 526C     		ldr	r2, [r2, #68]
 1126 05ba 42F40042 		orr	r2, r2, #32768
 1127 05be 5A64     		str	r2, [r3, #68]
 1128              	.L61:
 669:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 670:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 671:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 672:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 1129              		.loc 1 672 0
 1130 05c0 7B68     		ldr	r3, [r7, #4]
 1131 05c2 1B68     		ldr	r3, [r3]
 1132 05c4 7A68     		ldr	r2, [r7, #4]
 1133 05c6 1268     		ldr	r2, [r2]
 1134 05c8 1268     		ldr	r2, [r2]
 1135 05ca 42F00102 		orr	r2, r2, #1
 1136 05ce 1A60     		str	r2, [r3]
 673:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 674:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 675:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1137              		.loc 1 675 0
 1138 05d0 0023     		movs	r3, #0
 676:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1139              		.loc 1 676 0
 1140 05d2 1846     		mov	r0, r3
 1141 05d4 0837     		adds	r7, r7, #8
 1142 05d6 BD46     		mov	sp, r7
 1143              		@ sp needed
 1144 05d8 80BD     		pop	{r7, pc}
 1145              		.cfi_endproc
 1146              	.LFE71:
 1148 05da 00BF     		.align	2
 1149              		.global	HAL_TIM_OC_Stop_IT
 1150              		.thumb
 1151              		.thumb_func
 1153              	HAL_TIM_OC_Stop_IT:
 1154              	.LFB72:
 677:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 678:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in interrupt mode.
 680:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Output Compare handle
 681:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be disabled
 682:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 683:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 684:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 685:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 686:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 687:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 688:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 689:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 690:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1155              		.loc 1 690 0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 8
 1158              		@ frame_needed = 1, uses_anonymous_args = 0
 1159 05dc 80B5     		push	{r7, lr}
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 7, -8
 1162              		.cfi_offset 14, -4
 1163 05de 82B0     		sub	sp, sp, #8
 1164              		.cfi_def_cfa_offset 16
 1165 05e0 00AF     		add	r7, sp, #0
 1166              		.cfi_def_cfa_register 7
 1167 05e2 7860     		str	r0, [r7, #4]
 1168 05e4 3960     		str	r1, [r7]
 691:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 692:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 693:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 1169              		.loc 1 694 0
 1170 05e6 3B68     		ldr	r3, [r7]
 1171 05e8 0C2B     		cmp	r3, #12
 1172 05ea 41D8     		bhi	.L78
 1173 05ec 01A2     		adr	r2, .L67
 1174 05ee 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1175 05f2 00BF     		.p2align 2
 1176              	.L67:
 1177 05f4 29060000 		.word	.L66+1
 1178 05f8 71060000 		.word	.L78+1
 1179 05fc 71060000 		.word	.L78+1
 1180 0600 71060000 		.word	.L78+1
 1181 0604 3B060000 		.word	.L68+1
 1182 0608 71060000 		.word	.L78+1
 1183 060c 71060000 		.word	.L78+1
 1184 0610 71060000 		.word	.L78+1
 1185 0614 4D060000 		.word	.L69+1
 1186 0618 71060000 		.word	.L78+1
 1187 061c 71060000 		.word	.L78+1
 1188 0620 71060000 		.word	.L78+1
 1189 0624 5F060000 		.word	.L70+1
 1190              	.L66:
 695:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 696:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
 697:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
 698:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
 699:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 1191              		.loc 1 699 0
 1192 0628 7B68     		ldr	r3, [r7, #4]
 1193 062a 1B68     		ldr	r3, [r3]
 1194 062c 7A68     		ldr	r2, [r7, #4]
 1195 062e 1268     		ldr	r2, [r2]
 1196 0630 D268     		ldr	r2, [r2, #12]
 1197 0632 22F00202 		bic	r2, r2, #2
 1198 0636 DA60     		str	r2, [r3, #12]
 700:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 701:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1199              		.loc 1 701 0
 1200 0638 1BE0     		b	.L71
 1201              	.L68:
 702:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 703:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
 704:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 705:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
 706:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 1202              		.loc 1 706 0
 1203 063a 7B68     		ldr	r3, [r7, #4]
 1204 063c 1B68     		ldr	r3, [r3]
 1205 063e 7A68     		ldr	r2, [r7, #4]
 1206 0640 1268     		ldr	r2, [r2]
 1207 0642 D268     		ldr	r2, [r2, #12]
 1208 0644 22F00402 		bic	r2, r2, #4
 1209 0648 DA60     		str	r2, [r3, #12]
 707:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 708:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1210              		.loc 1 708 0
 1211 064a 12E0     		b	.L71
 1212              	.L69:
 709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 710:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
 711:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 712:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
 713:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 1213              		.loc 1 713 0
 1214 064c 7B68     		ldr	r3, [r7, #4]
 1215 064e 1B68     		ldr	r3, [r3]
 1216 0650 7A68     		ldr	r2, [r7, #4]
 1217 0652 1268     		ldr	r2, [r2]
 1218 0654 D268     		ldr	r2, [r2, #12]
 1219 0656 22F00802 		bic	r2, r2, #8
 1220 065a DA60     		str	r2, [r3, #12]
 714:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 715:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1221              		.loc 1 715 0
 1222 065c 09E0     		b	.L71
 1223              	.L70:
 716:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 717:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
 718:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 719:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
 720:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 1224              		.loc 1 720 0
 1225 065e 7B68     		ldr	r3, [r7, #4]
 1226 0660 1B68     		ldr	r3, [r3]
 1227 0662 7A68     		ldr	r2, [r7, #4]
 1228 0664 1268     		ldr	r2, [r2]
 1229 0666 D268     		ldr	r2, [r2, #12]
 1230 0668 22F01002 		bic	r2, r2, #16
 1231 066c DA60     		str	r2, [r3, #12]
 721:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 722:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1232              		.loc 1 722 0
 1233 066e 00E0     		b	.L71
 1234              	.L78:
 723:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 725:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break; 
 1235              		.loc 1 725 0
 1236 0670 00BF     		nop
 1237              	.L71:
 726:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
 727:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 728:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Output compare channel */
 729:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); 
 1238              		.loc 1 729 0
 1239 0672 7B68     		ldr	r3, [r7, #4]
 1240 0674 1B68     		ldr	r3, [r3]
 1241 0676 1846     		mov	r0, r3
 1242 0678 3968     		ldr	r1, [r7]
 1243 067a 0022     		movs	r2, #0
 1244 067c FFF7FEFF 		bl	TIM_CCxChannelCmd
 730:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 731:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 1245              		.loc 1 731 0
 1246 0680 7B68     		ldr	r3, [r7, #4]
 1247 0682 1A68     		ldr	r2, [r3]
 1248 0684 0023     		movs	r3, #0
 1249 0686 C4F20103 		movt	r3, 16385
 1250 068a 9A42     		cmp	r2, r3
 1251 068c 07D0     		beq	.L72
 1252              		.loc 1 731 0 is_stmt 0 discriminator 2
 1253 068e 7B68     		ldr	r3, [r7, #4]
 1254 0690 1A68     		ldr	r2, [r3]
 1255 0692 4FF48063 		mov	r3, #1024
 1256 0696 C4F20103 		movt	r3, 16385
 1257 069a 9A42     		cmp	r2, r3
 1258 069c 01D1     		bne	.L73
 1259              	.L72:
 1260              		.loc 1 731 0 discriminator 1
 1261 069e 0123     		movs	r3, #1
 1262 06a0 00E0     		b	.L74
 1263              	.L73:
 1264              		.loc 1 731 0 discriminator 3
 1265 06a2 0023     		movs	r3, #0
 1266              	.L74:
 1267              		.loc 1 731 0 discriminator 4
 1268 06a4 002B     		cmp	r3, #0
 1269 06a6 17D0     		beq	.L75
 732:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 733:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
 734:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 1270              		.loc 1 734 0 is_stmt 1
 1271 06a8 7B68     		ldr	r3, [r7, #4]
 1272 06aa 1B68     		ldr	r3, [r3]
 1273 06ac 1A6A     		ldr	r2, [r3, #32]
 1274 06ae 41F21113 		movw	r3, #4369
 1275 06b2 1340     		ands	r3, r3, r2
 1276 06b4 002B     		cmp	r3, #0
 1277 06b6 0FD1     		bne	.L75
 1278              		.loc 1 734 0 is_stmt 0 discriminator 1
 1279 06b8 7B68     		ldr	r3, [r7, #4]
 1280 06ba 1B68     		ldr	r3, [r3]
 1281 06bc 1A6A     		ldr	r2, [r3, #32]
 1282 06be 40F24443 		movw	r3, #1092
 1283 06c2 1340     		ands	r3, r3, r2
 1284 06c4 002B     		cmp	r3, #0
 1285 06c6 07D1     		bne	.L75
 1286 06c8 7B68     		ldr	r3, [r7, #4]
 1287 06ca 1B68     		ldr	r3, [r3]
 1288 06cc 7A68     		ldr	r2, [r7, #4]
 1289 06ce 1268     		ldr	r2, [r2]
 1290 06d0 526C     		ldr	r2, [r2, #68]
 1291 06d2 22F40042 		bic	r2, r2, #32768
 1292 06d6 5A64     		str	r2, [r3, #68]
 1293              	.L75:
 735:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 736:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 737:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 738:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);  
 1294              		.loc 1 738 0 is_stmt 1
 1295 06d8 7B68     		ldr	r3, [r7, #4]
 1296 06da 1B68     		ldr	r3, [r3]
 1297 06dc 1A6A     		ldr	r2, [r3, #32]
 1298 06de 41F21113 		movw	r3, #4369
 1299 06e2 1340     		ands	r3, r3, r2
 1300 06e4 002B     		cmp	r3, #0
 1301 06e6 0FD1     		bne	.L76
 1302              		.loc 1 738 0 is_stmt 0 discriminator 1
 1303 06e8 7B68     		ldr	r3, [r7, #4]
 1304 06ea 1B68     		ldr	r3, [r3]
 1305 06ec 1A6A     		ldr	r2, [r3, #32]
 1306 06ee 40F24443 		movw	r3, #1092
 1307 06f2 1340     		ands	r3, r3, r2
 1308 06f4 002B     		cmp	r3, #0
 1309 06f6 07D1     		bne	.L76
 1310 06f8 7B68     		ldr	r3, [r7, #4]
 1311 06fa 1B68     		ldr	r3, [r3]
 1312 06fc 7A68     		ldr	r2, [r7, #4]
 1313 06fe 1268     		ldr	r2, [r2]
 1314 0700 1268     		ldr	r2, [r2]
 1315 0702 22F00102 		bic	r2, r2, #1
 1316 0706 1A60     		str	r2, [r3]
 1317              	.L76:
 739:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 740:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 741:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1318              		.loc 1 741 0 is_stmt 1
 1319 0708 0023     		movs	r3, #0
 742:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1320              		.loc 1 742 0
 1321 070a 1846     		mov	r0, r3
 1322 070c 0837     		adds	r7, r7, #8
 1323 070e BD46     		mov	sp, r7
 1324              		@ sp needed
 1325 0710 80BD     		pop	{r7, pc}
 1326              		.cfi_endproc
 1327              	.LFE72:
 1329 0712 00BF     		.align	2
 1330              		.global	HAL_TIM_OC_Start_DMA
 1331              		.thumb
 1332              		.thumb_func
 1334              	HAL_TIM_OC_Start_DMA:
 1335              	.LFB73:
 743:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 744:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 745:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in DMA mode.
 746:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Output Compare handle
 747:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be enabled
 748:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 749:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 750:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 751:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 752:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 753:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData: The source Buffer address.
 754:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Length: The length of data to be transferred from memory to TIM peripheral
 755:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 756:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 757:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
 758:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1336              		.loc 1 758 0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 16
 1339              		@ frame_needed = 1, uses_anonymous_args = 0
 1340 0714 80B5     		push	{r7, lr}
 1341              		.cfi_def_cfa_offset 8
 1342              		.cfi_offset 7, -8
 1343              		.cfi_offset 14, -4
 1344 0716 84B0     		sub	sp, sp, #16
 1345              		.cfi_def_cfa_offset 24
 1346 0718 00AF     		add	r7, sp, #0
 1347              		.cfi_def_cfa_register 7
 1348 071a F860     		str	r0, [r7, #12]
 1349 071c B960     		str	r1, [r7, #8]
 1350 071e 7A60     		str	r2, [r7, #4]
 1351 0720 7B80     		strh	r3, [r7, #2]	@ movhi
 759:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 760:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 761:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 762:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 1352              		.loc 1 762 0
 1353 0722 FB68     		ldr	r3, [r7, #12]
 1354 0724 93F83930 		ldrb	r3, [r3, #57]
 1355 0728 DBB2     		uxtb	r3, r3
 1356 072a 022B     		cmp	r3, #2
 1357 072c 01D1     		bne	.L80
 763:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 764:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 1358              		.loc 1 764 0
 1359 072e 0223     		movs	r3, #2
 1360 0730 E3E0     		b	.L81
 1361              	.L80:
 765:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 766:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 1362              		.loc 1 766 0
 1363 0732 FB68     		ldr	r3, [r7, #12]
 1364 0734 93F83930 		ldrb	r3, [r3, #57]
 1365 0738 DBB2     		uxtb	r3, r3
 1366 073a 012B     		cmp	r3, #1
 1367 073c 0BD1     		bne	.L82
 767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 768:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(((uint32_t)pData == 0 ) && (Length > 0)) 
 1368              		.loc 1 768 0
 1369 073e 7B68     		ldr	r3, [r7, #4]
 1370 0740 002B     		cmp	r3, #0
 1371 0742 04D1     		bne	.L83
 1372              		.loc 1 768 0 is_stmt 0 discriminator 1
 1373 0744 7B88     		ldrh	r3, [r7, #2]
 1374 0746 002B     		cmp	r3, #0
 1375 0748 01D0     		beq	.L83
 769:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 770:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 1376              		.loc 1 770 0 is_stmt 1
 1377 074a 0123     		movs	r3, #1
 1378 074c D5E0     		b	.L81
 1379              	.L83:
 771:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 772:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
 773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 774:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 1380              		.loc 1 774 0
 1381 074e FB68     		ldr	r3, [r7, #12]
 1382 0750 0222     		movs	r2, #2
 1383 0752 83F83920 		strb	r2, [r3, #57]
 1384              	.L82:
 775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 776:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }    
 777:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 1385              		.loc 1 777 0
 1386 0756 BB68     		ldr	r3, [r7, #8]
 1387 0758 0C2B     		cmp	r3, #12
 1388 075a 00F2A180 		bhi	.L95
 1389 075e 01A2     		adr	r2, .L86
 1390 0760 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1391              		.p2align 2
 1392              	.L86:
 1393 0764 99070000 		.word	.L85+1
 1394 0768 A1080000 		.word	.L95+1
 1395 076c A1080000 		.word	.L95+1
 1396 0770 A1080000 		.word	.L95+1
 1397 0774 DB070000 		.word	.L87+1
 1398 0778 A1080000 		.word	.L95+1
 1399 077c A1080000 		.word	.L95+1
 1400 0780 A1080000 		.word	.L95+1
 1401 0784 1D080000 		.word	.L88+1
 1402 0788 A1080000 		.word	.L95+1
 1403 078c A1080000 		.word	.L95+1
 1404 0790 A1080000 		.word	.L95+1
 1405 0794 5F080000 		.word	.L89+1
 1406              	.L85:
 778:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 779:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
 780:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {      
 781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 782:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 1407              		.loc 1 782 0
 1408 0798 FB68     		ldr	r3, [r7, #12]
 1409 079a 1A6A     		ldr	r2, [r3, #32]
 1410 079c 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 1411 07a0 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 1412 07a4 D363     		str	r3, [r2, #60]
 783:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 784:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
 785:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
 1413              		.loc 1 785 0
 1414 07a6 FB68     		ldr	r3, [r7, #12]
 1415 07a8 1A6A     		ldr	r2, [r3, #32]
 1416 07aa 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 1417 07ae C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 1418 07b2 9364     		str	r3, [r2, #72]
 786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 787:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
 788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1
 1419              		.loc 1 788 0
 1420 07b4 FB68     		ldr	r3, [r7, #12]
 1421 07b6 186A     		ldr	r0, [r3, #32]
 1422 07b8 7968     		ldr	r1, [r7, #4]
 1423 07ba FB68     		ldr	r3, [r7, #12]
 1424 07bc 1B68     		ldr	r3, [r3]
 1425 07be 3433     		adds	r3, r3, #52
 1426 07c0 1A46     		mov	r2, r3
 1427 07c2 7B88     		ldrh	r3, [r7, #2]
 1428 07c4 FFF7FEFF 		bl	HAL_DMA_Start_IT
 789:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
 791:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 1429              		.loc 1 791 0
 1430 07c8 FB68     		ldr	r3, [r7, #12]
 1431 07ca 1B68     		ldr	r3, [r3]
 1432 07cc FA68     		ldr	r2, [r7, #12]
 1433 07ce 1268     		ldr	r2, [r2]
 1434 07d0 D268     		ldr	r2, [r2, #12]
 1435 07d2 42F40072 		orr	r2, r2, #512
 1436 07d6 DA60     		str	r2, [r3, #12]
 792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 793:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1437              		.loc 1 793 0
 1438 07d8 63E0     		b	.L90
 1439              	.L87:
 794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 795:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
 796:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 797:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 798:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 1440              		.loc 1 798 0
 1441 07da FB68     		ldr	r3, [r7, #12]
 1442 07dc 5A6A     		ldr	r2, [r3, #36]
 1443 07de 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 1444 07e2 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 1445 07e6 D363     		str	r3, [r2, #60]
 799:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
 801:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
 1446              		.loc 1 801 0
 1447 07e8 FB68     		ldr	r3, [r7, #12]
 1448 07ea 5A6A     		ldr	r2, [r3, #36]
 1449 07ec 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 1450 07f0 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 1451 07f4 9364     		str	r3, [r2, #72]
 802:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 803:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
 804:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2
 1452              		.loc 1 804 0
 1453 07f6 FB68     		ldr	r3, [r7, #12]
 1454 07f8 586A     		ldr	r0, [r3, #36]
 1455 07fa 7968     		ldr	r1, [r7, #4]
 1456 07fc FB68     		ldr	r3, [r7, #12]
 1457 07fe 1B68     		ldr	r3, [r3]
 1458 0800 3833     		adds	r3, r3, #56
 1459 0802 1A46     		mov	r2, r3
 1460 0804 7B88     		ldrh	r3, [r7, #2]
 1461 0806 FFF7FEFF 		bl	HAL_DMA_Start_IT
 805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 806:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
 807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 1462              		.loc 1 807 0
 1463 080a FB68     		ldr	r3, [r7, #12]
 1464 080c 1B68     		ldr	r3, [r3]
 1465 080e FA68     		ldr	r2, [r7, #12]
 1466 0810 1268     		ldr	r2, [r2]
 1467 0812 D268     		ldr	r2, [r2, #12]
 1468 0814 42F48062 		orr	r2, r2, #1024
 1469 0818 DA60     		str	r2, [r3, #12]
 808:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 809:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1470              		.loc 1 809 0
 1471 081a 42E0     		b	.L90
 1472              	.L88:
 810:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 811:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
 812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 813:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 814:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 1473              		.loc 1 814 0
 1474 081c FB68     		ldr	r3, [r7, #12]
 1475 081e 9A6A     		ldr	r2, [r3, #40]
 1476 0820 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 1477 0824 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 1478 0828 D363     		str	r3, [r2, #60]
 815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 816:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
 817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = HAL_TIM_DMAError ;
 1479              		.loc 1 817 0
 1480 082a FB68     		ldr	r3, [r7, #12]
 1481 082c 9A6A     		ldr	r2, [r3, #40]
 1482 082e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 1483 0832 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 1484 0836 9364     		str	r3, [r2, #72]
 818:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 819:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
 820:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3
 1485              		.loc 1 820 0
 1486 0838 FB68     		ldr	r3, [r7, #12]
 1487 083a 986A     		ldr	r0, [r3, #40]
 1488 083c 7968     		ldr	r1, [r7, #4]
 1489 083e FB68     		ldr	r3, [r7, #12]
 1490 0840 1B68     		ldr	r3, [r3]
 1491 0842 3C33     		adds	r3, r3, #60
 1492 0844 1A46     		mov	r2, r3
 1493 0846 7B88     		ldrh	r3, [r7, #2]
 1494 0848 FFF7FEFF 		bl	HAL_DMA_Start_IT
 821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 822:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 DMA request */
 823:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 1495              		.loc 1 823 0
 1496 084c FB68     		ldr	r3, [r7, #12]
 1497 084e 1B68     		ldr	r3, [r3]
 1498 0850 FA68     		ldr	r2, [r7, #12]
 1499 0852 1268     		ldr	r2, [r2]
 1500 0854 D268     		ldr	r2, [r2, #12]
 1501 0856 42F40062 		orr	r2, r2, #2048
 1502 085a DA60     		str	r2, [r3, #12]
 824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 825:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1503              		.loc 1 825 0
 1504 085c 21E0     		b	.L90
 1505              	.L89:
 826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 827:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
 828:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 829:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      /* Set the DMA Period elapsed callback */
 830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 1506              		.loc 1 830 0
 1507 085e FB68     		ldr	r3, [r7, #12]
 1508 0860 DA6A     		ldr	r2, [r3, #44]
 1509 0862 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 1510 0866 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 1511 086a D363     		str	r3, [r2, #60]
 831:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 832:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
 833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = HAL_TIM_DMAError ;
 1512              		.loc 1 833 0
 1513 086c FB68     		ldr	r3, [r7, #12]
 1514 086e DA6A     		ldr	r2, [r3, #44]
 1515 0870 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 1516 0874 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 1517 0878 9364     		str	r3, [r2, #72]
 834:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
 836:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4
 1518              		.loc 1 836 0
 1519 087a FB68     		ldr	r3, [r7, #12]
 1520 087c D86A     		ldr	r0, [r3, #44]
 1521 087e 7968     		ldr	r1, [r7, #4]
 1522 0880 FB68     		ldr	r3, [r7, #12]
 1523 0882 1B68     		ldr	r3, [r3]
 1524 0884 4033     		adds	r3, r3, #64
 1525 0886 1A46     		mov	r2, r3
 1526 0888 7B88     		ldrh	r3, [r7, #2]
 1527 088a FFF7FEFF 		bl	HAL_DMA_Start_IT
 837:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 838:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
 839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 1528              		.loc 1 839 0
 1529 088e FB68     		ldr	r3, [r7, #12]
 1530 0890 1B68     		ldr	r3, [r3]
 1531 0892 FA68     		ldr	r2, [r7, #12]
 1532 0894 1268     		ldr	r2, [r2]
 1533 0896 D268     		ldr	r2, [r2, #12]
 1534 0898 42F48052 		orr	r2, r2, #4096
 1535 089c DA60     		str	r2, [r3, #12]
 840:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1536              		.loc 1 841 0
 1537 089e 00E0     		b	.L90
 1538              	.L95:
 842:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 843:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 844:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1539              		.loc 1 844 0
 1540 08a0 00BF     		nop
 1541              	.L90:
 845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 846:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Output compare channel */
 848:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 1542              		.loc 1 848 0
 1543 08a2 FB68     		ldr	r3, [r7, #12]
 1544 08a4 1B68     		ldr	r3, [r3]
 1545 08a6 1846     		mov	r0, r3
 1546 08a8 B968     		ldr	r1, [r7, #8]
 1547 08aa 0122     		movs	r2, #1
 1548 08ac FFF7FEFF 		bl	TIM_CCxChannelCmd
 849:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 850:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 1549              		.loc 1 850 0
 1550 08b0 FB68     		ldr	r3, [r7, #12]
 1551 08b2 1A68     		ldr	r2, [r3]
 1552 08b4 0023     		movs	r3, #0
 1553 08b6 C4F20103 		movt	r3, 16385
 1554 08ba 9A42     		cmp	r2, r3
 1555 08bc 07D0     		beq	.L91
 1556              		.loc 1 850 0 is_stmt 0 discriminator 2
 1557 08be FB68     		ldr	r3, [r7, #12]
 1558 08c0 1A68     		ldr	r2, [r3]
 1559 08c2 4FF48063 		mov	r3, #1024
 1560 08c6 C4F20103 		movt	r3, 16385
 1561 08ca 9A42     		cmp	r2, r3
 1562 08cc 01D1     		bne	.L92
 1563              	.L91:
 1564              		.loc 1 850 0 discriminator 1
 1565 08ce 0123     		movs	r3, #1
 1566 08d0 00E0     		b	.L93
 1567              	.L92:
 1568              		.loc 1 850 0 discriminator 3
 1569 08d2 0023     		movs	r3, #0
 1570              	.L93:
 1571              		.loc 1 850 0 discriminator 4
 1572 08d4 002B     		cmp	r3, #0
 1573 08d6 07D0     		beq	.L94
 851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 852:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
 853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 1574              		.loc 1 853 0 is_stmt 1
 1575 08d8 FB68     		ldr	r3, [r7, #12]
 1576 08da 1B68     		ldr	r3, [r3]
 1577 08dc FA68     		ldr	r2, [r7, #12]
 1578 08de 1268     		ldr	r2, [r2]
 1579 08e0 526C     		ldr	r2, [r2, #68]
 1580 08e2 42F40042 		orr	r2, r2, #32768
 1581 08e6 5A64     		str	r2, [r3, #68]
 1582              	.L94:
 854:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
 855:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 856:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
 857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim); 
 1583              		.loc 1 857 0
 1584 08e8 FB68     		ldr	r3, [r7, #12]
 1585 08ea 1B68     		ldr	r3, [r3]
 1586 08ec FA68     		ldr	r2, [r7, #12]
 1587 08ee 1268     		ldr	r2, [r2]
 1588 08f0 1268     		ldr	r2, [r2]
 1589 08f2 42F00102 		orr	r2, r2, #1
 1590 08f6 1A60     		str	r2, [r3]
 858:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 860:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1591              		.loc 1 860 0
 1592 08f8 0023     		movs	r3, #0
 1593              	.L81:
 861:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1594              		.loc 1 861 0
 1595 08fa 1846     		mov	r0, r3
 1596 08fc 1037     		adds	r7, r7, #16
 1597 08fe BD46     		mov	sp, r7
 1598              		@ sp needed
 1599 0900 80BD     		pop	{r7, pc}
 1600              		.cfi_endproc
 1601              	.LFE73:
 1603 0902 00BF     		.align	2
 1604              		.global	HAL_TIM_OC_Stop_DMA
 1605              		.thumb
 1606              		.thumb_func
 1608              	HAL_TIM_OC_Stop_DMA:
 1609              	.LFB74:
 862:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 863:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 864:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in DMA mode.
 865:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Output Compare handle
 866:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be disabled
 867:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
 868:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 869:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 870:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 871:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 872:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 873:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 874:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 875:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1610              		.loc 1 875 0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 8
 1613              		@ frame_needed = 1, uses_anonymous_args = 0
 1614 0904 80B5     		push	{r7, lr}
 1615              		.cfi_def_cfa_offset 8
 1616              		.cfi_offset 7, -8
 1617              		.cfi_offset 14, -4
 1618 0906 82B0     		sub	sp, sp, #8
 1619              		.cfi_def_cfa_offset 16
 1620 0908 00AF     		add	r7, sp, #0
 1621              		.cfi_def_cfa_register 7
 1622 090a 7860     		str	r0, [r7, #4]
 1623 090c 3960     		str	r1, [r7]
 876:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 877:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 878:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 879:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 1624              		.loc 1 879 0
 1625 090e 3B68     		ldr	r3, [r7]
 1626 0910 0C2B     		cmp	r3, #12
 1627 0912 41D8     		bhi	.L110
 1628 0914 01A2     		adr	r2, .L99
 1629 0916 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1630 091a 00BF     		.p2align 2
 1631              	.L99:
 1632 091c 51090000 		.word	.L98+1
 1633 0920 99090000 		.word	.L110+1
 1634 0924 99090000 		.word	.L110+1
 1635 0928 99090000 		.word	.L110+1
 1636 092c 63090000 		.word	.L100+1
 1637 0930 99090000 		.word	.L110+1
 1638 0934 99090000 		.word	.L110+1
 1639 0938 99090000 		.word	.L110+1
 1640 093c 75090000 		.word	.L101+1
 1641 0940 99090000 		.word	.L110+1
 1642 0944 99090000 		.word	.L110+1
 1643 0948 99090000 		.word	.L110+1
 1644 094c 87090000 		.word	.L102+1
 1645              	.L98:
 880:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 881:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
 882:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
 883:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
 884:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 1646              		.loc 1 884 0
 1647 0950 7B68     		ldr	r3, [r7, #4]
 1648 0952 1B68     		ldr	r3, [r3]
 1649 0954 7A68     		ldr	r2, [r7, #4]
 1650 0956 1268     		ldr	r2, [r2]
 1651 0958 D268     		ldr	r2, [r2, #12]
 1652 095a 22F40072 		bic	r2, r2, #512
 1653 095e DA60     		str	r2, [r3, #12]
 885:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 886:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1654              		.loc 1 886 0
 1655 0960 1BE0     		b	.L103
 1656              	.L100:
 887:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 888:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
 889:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 890:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
 891:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 1657              		.loc 1 891 0
 1658 0962 7B68     		ldr	r3, [r7, #4]
 1659 0964 1B68     		ldr	r3, [r3]
 1660 0966 7A68     		ldr	r2, [r7, #4]
 1661 0968 1268     		ldr	r2, [r2]
 1662 096a D268     		ldr	r2, [r2, #12]
 1663 096c 22F48062 		bic	r2, r2, #1024
 1664 0970 DA60     		str	r2, [r3, #12]
 892:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 893:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1665              		.loc 1 893 0
 1666 0972 12E0     		b	.L103
 1667              	.L101:
 894:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 895:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
 896:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 897:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
 898:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 1668              		.loc 1 898 0
 1669 0974 7B68     		ldr	r3, [r7, #4]
 1670 0976 1B68     		ldr	r3, [r3]
 1671 0978 7A68     		ldr	r2, [r7, #4]
 1672 097a 1268     		ldr	r2, [r2]
 1673 097c D268     		ldr	r2, [r2, #12]
 1674 097e 22F40062 		bic	r2, r2, #2048
 1675 0982 DA60     		str	r2, [r3, #12]
 899:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 900:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1676              		.loc 1 900 0
 1677 0984 09E0     		b	.L103
 1678              	.L102:
 901:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 902:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
 903:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
 904:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
 905:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 1679              		.loc 1 905 0
 1680 0986 7B68     		ldr	r3, [r7, #4]
 1681 0988 1B68     		ldr	r3, [r3]
 1682 098a 7A68     		ldr	r2, [r7, #4]
 1683 098c 1268     		ldr	r2, [r2]
 1684 098e D268     		ldr	r2, [r2, #12]
 1685 0990 22F48052 		bic	r2, r2, #4096
 1686 0994 DA60     		str	r2, [r3, #12]
 906:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 907:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1687              		.loc 1 907 0
 1688 0996 00E0     		b	.L103
 1689              	.L110:
 908:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 909:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 910:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 1690              		.loc 1 910 0
 1691 0998 00BF     		nop
 1692              	.L103:
 911:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
 912:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 913:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Output compare channel */
 914:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 1693              		.loc 1 914 0
 1694 099a 7B68     		ldr	r3, [r7, #4]
 1695 099c 1B68     		ldr	r3, [r3]
 1696 099e 1846     		mov	r0, r3
 1697 09a0 3968     		ldr	r1, [r7]
 1698 09a2 0022     		movs	r2, #0
 1699 09a4 FFF7FEFF 		bl	TIM_CCxChannelCmd
 915:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 916:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 1700              		.loc 1 916 0
 1701 09a8 7B68     		ldr	r3, [r7, #4]
 1702 09aa 1A68     		ldr	r2, [r3]
 1703 09ac 0023     		movs	r3, #0
 1704 09ae C4F20103 		movt	r3, 16385
 1705 09b2 9A42     		cmp	r2, r3
 1706 09b4 07D0     		beq	.L104
 1707              		.loc 1 916 0 is_stmt 0 discriminator 2
 1708 09b6 7B68     		ldr	r3, [r7, #4]
 1709 09b8 1A68     		ldr	r2, [r3]
 1710 09ba 4FF48063 		mov	r3, #1024
 1711 09be C4F20103 		movt	r3, 16385
 1712 09c2 9A42     		cmp	r2, r3
 1713 09c4 01D1     		bne	.L105
 1714              	.L104:
 1715              		.loc 1 916 0 discriminator 1
 1716 09c6 0123     		movs	r3, #1
 1717 09c8 00E0     		b	.L106
 1718              	.L105:
 1719              		.loc 1 916 0 discriminator 3
 1720 09ca 0023     		movs	r3, #0
 1721              	.L106:
 1722              		.loc 1 916 0 discriminator 4
 1723 09cc 002B     		cmp	r3, #0
 1724 09ce 17D0     		beq	.L107
 917:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 918:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
 919:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 1725              		.loc 1 919 0 is_stmt 1
 1726 09d0 7B68     		ldr	r3, [r7, #4]
 1727 09d2 1B68     		ldr	r3, [r3]
 1728 09d4 1A6A     		ldr	r2, [r3, #32]
 1729 09d6 41F21113 		movw	r3, #4369
 1730 09da 1340     		ands	r3, r3, r2
 1731 09dc 002B     		cmp	r3, #0
 1732 09de 0FD1     		bne	.L107
 1733              		.loc 1 919 0 is_stmt 0 discriminator 1
 1734 09e0 7B68     		ldr	r3, [r7, #4]
 1735 09e2 1B68     		ldr	r3, [r3]
 1736 09e4 1A6A     		ldr	r2, [r3, #32]
 1737 09e6 40F24443 		movw	r3, #1092
 1738 09ea 1340     		ands	r3, r3, r2
 1739 09ec 002B     		cmp	r3, #0
 1740 09ee 07D1     		bne	.L107
 1741 09f0 7B68     		ldr	r3, [r7, #4]
 1742 09f2 1B68     		ldr	r3, [r3]
 1743 09f4 7A68     		ldr	r2, [r7, #4]
 1744 09f6 1268     		ldr	r2, [r2]
 1745 09f8 526C     		ldr	r2, [r2, #68]
 1746 09fa 22F40042 		bic	r2, r2, #32768
 1747 09fe 5A64     		str	r2, [r3, #68]
 1748              	.L107:
 920:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 921:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 922:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
 923:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 1749              		.loc 1 923 0 is_stmt 1
 1750 0a00 7B68     		ldr	r3, [r7, #4]
 1751 0a02 1B68     		ldr	r3, [r3]
 1752 0a04 1A6A     		ldr	r2, [r3, #32]
 1753 0a06 41F21113 		movw	r3, #4369
 1754 0a0a 1340     		ands	r3, r3, r2
 1755 0a0c 002B     		cmp	r3, #0
 1756 0a0e 0FD1     		bne	.L108
 1757              		.loc 1 923 0 is_stmt 0 discriminator 1
 1758 0a10 7B68     		ldr	r3, [r7, #4]
 1759 0a12 1B68     		ldr	r3, [r3]
 1760 0a14 1A6A     		ldr	r2, [r3, #32]
 1761 0a16 40F24443 		movw	r3, #1092
 1762 0a1a 1340     		ands	r3, r3, r2
 1763 0a1c 002B     		cmp	r3, #0
 1764 0a1e 07D1     		bne	.L108
 1765 0a20 7B68     		ldr	r3, [r7, #4]
 1766 0a22 1B68     		ldr	r3, [r3]
 1767 0a24 7A68     		ldr	r2, [r7, #4]
 1768 0a26 1268     		ldr	r2, [r2]
 1769 0a28 1268     		ldr	r2, [r2]
 1770 0a2a 22F00102 		bic	r2, r2, #1
 1771 0a2e 1A60     		str	r2, [r3]
 1772              	.L108:
 924:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 925:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
 926:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 1773              		.loc 1 926 0 is_stmt 1
 1774 0a30 7B68     		ldr	r3, [r7, #4]
 1775 0a32 0122     		movs	r2, #1
 1776 0a34 83F83920 		strb	r2, [r3, #57]
 927:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 928:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
 929:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1777              		.loc 1 929 0
 1778 0a38 0023     		movs	r3, #0
 930:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1779              		.loc 1 930 0
 1780 0a3a 1846     		mov	r0, r3
 1781 0a3c 0837     		adds	r7, r7, #8
 1782 0a3e BD46     		mov	sp, r7
 1783              		@ sp needed
 1784 0a40 80BD     		pop	{r7, pc}
 1785              		.cfi_endproc
 1786              	.LFE74:
 1788 0a42 00BF     		.align	2
 1789              		.global	HAL_TIM_PWM_Init
 1790              		.thumb
 1791              		.thumb_func
 1793              	HAL_TIM_PWM_Init:
 1794              	.LFB75:
 931:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 932:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 933:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
 934:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 935:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 936:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group3 Time PWM functions 
 937:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time PWM functions 
 938:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
 939:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
 940:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 941:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                           ##### Time PWM functions #####
 942:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
 943:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]  
 944:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides functions allowing to:
 945:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Initialize and configure the TIM OPWM. 
 946:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) De-initialize the TIM PWM.
 947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time PWM.
 948:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time PWM.
 949:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time PWM and enable interrupt.
 950:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time PWM and disable interrupt.
 951:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time PWM and enable DMA transfer.
 952:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time PWM and disable DMA transfer.
 953:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
 954:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
 955:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
 956:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 958:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM PWM Time Base according to the specified
 959:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and create the associated handle.
 960:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 961:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 963:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
 964:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1795              		.loc 1 964 0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 8
 1798              		@ frame_needed = 1, uses_anonymous_args = 0
 1799 0a44 80B5     		push	{r7, lr}
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 7, -8
 1802              		.cfi_offset 14, -4
 1803 0a46 82B0     		sub	sp, sp, #8
 1804              		.cfi_def_cfa_offset 16
 1805 0a48 00AF     		add	r7, sp, #0
 1806              		.cfi_def_cfa_register 7
 1807 0a4a 7860     		str	r0, [r7, #4]
 965:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
 966:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
 1808              		.loc 1 966 0
 1809 0a4c 7B68     		ldr	r3, [r7, #4]
 1810 0a4e 002B     		cmp	r3, #0
 1811 0a50 01D1     		bne	.L112
 967:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 968:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 1812              		.loc 1 968 0
 1813 0a52 0123     		movs	r3, #1
 1814 0a54 19E0     		b	.L113
 1815              	.L112:
 969:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 970:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
 972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 974:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 975:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
 1816              		.loc 1 976 0
 1817 0a56 7B68     		ldr	r3, [r7, #4]
 1818 0a58 93F83930 		ldrb	r3, [r3, #57]
 1819 0a5c DBB2     		uxtb	r3, r3
 1820 0a5e 002B     		cmp	r3, #0
 1821 0a60 02D1     		bne	.L114
 977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 978:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
 979:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_PWM_MspInit(htim);
 1822              		.loc 1 979 0
 1823 0a62 7868     		ldr	r0, [r7, #4]
 1824 0a64 FFF7FEFF 		bl	HAL_TIM_PWM_MspInit
 1825              	.L114:
 980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
 981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 982:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
 983:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;  
 1826              		.loc 1 983 0
 1827 0a68 7B68     		ldr	r3, [r7, #4]
 1828 0a6a 0222     		movs	r2, #2
 1829 0a6c 83F83920 		strb	r2, [r3, #57]
 984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 985:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Init the base time for the PWM */  
 986:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 1830              		.loc 1 986 0
 1831 0a70 7B68     		ldr	r3, [r7, #4]
 1832 0a72 1A68     		ldr	r2, [r3]
 1833 0a74 7B68     		ldr	r3, [r7, #4]
 1834 0a76 0433     		adds	r3, r3, #4
 1835 0a78 1046     		mov	r0, r2
 1836 0a7a 1946     		mov	r1, r3
 1837 0a7c FFF7FEFF 		bl	TIM_Base_SetConfig
 987:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
 988:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
 989:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 1838              		.loc 1 989 0
 1839 0a80 7B68     		ldr	r3, [r7, #4]
 1840 0a82 0122     		movs	r2, #1
 1841 0a84 83F83920 		strb	r2, [r3, #57]
 990:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 991:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1842              		.loc 1 991 0
 1843 0a88 0023     		movs	r3, #0
 1844              	.L113:
 992:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }  
 1845              		.loc 1 992 0
 1846 0a8a 1846     		mov	r0, r3
 1847 0a8c 0837     		adds	r7, r7, #8
 1848 0a8e BD46     		mov	sp, r7
 1849              		@ sp needed
 1850 0a90 80BD     		pop	{r7, pc}
 1851              		.cfi_endproc
 1852              	.LFE75:
 1854 0a92 00BF     		.align	2
 1855              		.global	HAL_TIM_PWM_DeInit
 1856              		.thumb
 1857              		.thumb_func
 1859              	HAL_TIM_PWM_DeInit:
 1860              	.LFB76:
 993:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
 995:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral 
 996:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
 997:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
 998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
 999:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
1000:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1861              		.loc 1 1000 0
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 8
 1864              		@ frame_needed = 1, uses_anonymous_args = 0
 1865 0a94 80B5     		push	{r7, lr}
 1866              		.cfi_def_cfa_offset 8
 1867              		.cfi_offset 7, -8
 1868              		.cfi_offset 14, -4
 1869 0a96 82B0     		sub	sp, sp, #8
 1870              		.cfi_def_cfa_offset 16
 1871 0a98 00AF     		add	r7, sp, #0
 1872              		.cfi_def_cfa_register 7
 1873 0a9a 7860     		str	r0, [r7, #4]
1001:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1002:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1003:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1004:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 1874              		.loc 1 1004 0
 1875 0a9c 7B68     		ldr	r3, [r7, #4]
 1876 0a9e 0222     		movs	r2, #2
 1877 0aa0 83F83920 		strb	r2, [r3, #57]
1005:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1006:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1007:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 1878              		.loc 1 1007 0
 1879 0aa4 7B68     		ldr	r3, [r7, #4]
 1880 0aa6 1B68     		ldr	r3, [r3]
 1881 0aa8 1A6A     		ldr	r2, [r3, #32]
 1882 0aaa 41F21113 		movw	r3, #4369
 1883 0aae 1340     		ands	r3, r3, r2
 1884 0ab0 002B     		cmp	r3, #0
 1885 0ab2 0FD1     		bne	.L116
 1886              		.loc 1 1007 0 is_stmt 0 discriminator 1
 1887 0ab4 7B68     		ldr	r3, [r7, #4]
 1888 0ab6 1B68     		ldr	r3, [r3]
 1889 0ab8 1A6A     		ldr	r2, [r3, #32]
 1890 0aba 40F24443 		movw	r3, #1092
 1891 0abe 1340     		ands	r3, r3, r2
 1892 0ac0 002B     		cmp	r3, #0
 1893 0ac2 07D1     		bne	.L116
 1894 0ac4 7B68     		ldr	r3, [r7, #4]
 1895 0ac6 1B68     		ldr	r3, [r3]
 1896 0ac8 7A68     		ldr	r2, [r7, #4]
 1897 0aca 1268     		ldr	r2, [r2]
 1898 0acc 1268     		ldr	r2, [r2]
 1899 0ace 22F00102 		bic	r2, r2, #1
 1900 0ad2 1A60     		str	r2, [r3]
 1901              	.L116:
1008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1009:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1010:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_PWM_MspDeInit(htim);
 1902              		.loc 1 1010 0 is_stmt 1
 1903 0ad4 7868     		ldr	r0, [r7, #4]
 1904 0ad6 FFF7FEFF 		bl	HAL_TIM_PWM_MspDeInit
1011:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
1013:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET; 
 1905              		.loc 1 1013 0
 1906 0ada 7B68     		ldr	r3, [r7, #4]
 1907 0adc 0022     		movs	r2, #0
 1908 0ade 83F83920 		strb	r2, [r3, #57]
1014:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1015:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
1016:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 1909              		.loc 1 1016 0
 1910 0ae2 7B68     		ldr	r3, [r7, #4]
 1911 0ae4 0022     		movs	r2, #0
 1912 0ae6 83F83820 		strb	r2, [r3, #56]
1017:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1018:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 1913              		.loc 1 1018 0
 1914 0aea 0023     		movs	r3, #0
1019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1915              		.loc 1 1019 0
 1916 0aec 1846     		mov	r0, r3
 1917 0aee 0837     		adds	r7, r7, #8
 1918 0af0 BD46     		mov	sp, r7
 1919              		@ sp needed
 1920 0af2 80BD     		pop	{r7, pc}
 1921              		.cfi_endproc
 1922              	.LFE76:
 1924              		.align	2
 1925              		.weak	HAL_TIM_PWM_MspInit
 1926              		.thumb
 1927              		.thumb_func
 1929              	HAL_TIM_PWM_MspInit:
 1930              	.LFB77:
1020:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1021:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1022:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM PWM MSP.
1023:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
1024:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
1025:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1026:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
1027:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1931              		.loc 1 1027 0
 1932              		.cfi_startproc
 1933              		@ args = 0, pretend = 0, frame = 8
 1934              		@ frame_needed = 1, uses_anonymous_args = 0
 1935              		@ link register save eliminated.
 1936 0af4 80B4     		push	{r7}
 1937              		.cfi_def_cfa_offset 4
 1938              		.cfi_offset 7, -4
 1939 0af6 83B0     		sub	sp, sp, #12
 1940              		.cfi_def_cfa_offset 16
 1941 0af8 00AF     		add	r7, sp, #0
 1942              		.cfi_def_cfa_register 7
 1943 0afa 7860     		str	r0, [r7, #4]
1028:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1029:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_PWM_MspInit could be implemented in the user file
1030:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
1031:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1944              		.loc 1 1031 0
 1945 0afc 0C37     		adds	r7, r7, #12
 1946 0afe BD46     		mov	sp, r7
 1947              		@ sp needed
 1948 0b00 5DF8047B 		ldr	r7, [sp], #4
 1949 0b04 7047     		bx	lr
 1950              		.cfi_endproc
 1951              	.LFE77:
 1953 0b06 00BF     		.align	2
 1954              		.weak	HAL_TIM_PWM_MspDeInit
 1955              		.thumb
 1956              		.thumb_func
 1958              	HAL_TIM_PWM_MspDeInit:
 1959              	.LFB78:
1032:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1033:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1034:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM PWM MSP.
1035:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
1036:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
1037:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1038:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
1039:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1960              		.loc 1 1039 0
 1961              		.cfi_startproc
 1962              		@ args = 0, pretend = 0, frame = 8
 1963              		@ frame_needed = 1, uses_anonymous_args = 0
 1964              		@ link register save eliminated.
 1965 0b08 80B4     		push	{r7}
 1966              		.cfi_def_cfa_offset 4
 1967              		.cfi_offset 7, -4
 1968 0b0a 83B0     		sub	sp, sp, #12
 1969              		.cfi_def_cfa_offset 16
 1970 0b0c 00AF     		add	r7, sp, #0
 1971              		.cfi_def_cfa_register 7
 1972 0b0e 7860     		str	r0, [r7, #4]
1040:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1041:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_PWM_MspDeInit could be implemented in the user file
1042:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
1043:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 1973              		.loc 1 1043 0
 1974 0b10 0C37     		adds	r7, r7, #12
 1975 0b12 BD46     		mov	sp, r7
 1976              		@ sp needed
 1977 0b14 5DF8047B 		ldr	r7, [sp], #4
 1978 0b18 7047     		bx	lr
 1979              		.cfi_endproc
 1980              	.LFE78:
 1982 0b1a 00BF     		.align	2
 1983              		.global	HAL_TIM_PWM_Start
 1984              		.thumb
 1985              		.thumb_func
 1987              	HAL_TIM_PWM_Start:
 1988              	.LFB79:
1044:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1045:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1046:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the PWM signal generation.
1047:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1048:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
1049:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1050:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1051:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1052:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1053:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1054:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1055:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1056:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1057:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 1989              		.loc 1 1057 0
 1990              		.cfi_startproc
 1991              		@ args = 0, pretend = 0, frame = 8
 1992              		@ frame_needed = 1, uses_anonymous_args = 0
 1993 0b1c 80B5     		push	{r7, lr}
 1994              		.cfi_def_cfa_offset 8
 1995              		.cfi_offset 7, -8
 1996              		.cfi_offset 14, -4
 1997 0b1e 82B0     		sub	sp, sp, #8
 1998              		.cfi_def_cfa_offset 16
 1999 0b20 00AF     		add	r7, sp, #0
 2000              		.cfi_def_cfa_register 7
 2001 0b22 7860     		str	r0, [r7, #4]
 2002 0b24 3960     		str	r1, [r7]
1058:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1059:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1060:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1061:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Capture compare channel */
1062:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 2003              		.loc 1 1062 0
 2004 0b26 7B68     		ldr	r3, [r7, #4]
 2005 0b28 1B68     		ldr	r3, [r3]
 2006 0b2a 1846     		mov	r0, r3
 2007 0b2c 3968     		ldr	r1, [r7]
 2008 0b2e 0122     		movs	r2, #1
 2009 0b30 FFF7FEFF 		bl	TIM_CCxChannelCmd
1063:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1064:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2010              		.loc 1 1064 0
 2011 0b34 7B68     		ldr	r3, [r7, #4]
 2012 0b36 1A68     		ldr	r2, [r3]
 2013 0b38 0023     		movs	r3, #0
 2014 0b3a C4F20103 		movt	r3, 16385
 2015 0b3e 9A42     		cmp	r2, r3
 2016 0b40 07D0     		beq	.L121
 2017              		.loc 1 1064 0 is_stmt 0 discriminator 2
 2018 0b42 7B68     		ldr	r3, [r7, #4]
 2019 0b44 1A68     		ldr	r2, [r3]
 2020 0b46 4FF48063 		mov	r3, #1024
 2021 0b4a C4F20103 		movt	r3, 16385
 2022 0b4e 9A42     		cmp	r2, r3
 2023 0b50 01D1     		bne	.L122
 2024              	.L121:
 2025              		.loc 1 1064 0 discriminator 1
 2026 0b52 0123     		movs	r3, #1
 2027 0b54 00E0     		b	.L123
 2028              	.L122:
 2029              		.loc 1 1064 0 discriminator 3
 2030 0b56 0023     		movs	r3, #0
 2031              	.L123:
 2032              		.loc 1 1064 0 discriminator 4
 2033 0b58 002B     		cmp	r3, #0
 2034 0b5a 07D0     		beq	.L124
1065:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1066:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
1067:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 2035              		.loc 1 1067 0 is_stmt 1
 2036 0b5c 7B68     		ldr	r3, [r7, #4]
 2037 0b5e 1B68     		ldr	r3, [r3]
 2038 0b60 7A68     		ldr	r2, [r7, #4]
 2039 0b62 1268     		ldr	r2, [r2]
 2040 0b64 526C     		ldr	r2, [r2, #68]
 2041 0b66 42F40042 		orr	r2, r2, #32768
 2042 0b6a 5A64     		str	r2, [r3, #68]
 2043              	.L124:
1068:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1069:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1070:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1071:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 2044              		.loc 1 1071 0
 2045 0b6c 7B68     		ldr	r3, [r7, #4]
 2046 0b6e 1B68     		ldr	r3, [r3]
 2047 0b70 7A68     		ldr	r2, [r7, #4]
 2048 0b72 1268     		ldr	r2, [r2]
 2049 0b74 1268     		ldr	r2, [r2]
 2050 0b76 42F00102 		orr	r2, r2, #1
 2051 0b7a 1A60     		str	r2, [r3]
1072:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1073:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1074:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2052              		.loc 1 1074 0
 2053 0b7c 0023     		movs	r3, #0
1075:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 2054              		.loc 1 1075 0
 2055 0b7e 1846     		mov	r0, r3
 2056 0b80 0837     		adds	r7, r7, #8
 2057 0b82 BD46     		mov	sp, r7
 2058              		@ sp needed
 2059 0b84 80BD     		pop	{r7, pc}
 2060              		.cfi_endproc
 2061              	.LFE79:
 2063 0b86 00BF     		.align	2
 2064              		.global	HAL_TIM_PWM_Stop
 2065              		.thumb
 2066              		.thumb_func
 2068              	HAL_TIM_PWM_Stop:
 2069              	.LFB80:
1076:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1077:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1078:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the PWM signal generation.
1079:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1080:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1081:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1082:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1083:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1084:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1085:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1086:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1087:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1088:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1089:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** { 
 2070              		.loc 1 1089 0
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 8
 2073              		@ frame_needed = 1, uses_anonymous_args = 0
 2074 0b88 80B5     		push	{r7, lr}
 2075              		.cfi_def_cfa_offset 8
 2076              		.cfi_offset 7, -8
 2077              		.cfi_offset 14, -4
 2078 0b8a 82B0     		sub	sp, sp, #8
 2079              		.cfi_def_cfa_offset 16
 2080 0b8c 00AF     		add	r7, sp, #0
 2081              		.cfi_def_cfa_register 7
 2082 0b8e 7860     		str	r0, [r7, #4]
 2083 0b90 3960     		str	r1, [r7]
1090:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1091:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1092:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1093:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Capture compare channel */
1094:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 2084              		.loc 1 1094 0
 2085 0b92 7B68     		ldr	r3, [r7, #4]
 2086 0b94 1B68     		ldr	r3, [r3]
 2087 0b96 1846     		mov	r0, r3
 2088 0b98 3968     		ldr	r1, [r7]
 2089 0b9a 0022     		movs	r2, #0
 2090 0b9c FFF7FEFF 		bl	TIM_CCxChannelCmd
1095:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1096:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2091              		.loc 1 1096 0
 2092 0ba0 7B68     		ldr	r3, [r7, #4]
 2093 0ba2 1A68     		ldr	r2, [r3]
 2094 0ba4 0023     		movs	r3, #0
 2095 0ba6 C4F20103 		movt	r3, 16385
 2096 0baa 9A42     		cmp	r2, r3
 2097 0bac 07D0     		beq	.L127
 2098              		.loc 1 1096 0 is_stmt 0 discriminator 2
 2099 0bae 7B68     		ldr	r3, [r7, #4]
 2100 0bb0 1A68     		ldr	r2, [r3]
 2101 0bb2 4FF48063 		mov	r3, #1024
 2102 0bb6 C4F20103 		movt	r3, 16385
 2103 0bba 9A42     		cmp	r2, r3
 2104 0bbc 01D1     		bne	.L128
 2105              	.L127:
 2106              		.loc 1 1096 0 discriminator 1
 2107 0bbe 0123     		movs	r3, #1
 2108 0bc0 00E0     		b	.L129
 2109              	.L128:
 2110              		.loc 1 1096 0 discriminator 3
 2111 0bc2 0023     		movs	r3, #0
 2112              	.L129:
 2113              		.loc 1 1096 0 discriminator 4
 2114 0bc4 002B     		cmp	r3, #0
 2115 0bc6 17D0     		beq	.L130
1097:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1098:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
1099:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 2116              		.loc 1 1099 0 is_stmt 1
 2117 0bc8 7B68     		ldr	r3, [r7, #4]
 2118 0bca 1B68     		ldr	r3, [r3]
 2119 0bcc 1A6A     		ldr	r2, [r3, #32]
 2120 0bce 41F21113 		movw	r3, #4369
 2121 0bd2 1340     		ands	r3, r3, r2
 2122 0bd4 002B     		cmp	r3, #0
 2123 0bd6 0FD1     		bne	.L130
 2124              		.loc 1 1099 0 is_stmt 0 discriminator 1
 2125 0bd8 7B68     		ldr	r3, [r7, #4]
 2126 0bda 1B68     		ldr	r3, [r3]
 2127 0bdc 1A6A     		ldr	r2, [r3, #32]
 2128 0bde 40F24443 		movw	r3, #1092
 2129 0be2 1340     		ands	r3, r3, r2
 2130 0be4 002B     		cmp	r3, #0
 2131 0be6 07D1     		bne	.L130
 2132 0be8 7B68     		ldr	r3, [r7, #4]
 2133 0bea 1B68     		ldr	r3, [r3]
 2134 0bec 7A68     		ldr	r2, [r7, #4]
 2135 0bee 1268     		ldr	r2, [r2]
 2136 0bf0 526C     		ldr	r2, [r2, #68]
 2137 0bf2 22F40042 		bic	r2, r2, #32768
 2138 0bf6 5A64     		str	r2, [r3, #68]
 2139              	.L130:
1100:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1101:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1102:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1103:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 2140              		.loc 1 1103 0 is_stmt 1
 2141 0bf8 7B68     		ldr	r3, [r7, #4]
 2142 0bfa 1B68     		ldr	r3, [r3]
 2143 0bfc 1A6A     		ldr	r2, [r3, #32]
 2144 0bfe 41F21113 		movw	r3, #4369
 2145 0c02 1340     		ands	r3, r3, r2
 2146 0c04 002B     		cmp	r3, #0
 2147 0c06 0FD1     		bne	.L131
 2148              		.loc 1 1103 0 is_stmt 0 discriminator 1
 2149 0c08 7B68     		ldr	r3, [r7, #4]
 2150 0c0a 1B68     		ldr	r3, [r3]
 2151 0c0c 1A6A     		ldr	r2, [r3, #32]
 2152 0c0e 40F24443 		movw	r3, #1092
 2153 0c12 1340     		ands	r3, r3, r2
 2154 0c14 002B     		cmp	r3, #0
 2155 0c16 07D1     		bne	.L131
 2156 0c18 7B68     		ldr	r3, [r7, #4]
 2157 0c1a 1B68     		ldr	r3, [r3]
 2158 0c1c 7A68     		ldr	r2, [r7, #4]
 2159 0c1e 1268     		ldr	r2, [r2]
 2160 0c20 1268     		ldr	r2, [r2]
 2161 0c22 22F00102 		bic	r2, r2, #1
 2162 0c26 1A60     		str	r2, [r3]
 2163              	.L131:
1104:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1105:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
1106:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 2164              		.loc 1 1106 0 is_stmt 1
 2165 0c28 7B68     		ldr	r3, [r7, #4]
 2166 0c2a 0122     		movs	r2, #1
 2167 0c2c 83F83920 		strb	r2, [r3, #57]
1107:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1108:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1109:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2168              		.loc 1 1109 0
 2169 0c30 0023     		movs	r3, #0
1110:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 2170              		.loc 1 1110 0
 2171 0c32 1846     		mov	r0, r3
 2172 0c34 0837     		adds	r7, r7, #8
 2173 0c36 BD46     		mov	sp, r7
 2174              		@ sp needed
 2175 0c38 80BD     		pop	{r7, pc}
 2176              		.cfi_endproc
 2177              	.LFE80:
 2179 0c3a 00BF     		.align	2
 2180              		.global	HAL_TIM_PWM_Start_IT
 2181              		.thumb
 2182              		.thumb_func
 2184              	HAL_TIM_PWM_Start_IT:
 2185              	.LFB81:
1111:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1112:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1113:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the PWM signal generation in interrupt mode.
1114:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1115:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channel to be disabled
1116:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1117:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1118:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1119:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1120:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1121:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1122:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1123:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1124:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 2186              		.loc 1 1124 0
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 8
 2189              		@ frame_needed = 1, uses_anonymous_args = 0
 2190 0c3c 80B5     		push	{r7, lr}
 2191              		.cfi_def_cfa_offset 8
 2192              		.cfi_offset 7, -8
 2193              		.cfi_offset 14, -4
 2194 0c3e 82B0     		sub	sp, sp, #8
 2195              		.cfi_def_cfa_offset 16
 2196 0c40 00AF     		add	r7, sp, #0
 2197              		.cfi_def_cfa_register 7
 2198 0c42 7860     		str	r0, [r7, #4]
 2199 0c44 3960     		str	r1, [r7]
1125:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1126:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1127:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1128:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 2200              		.loc 1 1128 0
 2201 0c46 3B68     		ldr	r3, [r7]
 2202 0c48 0C2B     		cmp	r3, #12
 2203 0c4a 41D8     		bhi	.L146
 2204 0c4c 01A2     		adr	r2, .L136
 2205 0c4e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2206 0c52 00BF     		.p2align 2
 2207              	.L136:
 2208 0c54 890C0000 		.word	.L135+1
 2209 0c58 D10C0000 		.word	.L146+1
 2210 0c5c D10C0000 		.word	.L146+1
 2211 0c60 D10C0000 		.word	.L146+1
 2212 0c64 9B0C0000 		.word	.L137+1
 2213 0c68 D10C0000 		.word	.L146+1
 2214 0c6c D10C0000 		.word	.L146+1
 2215 0c70 D10C0000 		.word	.L146+1
 2216 0c74 AD0C0000 		.word	.L138+1
 2217 0c78 D10C0000 		.word	.L146+1
 2218 0c7c D10C0000 		.word	.L146+1
 2219 0c80 D10C0000 		.word	.L146+1
 2220 0c84 BF0C0000 		.word	.L139+1
 2221              	.L135:
1129:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1130:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1131:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1132:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1133:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 2222              		.loc 1 1133 0
 2223 0c88 7B68     		ldr	r3, [r7, #4]
 2224 0c8a 1B68     		ldr	r3, [r3]
 2225 0c8c 7A68     		ldr	r2, [r7, #4]
 2226 0c8e 1268     		ldr	r2, [r2]
 2227 0c90 D268     		ldr	r2, [r2, #12]
 2228 0c92 42F00202 		orr	r2, r2, #2
 2229 0c96 DA60     		str	r2, [r3, #12]
1134:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1135:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2230              		.loc 1 1135 0
 2231 0c98 1BE0     		b	.L140
 2232              	.L137:
1136:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1137:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1138:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1139:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1140:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 2233              		.loc 1 1140 0
 2234 0c9a 7B68     		ldr	r3, [r7, #4]
 2235 0c9c 1B68     		ldr	r3, [r3]
 2236 0c9e 7A68     		ldr	r2, [r7, #4]
 2237 0ca0 1268     		ldr	r2, [r2]
 2238 0ca2 D268     		ldr	r2, [r2, #12]
 2239 0ca4 42F00402 		orr	r2, r2, #4
 2240 0ca8 DA60     		str	r2, [r3, #12]
1141:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1142:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2241              		.loc 1 1142 0
 2242 0caa 12E0     		b	.L140
 2243              	.L138:
1143:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1144:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1145:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1146:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1147:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 2244              		.loc 1 1147 0
 2245 0cac 7B68     		ldr	r3, [r7, #4]
 2246 0cae 1B68     		ldr	r3, [r3]
 2247 0cb0 7A68     		ldr	r2, [r7, #4]
 2248 0cb2 1268     		ldr	r2, [r2]
 2249 0cb4 D268     		ldr	r2, [r2, #12]
 2250 0cb6 42F00802 		orr	r2, r2, #8
 2251 0cba DA60     		str	r2, [r3, #12]
1148:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1149:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2252              		.loc 1 1149 0
 2253 0cbc 09E0     		b	.L140
 2254              	.L139:
1150:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1151:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1152:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1153:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
1154:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 2255              		.loc 1 1154 0
 2256 0cbe 7B68     		ldr	r3, [r7, #4]
 2257 0cc0 1B68     		ldr	r3, [r3]
 2258 0cc2 7A68     		ldr	r2, [r7, #4]
 2259 0cc4 1268     		ldr	r2, [r2]
 2260 0cc6 D268     		ldr	r2, [r2, #12]
 2261 0cc8 42F01002 		orr	r2, r2, #16
 2262 0ccc DA60     		str	r2, [r3, #12]
1155:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2263              		.loc 1 1156 0
 2264 0cce 00E0     		b	.L140
 2265              	.L146:
1157:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1159:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2266              		.loc 1 1159 0
 2267 0cd0 00BF     		nop
 2268              	.L140:
1160:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
1161:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1162:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Capture compare channel */
1163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 2269              		.loc 1 1163 0
 2270 0cd2 7B68     		ldr	r3, [r7, #4]
 2271 0cd4 1B68     		ldr	r3, [r3]
 2272 0cd6 1846     		mov	r0, r3
 2273 0cd8 3968     		ldr	r1, [r7]
 2274 0cda 0122     		movs	r2, #1
 2275 0cdc FFF7FEFF 		bl	TIM_CCxChannelCmd
1164:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2276              		.loc 1 1165 0
 2277 0ce0 7B68     		ldr	r3, [r7, #4]
 2278 0ce2 1A68     		ldr	r2, [r3]
 2279 0ce4 0023     		movs	r3, #0
 2280 0ce6 C4F20103 		movt	r3, 16385
 2281 0cea 9A42     		cmp	r2, r3
 2282 0cec 07D0     		beq	.L141
 2283              		.loc 1 1165 0 is_stmt 0 discriminator 2
 2284 0cee 7B68     		ldr	r3, [r7, #4]
 2285 0cf0 1A68     		ldr	r2, [r3]
 2286 0cf2 4FF48063 		mov	r3, #1024
 2287 0cf6 C4F20103 		movt	r3, 16385
 2288 0cfa 9A42     		cmp	r2, r3
 2289 0cfc 01D1     		bne	.L142
 2290              	.L141:
 2291              		.loc 1 1165 0 discriminator 1
 2292 0cfe 0123     		movs	r3, #1
 2293 0d00 00E0     		b	.L143
 2294              	.L142:
 2295              		.loc 1 1165 0 discriminator 3
 2296 0d02 0023     		movs	r3, #0
 2297              	.L143:
 2298              		.loc 1 1165 0 discriminator 4
 2299 0d04 002B     		cmp	r3, #0
 2300 0d06 07D0     		beq	.L144
1166:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1167:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
1168:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 2301              		.loc 1 1168 0 is_stmt 1
 2302 0d08 7B68     		ldr	r3, [r7, #4]
 2303 0d0a 1B68     		ldr	r3, [r3]
 2304 0d0c 7A68     		ldr	r2, [r7, #4]
 2305 0d0e 1268     		ldr	r2, [r2]
 2306 0d10 526C     		ldr	r2, [r2, #68]
 2307 0d12 42F40042 		orr	r2, r2, #32768
 2308 0d16 5A64     		str	r2, [r3, #68]
 2309              	.L144:
1169:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1170:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1171:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1172:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 2310              		.loc 1 1172 0
 2311 0d18 7B68     		ldr	r3, [r7, #4]
 2312 0d1a 1B68     		ldr	r3, [r3]
 2313 0d1c 7A68     		ldr	r2, [r7, #4]
 2314 0d1e 1268     		ldr	r2, [r2]
 2315 0d20 1268     		ldr	r2, [r2]
 2316 0d22 42F00102 		orr	r2, r2, #1
 2317 0d26 1A60     		str	r2, [r3]
1173:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1174:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2318              		.loc 1 1175 0
 2319 0d28 0023     		movs	r3, #0
1176:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 2320              		.loc 1 1176 0
 2321 0d2a 1846     		mov	r0, r3
 2322 0d2c 0837     		adds	r7, r7, #8
 2323 0d2e BD46     		mov	sp, r7
 2324              		@ sp needed
 2325 0d30 80BD     		pop	{r7, pc}
 2326              		.cfi_endproc
 2327              	.LFE81:
 2329 0d32 00BF     		.align	2
 2330              		.global	HAL_TIM_PWM_Stop_IT
 2331              		.thumb
 2332              		.thumb_func
 2334              	HAL_TIM_PWM_Stop_IT:
 2335              	.LFB82:
1177:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1178:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the PWM signal generation in interrupt mode.
1180:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1181:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1184:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1185:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1188:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
1190:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 2336              		.loc 1 1190 0
 2337              		.cfi_startproc
 2338              		@ args = 0, pretend = 0, frame = 8
 2339              		@ frame_needed = 1, uses_anonymous_args = 0
 2340 0d34 80B5     		push	{r7, lr}
 2341              		.cfi_def_cfa_offset 8
 2342              		.cfi_offset 7, -8
 2343              		.cfi_offset 14, -4
 2344 0d36 82B0     		sub	sp, sp, #8
 2345              		.cfi_def_cfa_offset 16
 2346 0d38 00AF     		add	r7, sp, #0
 2347              		.cfi_def_cfa_register 7
 2348 0d3a 7860     		str	r0, [r7, #4]
 2349 0d3c 3960     		str	r1, [r7]
1191:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1192:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1193:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 2350              		.loc 1 1194 0
 2351 0d3e 3B68     		ldr	r3, [r7]
 2352 0d40 0C2B     		cmp	r3, #12
 2353 0d42 41D8     		bhi	.L161
 2354 0d44 01A2     		adr	r2, .L150
 2355 0d46 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2356 0d4a 00BF     		.p2align 2
 2357              	.L150:
 2358 0d4c 810D0000 		.word	.L149+1
 2359 0d50 C90D0000 		.word	.L161+1
 2360 0d54 C90D0000 		.word	.L161+1
 2361 0d58 C90D0000 		.word	.L161+1
 2362 0d5c 930D0000 		.word	.L151+1
 2363 0d60 C90D0000 		.word	.L161+1
 2364 0d64 C90D0000 		.word	.L161+1
 2365 0d68 C90D0000 		.word	.L161+1
 2366 0d6c A50D0000 		.word	.L152+1
 2367 0d70 C90D0000 		.word	.L161+1
 2368 0d74 C90D0000 		.word	.L161+1
 2369 0d78 C90D0000 		.word	.L161+1
 2370 0d7c B70D0000 		.word	.L153+1
 2371              	.L149:
1195:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1196:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1197:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
1199:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 2372              		.loc 1 1199 0
 2373 0d80 7B68     		ldr	r3, [r7, #4]
 2374 0d82 1B68     		ldr	r3, [r3]
 2375 0d84 7A68     		ldr	r2, [r7, #4]
 2376 0d86 1268     		ldr	r2, [r2]
 2377 0d88 D268     		ldr	r2, [r2, #12]
 2378 0d8a 22F00202 		bic	r2, r2, #2
 2379 0d8e DA60     		str	r2, [r3, #12]
1200:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2380              		.loc 1 1201 0
 2381 0d90 1BE0     		b	.L154
 2382              	.L151:
1202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1203:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1204:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
1206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 2383              		.loc 1 1206 0
 2384 0d92 7B68     		ldr	r3, [r7, #4]
 2385 0d94 1B68     		ldr	r3, [r3]
 2386 0d96 7A68     		ldr	r2, [r7, #4]
 2387 0d98 1268     		ldr	r2, [r2]
 2388 0d9a D268     		ldr	r2, [r2, #12]
 2389 0d9c 22F00402 		bic	r2, r2, #4
 2390 0da0 DA60     		str	r2, [r3, #12]
1207:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2391              		.loc 1 1208 0
 2392 0da2 12E0     		b	.L154
 2393              	.L152:
1209:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1210:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1211:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1212:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
1213:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 2394              		.loc 1 1213 0
 2395 0da4 7B68     		ldr	r3, [r7, #4]
 2396 0da6 1B68     		ldr	r3, [r3]
 2397 0da8 7A68     		ldr	r2, [r7, #4]
 2398 0daa 1268     		ldr	r2, [r2]
 2399 0dac D268     		ldr	r2, [r2, #12]
 2400 0dae 22F00802 		bic	r2, r2, #8
 2401 0db2 DA60     		str	r2, [r3, #12]
1214:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1215:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2402              		.loc 1 1215 0
 2403 0db4 09E0     		b	.L154
 2404              	.L153:
1216:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1217:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1218:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1219:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1220:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 2405              		.loc 1 1220 0
 2406 0db6 7B68     		ldr	r3, [r7, #4]
 2407 0db8 1B68     		ldr	r3, [r3]
 2408 0dba 7A68     		ldr	r2, [r7, #4]
 2409 0dbc 1268     		ldr	r2, [r2]
 2410 0dbe D268     		ldr	r2, [r2, #12]
 2411 0dc0 22F01002 		bic	r2, r2, #16
 2412 0dc4 DA60     		str	r2, [r3, #12]
1221:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1222:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2413              		.loc 1 1222 0
 2414 0dc6 00E0     		b	.L154
 2415              	.L161:
1223:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1224:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1225:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break; 
 2416              		.loc 1 1225 0
 2417 0dc8 00BF     		nop
 2418              	.L154:
1226:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1227:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1228:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Capture compare channel */
1229:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 2419              		.loc 1 1229 0
 2420 0dca 7B68     		ldr	r3, [r7, #4]
 2421 0dcc 1B68     		ldr	r3, [r3]
 2422 0dce 1846     		mov	r0, r3
 2423 0dd0 3968     		ldr	r1, [r7]
 2424 0dd2 0022     		movs	r2, #0
 2425 0dd4 FFF7FEFF 		bl	TIM_CCxChannelCmd
1230:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1231:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2426              		.loc 1 1231 0
 2427 0dd8 7B68     		ldr	r3, [r7, #4]
 2428 0dda 1A68     		ldr	r2, [r3]
 2429 0ddc 0023     		movs	r3, #0
 2430 0dde C4F20103 		movt	r3, 16385
 2431 0de2 9A42     		cmp	r2, r3
 2432 0de4 07D0     		beq	.L155
 2433              		.loc 1 1231 0 is_stmt 0 discriminator 2
 2434 0de6 7B68     		ldr	r3, [r7, #4]
 2435 0de8 1A68     		ldr	r2, [r3]
 2436 0dea 4FF48063 		mov	r3, #1024
 2437 0dee C4F20103 		movt	r3, 16385
 2438 0df2 9A42     		cmp	r2, r3
 2439 0df4 01D1     		bne	.L156
 2440              	.L155:
 2441              		.loc 1 1231 0 discriminator 1
 2442 0df6 0123     		movs	r3, #1
 2443 0df8 00E0     		b	.L157
 2444              	.L156:
 2445              		.loc 1 1231 0 discriminator 3
 2446 0dfa 0023     		movs	r3, #0
 2447              	.L157:
 2448              		.loc 1 1231 0 discriminator 4
 2449 0dfc 002B     		cmp	r3, #0
 2450 0dfe 17D0     		beq	.L158
1232:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1233:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
1234:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 2451              		.loc 1 1234 0 is_stmt 1
 2452 0e00 7B68     		ldr	r3, [r7, #4]
 2453 0e02 1B68     		ldr	r3, [r3]
 2454 0e04 1A6A     		ldr	r2, [r3, #32]
 2455 0e06 41F21113 		movw	r3, #4369
 2456 0e0a 1340     		ands	r3, r3, r2
 2457 0e0c 002B     		cmp	r3, #0
 2458 0e0e 0FD1     		bne	.L158
 2459              		.loc 1 1234 0 is_stmt 0 discriminator 1
 2460 0e10 7B68     		ldr	r3, [r7, #4]
 2461 0e12 1B68     		ldr	r3, [r3]
 2462 0e14 1A6A     		ldr	r2, [r3, #32]
 2463 0e16 40F24443 		movw	r3, #1092
 2464 0e1a 1340     		ands	r3, r3, r2
 2465 0e1c 002B     		cmp	r3, #0
 2466 0e1e 07D1     		bne	.L158
 2467 0e20 7B68     		ldr	r3, [r7, #4]
 2468 0e22 1B68     		ldr	r3, [r3]
 2469 0e24 7A68     		ldr	r2, [r7, #4]
 2470 0e26 1268     		ldr	r2, [r2]
 2471 0e28 526C     		ldr	r2, [r2, #68]
 2472 0e2a 22F40042 		bic	r2, r2, #32768
 2473 0e2e 5A64     		str	r2, [r3, #68]
 2474              	.L158:
1235:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1236:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1237:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1238:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 2475              		.loc 1 1238 0 is_stmt 1
 2476 0e30 7B68     		ldr	r3, [r7, #4]
 2477 0e32 1B68     		ldr	r3, [r3]
 2478 0e34 1A6A     		ldr	r2, [r3, #32]
 2479 0e36 41F21113 		movw	r3, #4369
 2480 0e3a 1340     		ands	r3, r3, r2
 2481 0e3c 002B     		cmp	r3, #0
 2482 0e3e 0FD1     		bne	.L159
 2483              		.loc 1 1238 0 is_stmt 0 discriminator 1
 2484 0e40 7B68     		ldr	r3, [r7, #4]
 2485 0e42 1B68     		ldr	r3, [r3]
 2486 0e44 1A6A     		ldr	r2, [r3, #32]
 2487 0e46 40F24443 		movw	r3, #1092
 2488 0e4a 1340     		ands	r3, r3, r2
 2489 0e4c 002B     		cmp	r3, #0
 2490 0e4e 07D1     		bne	.L159
 2491 0e50 7B68     		ldr	r3, [r7, #4]
 2492 0e52 1B68     		ldr	r3, [r3]
 2493 0e54 7A68     		ldr	r2, [r7, #4]
 2494 0e56 1268     		ldr	r2, [r2]
 2495 0e58 1268     		ldr	r2, [r2]
 2496 0e5a 22F00102 		bic	r2, r2, #1
 2497 0e5e 1A60     		str	r2, [r3]
 2498              	.L159:
1239:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1240:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1241:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2499              		.loc 1 1241 0 is_stmt 1
 2500 0e60 0023     		movs	r3, #0
1242:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 2501              		.loc 1 1242 0
 2502 0e62 1846     		mov	r0, r3
 2503 0e64 0837     		adds	r7, r7, #8
 2504 0e66 BD46     		mov	sp, r7
 2505              		@ sp needed
 2506 0e68 80BD     		pop	{r7, pc}
 2507              		.cfi_endproc
 2508              	.LFE82:
 2510 0e6a 00BF     		.align	2
 2511              		.global	HAL_TIM_PWM_Start_DMA
 2512              		.thumb
 2513              		.thumb_func
 2515              	HAL_TIM_PWM_Start_DMA:
 2516              	.LFB83:
1243:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1244:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1245:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM PWM signal generation in DMA mode.
1246:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1247:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
1248:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1249:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1250:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1251:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1252:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1253:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData: The source Buffer address.
1254:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Length: The length of data to be transferred from memory to TIM peripheral
1255:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1256:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1257:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData,
1258:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 2517              		.loc 1 1258 0
 2518              		.cfi_startproc
 2519              		@ args = 0, pretend = 0, frame = 16
 2520              		@ frame_needed = 1, uses_anonymous_args = 0
 2521 0e6c 80B5     		push	{r7, lr}
 2522              		.cfi_def_cfa_offset 8
 2523              		.cfi_offset 7, -8
 2524              		.cfi_offset 14, -4
 2525 0e6e 84B0     		sub	sp, sp, #16
 2526              		.cfi_def_cfa_offset 24
 2527 0e70 00AF     		add	r7, sp, #0
 2528              		.cfi_def_cfa_register 7
 2529 0e72 F860     		str	r0, [r7, #12]
 2530 0e74 B960     		str	r1, [r7, #8]
 2531 0e76 7A60     		str	r2, [r7, #4]
 2532 0e78 7B80     		strh	r3, [r7, #2]	@ movhi
1259:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1260:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1261:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1262:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 2533              		.loc 1 1262 0
 2534 0e7a FB68     		ldr	r3, [r7, #12]
 2535 0e7c 93F83930 		ldrb	r3, [r3, #57]
 2536 0e80 DBB2     		uxtb	r3, r3
 2537 0e82 022B     		cmp	r3, #2
 2538 0e84 01D1     		bne	.L163
1263:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1264:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 2539              		.loc 1 1264 0
 2540 0e86 0223     		movs	r3, #2
 2541 0e88 E3E0     		b	.L164
 2542              	.L163:
1265:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1266:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 2543              		.loc 1 1266 0
 2544 0e8a FB68     		ldr	r3, [r7, #12]
 2545 0e8c 93F83930 		ldrb	r3, [r3, #57]
 2546 0e90 DBB2     		uxtb	r3, r3
 2547 0e92 012B     		cmp	r3, #1
 2548 0e94 0BD1     		bne	.L165
1267:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1268:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(((uint32_t)pData == 0 ) && (Length > 0)) 
 2549              		.loc 1 1268 0
 2550 0e96 7B68     		ldr	r3, [r7, #4]
 2551 0e98 002B     		cmp	r3, #0
 2552 0e9a 04D1     		bne	.L166
 2553              		.loc 1 1268 0 is_stmt 0 discriminator 1
 2554 0e9c 7B88     		ldrh	r3, [r7, #2]
 2555 0e9e 002B     		cmp	r3, #0
 2556 0ea0 01D0     		beq	.L166
1269:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1270:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 2557              		.loc 1 1270 0 is_stmt 1
 2558 0ea2 0123     		movs	r3, #1
 2559 0ea4 D5E0     		b	.L164
 2560              	.L166:
1271:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1272:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
1273:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1274:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 2561              		.loc 1 1274 0
 2562 0ea6 FB68     		ldr	r3, [r7, #12]
 2563 0ea8 0222     		movs	r2, #2
 2564 0eaa 83F83920 		strb	r2, [r3, #57]
 2565              	.L165:
1275:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1276:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }    
1277:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 2566              		.loc 1 1277 0
 2567 0eae BB68     		ldr	r3, [r7, #8]
 2568 0eb0 0C2B     		cmp	r3, #12
 2569 0eb2 00F2A180 		bhi	.L178
 2570 0eb6 01A2     		adr	r2, .L169
 2571 0eb8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2572              		.p2align 2
 2573              	.L169:
 2574 0ebc F10E0000 		.word	.L168+1
 2575 0ec0 F90F0000 		.word	.L178+1
 2576 0ec4 F90F0000 		.word	.L178+1
 2577 0ec8 F90F0000 		.word	.L178+1
 2578 0ecc 330F0000 		.word	.L170+1
 2579 0ed0 F90F0000 		.word	.L178+1
 2580 0ed4 F90F0000 		.word	.L178+1
 2581 0ed8 F90F0000 		.word	.L178+1
 2582 0edc 750F0000 		.word	.L171+1
 2583 0ee0 F90F0000 		.word	.L178+1
 2584 0ee4 F90F0000 		.word	.L178+1
 2585 0ee8 F90F0000 		.word	.L178+1
 2586 0eec B70F0000 		.word	.L172+1
 2587              	.L168:
1278:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1279:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1280:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {      
1281:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1282:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 2588              		.loc 1 1282 0
 2589 0ef0 FB68     		ldr	r3, [r7, #12]
 2590 0ef2 1A6A     		ldr	r2, [r3, #32]
 2591 0ef4 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 2592 0ef8 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 2593 0efc D363     		str	r3, [r2, #60]
1283:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1284:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1285:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
 2594              		.loc 1 1285 0
 2595 0efe FB68     		ldr	r3, [r7, #12]
 2596 0f00 1A6A     		ldr	r2, [r3, #32]
 2597 0f02 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 2598 0f06 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 2599 0f0a 9364     		str	r3, [r2, #72]
1286:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1287:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1
 2600              		.loc 1 1288 0
 2601 0f0c FB68     		ldr	r3, [r7, #12]
 2602 0f0e 186A     		ldr	r0, [r3, #32]
 2603 0f10 7968     		ldr	r1, [r7, #4]
 2604 0f12 FB68     		ldr	r3, [r7, #12]
 2605 0f14 1B68     		ldr	r3, [r3]
 2606 0f16 3433     		adds	r3, r3, #52
 2607 0f18 1A46     		mov	r2, r3
 2608 0f1a 7B88     		ldrh	r3, [r7, #2]
 2609 0f1c FFF7FEFF 		bl	HAL_DMA_Start_IT
1289:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1290:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
1291:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 2610              		.loc 1 1291 0
 2611 0f20 FB68     		ldr	r3, [r7, #12]
 2612 0f22 1B68     		ldr	r3, [r3]
 2613 0f24 FA68     		ldr	r2, [r7, #12]
 2614 0f26 1268     		ldr	r2, [r2]
 2615 0f28 D268     		ldr	r2, [r2, #12]
 2616 0f2a 42F40072 		orr	r2, r2, #512
 2617 0f2e DA60     		str	r2, [r3, #12]
1292:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2618              		.loc 1 1293 0
 2619 0f30 63E0     		b	.L173
 2620              	.L170:
1294:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1295:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1297:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1298:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 2621              		.loc 1 1298 0
 2622 0f32 FB68     		ldr	r3, [r7, #12]
 2623 0f34 5A6A     		ldr	r2, [r3, #36]
 2624 0f36 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 2625 0f3a C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 2626 0f3e D363     		str	r3, [r2, #60]
1299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1300:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
 2627              		.loc 1 1301 0
 2628 0f40 FB68     		ldr	r3, [r7, #12]
 2629 0f42 5A6A     		ldr	r2, [r3, #36]
 2630 0f44 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 2631 0f48 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 2632 0f4c 9364     		str	r3, [r2, #72]
1302:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1303:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1304:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2
 2633              		.loc 1 1304 0
 2634 0f4e FB68     		ldr	r3, [r7, #12]
 2635 0f50 586A     		ldr	r0, [r3, #36]
 2636 0f52 7968     		ldr	r1, [r7, #4]
 2637 0f54 FB68     		ldr	r3, [r7, #12]
 2638 0f56 1B68     		ldr	r3, [r3]
 2639 0f58 3833     		adds	r3, r3, #56
 2640 0f5a 1A46     		mov	r2, r3
 2641 0f5c 7B88     		ldrh	r3, [r7, #2]
 2642 0f5e FFF7FEFF 		bl	HAL_DMA_Start_IT
1305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1306:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
1307:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 2643              		.loc 1 1307 0
 2644 0f62 FB68     		ldr	r3, [r7, #12]
 2645 0f64 1B68     		ldr	r3, [r3]
 2646 0f66 FA68     		ldr	r2, [r7, #12]
 2647 0f68 1268     		ldr	r2, [r2]
 2648 0f6a D268     		ldr	r2, [r2, #12]
 2649 0f6c 42F48062 		orr	r2, r2, #1024
 2650 0f70 DA60     		str	r2, [r3, #12]
1308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1309:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2651              		.loc 1 1309 0
 2652 0f72 42E0     		b	.L173
 2653              	.L171:
1310:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1312:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1314:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 2654              		.loc 1 1314 0
 2655 0f74 FB68     		ldr	r3, [r7, #12]
 2656 0f76 9A6A     		ldr	r2, [r3, #40]
 2657 0f78 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 2658 0f7c C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 2659 0f80 D363     		str	r3, [r2, #60]
1315:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1316:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = HAL_TIM_DMAError ;
 2660              		.loc 1 1317 0
 2661 0f82 FB68     		ldr	r3, [r7, #12]
 2662 0f84 9A6A     		ldr	r2, [r3, #40]
 2663 0f86 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 2664 0f8a C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 2665 0f8e 9364     		str	r3, [r2, #72]
1318:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1319:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3
 2666              		.loc 1 1320 0
 2667 0f90 FB68     		ldr	r3, [r7, #12]
 2668 0f92 986A     		ldr	r0, [r3, #40]
 2669 0f94 7968     		ldr	r1, [r7, #4]
 2670 0f96 FB68     		ldr	r3, [r7, #12]
 2671 0f98 1B68     		ldr	r3, [r3]
 2672 0f9a 3C33     		adds	r3, r3, #60
 2673 0f9c 1A46     		mov	r2, r3
 2674 0f9e 7B88     		ldrh	r3, [r7, #2]
 2675 0fa0 FFF7FEFF 		bl	HAL_DMA_Start_IT
1321:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1322:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Output Capture/Compare 3 request */
1323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 2676              		.loc 1 1323 0
 2677 0fa4 FB68     		ldr	r3, [r7, #12]
 2678 0fa6 1B68     		ldr	r3, [r3]
 2679 0fa8 FA68     		ldr	r2, [r7, #12]
 2680 0faa 1268     		ldr	r2, [r2]
 2681 0fac D268     		ldr	r2, [r2, #12]
 2682 0fae 42F40062 		orr	r2, r2, #2048
 2683 0fb2 DA60     		str	r2, [r3, #12]
1324:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2684              		.loc 1 1325 0
 2685 0fb4 21E0     		b	.L173
 2686              	.L172:
1326:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1327:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1328:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      /* Set the DMA Period elapsed callback */
1330:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
 2687              		.loc 1 1330 0
 2688 0fb6 FB68     		ldr	r3, [r7, #12]
 2689 0fb8 DA6A     		ldr	r2, [r3, #44]
 2690 0fba 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 2691 0fbe C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 2692 0fc2 D363     		str	r3, [r2, #60]
1331:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1333:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = HAL_TIM_DMAError ;
 2693              		.loc 1 1333 0
 2694 0fc4 FB68     		ldr	r3, [r7, #12]
 2695 0fc6 DA6A     		ldr	r2, [r3, #44]
 2696 0fc8 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 2697 0fcc C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 2698 0fd0 9364     		str	r3, [r2, #72]
1334:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1336:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4
 2699              		.loc 1 1336 0
 2700 0fd2 FB68     		ldr	r3, [r7, #12]
 2701 0fd4 D86A     		ldr	r0, [r3, #44]
 2702 0fd6 7968     		ldr	r1, [r7, #4]
 2703 0fd8 FB68     		ldr	r3, [r7, #12]
 2704 0fda 1B68     		ldr	r3, [r3]
 2705 0fdc 4033     		adds	r3, r3, #64
 2706 0fde 1A46     		mov	r2, r3
 2707 0fe0 7B88     		ldrh	r3, [r7, #2]
 2708 0fe2 FFF7FEFF 		bl	HAL_DMA_Start_IT
1337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1338:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
1339:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 2709              		.loc 1 1339 0
 2710 0fe6 FB68     		ldr	r3, [r7, #12]
 2711 0fe8 1B68     		ldr	r3, [r3]
 2712 0fea FA68     		ldr	r2, [r7, #12]
 2713 0fec 1268     		ldr	r2, [r2]
 2714 0fee D268     		ldr	r2, [r2, #12]
 2715 0ff0 42F48052 		orr	r2, r2, #4096
 2716 0ff4 DA60     		str	r2, [r3, #12]
1340:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2717              		.loc 1 1341 0
 2718 0ff6 00E0     		b	.L173
 2719              	.L178:
1342:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1343:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2720              		.loc 1 1344 0
 2721 0ff8 00BF     		nop
 2722              	.L173:
1345:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1346:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Capture compare channel */
1348:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 2723              		.loc 1 1348 0
 2724 0ffa FB68     		ldr	r3, [r7, #12]
 2725 0ffc 1B68     		ldr	r3, [r3]
 2726 0ffe 1846     		mov	r0, r3
 2727 1000 B968     		ldr	r1, [r7, #8]
 2728 1002 0122     		movs	r2, #1
 2729 1004 FFF7FEFF 		bl	TIM_CCxChannelCmd
1349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1350:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2730              		.loc 1 1350 0
 2731 1008 FB68     		ldr	r3, [r7, #12]
 2732 100a 1A68     		ldr	r2, [r3]
 2733 100c 0023     		movs	r3, #0
 2734 100e C4F20103 		movt	r3, 16385
 2735 1012 9A42     		cmp	r2, r3
 2736 1014 07D0     		beq	.L174
 2737              		.loc 1 1350 0 is_stmt 0 discriminator 2
 2738 1016 FB68     		ldr	r3, [r7, #12]
 2739 1018 1A68     		ldr	r2, [r3]
 2740 101a 4FF48063 		mov	r3, #1024
 2741 101e C4F20103 		movt	r3, 16385
 2742 1022 9A42     		cmp	r2, r3
 2743 1024 01D1     		bne	.L175
 2744              	.L174:
 2745              		.loc 1 1350 0 discriminator 1
 2746 1026 0123     		movs	r3, #1
 2747 1028 00E0     		b	.L176
 2748              	.L175:
 2749              		.loc 1 1350 0 discriminator 3
 2750 102a 0023     		movs	r3, #0
 2751              	.L176:
 2752              		.loc 1 1350 0 discriminator 4
 2753 102c 002B     		cmp	r3, #0
 2754 102e 07D0     		beq	.L177
1351:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1352:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
1353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 2755              		.loc 1 1353 0 is_stmt 1
 2756 1030 FB68     		ldr	r3, [r7, #12]
 2757 1032 1B68     		ldr	r3, [r3]
 2758 1034 FA68     		ldr	r2, [r7, #12]
 2759 1036 1268     		ldr	r2, [r2]
 2760 1038 526C     		ldr	r2, [r2, #68]
 2761 103a 42F40042 		orr	r2, r2, #32768
 2762 103e 5A64     		str	r2, [r3, #68]
 2763              	.L177:
1354:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1355:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1357:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim); 
 2764              		.loc 1 1357 0
 2765 1040 FB68     		ldr	r3, [r7, #12]
 2766 1042 1B68     		ldr	r3, [r3]
 2767 1044 FA68     		ldr	r2, [r7, #12]
 2768 1046 1268     		ldr	r2, [r2]
 2769 1048 1268     		ldr	r2, [r2]
 2770 104a 42F00102 		orr	r2, r2, #1
 2771 104e 1A60     		str	r2, [r3]
1358:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1360:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2772              		.loc 1 1360 0
 2773 1050 0023     		movs	r3, #0
 2774              	.L164:
1361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 2775              		.loc 1 1361 0
 2776 1052 1846     		mov	r0, r3
 2777 1054 1037     		adds	r7, r7, #16
 2778 1056 BD46     		mov	sp, r7
 2779              		@ sp needed
 2780 1058 80BD     		pop	{r7, pc}
 2781              		.cfi_endproc
 2782              	.LFE83:
 2784 105a 00BF     		.align	2
 2785              		.global	HAL_TIM_PWM_Stop_DMA
 2786              		.thumb
 2787              		.thumb_func
 2789              	HAL_TIM_PWM_Stop_DMA:
 2790              	.LFB84:
1362:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1363:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1364:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM PWM signal generation in DMA mode.
1365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1366:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1367:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1369:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1370:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1372:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1374:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1375:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 2791              		.loc 1 1375 0
 2792              		.cfi_startproc
 2793              		@ args = 0, pretend = 0, frame = 8
 2794              		@ frame_needed = 1, uses_anonymous_args = 0
 2795 105c 80B5     		push	{r7, lr}
 2796              		.cfi_def_cfa_offset 8
 2797              		.cfi_offset 7, -8
 2798              		.cfi_offset 14, -4
 2799 105e 82B0     		sub	sp, sp, #8
 2800              		.cfi_def_cfa_offset 16
 2801 1060 00AF     		add	r7, sp, #0
 2802              		.cfi_def_cfa_register 7
 2803 1062 7860     		str	r0, [r7, #4]
 2804 1064 3960     		str	r1, [r7]
1376:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1377:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1378:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1379:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 2805              		.loc 1 1379 0
 2806 1066 3B68     		ldr	r3, [r7]
 2807 1068 0C2B     		cmp	r3, #12
 2808 106a 41D8     		bhi	.L193
 2809 106c 01A2     		adr	r2, .L182
 2810 106e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2811 1072 00BF     		.p2align 2
 2812              	.L182:
 2813 1074 A9100000 		.word	.L181+1
 2814 1078 F1100000 		.word	.L193+1
 2815 107c F1100000 		.word	.L193+1
 2816 1080 F1100000 		.word	.L193+1
 2817 1084 BB100000 		.word	.L183+1
 2818 1088 F1100000 		.word	.L193+1
 2819 108c F1100000 		.word	.L193+1
 2820 1090 F1100000 		.word	.L193+1
 2821 1094 CD100000 		.word	.L184+1
 2822 1098 F1100000 		.word	.L193+1
 2823 109c F1100000 		.word	.L193+1
 2824 10a0 F1100000 		.word	.L193+1
 2825 10a4 DF100000 		.word	.L185+1
 2826              	.L181:
1380:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1381:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1382:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1383:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
1384:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 2827              		.loc 1 1384 0
 2828 10a8 7B68     		ldr	r3, [r7, #4]
 2829 10aa 1B68     		ldr	r3, [r3]
 2830 10ac 7A68     		ldr	r2, [r7, #4]
 2831 10ae 1268     		ldr	r2, [r2]
 2832 10b0 D268     		ldr	r2, [r2, #12]
 2833 10b2 22F40072 		bic	r2, r2, #512
 2834 10b6 DA60     		str	r2, [r3, #12]
1385:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1386:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2835              		.loc 1 1386 0
 2836 10b8 1BE0     		b	.L186
 2837              	.L183:
1387:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1388:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1389:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1390:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1391:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 2838              		.loc 1 1391 0
 2839 10ba 7B68     		ldr	r3, [r7, #4]
 2840 10bc 1B68     		ldr	r3, [r3]
 2841 10be 7A68     		ldr	r2, [r7, #4]
 2842 10c0 1268     		ldr	r2, [r2]
 2843 10c2 D268     		ldr	r2, [r2, #12]
 2844 10c4 22F48062 		bic	r2, r2, #1024
 2845 10c8 DA60     		str	r2, [r3, #12]
1392:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1393:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2846              		.loc 1 1393 0
 2847 10ca 12E0     		b	.L186
 2848              	.L184:
1394:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1395:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1396:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1397:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
1398:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 2849              		.loc 1 1398 0
 2850 10cc 7B68     		ldr	r3, [r7, #4]
 2851 10ce 1B68     		ldr	r3, [r3]
 2852 10d0 7A68     		ldr	r2, [r7, #4]
 2853 10d2 1268     		ldr	r2, [r2]
 2854 10d4 D268     		ldr	r2, [r2, #12]
 2855 10d6 22F40062 		bic	r2, r2, #2048
 2856 10da DA60     		str	r2, [r3, #12]
1399:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1400:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2857              		.loc 1 1400 0
 2858 10dc 09E0     		b	.L186
 2859              	.L185:
1401:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1402:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1403:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1404:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1405:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 2860              		.loc 1 1405 0
 2861 10de 7B68     		ldr	r3, [r7, #4]
 2862 10e0 1B68     		ldr	r3, [r3]
 2863 10e2 7A68     		ldr	r2, [r7, #4]
 2864 10e4 1268     		ldr	r2, [r2]
 2865 10e6 D268     		ldr	r2, [r2, #12]
 2866 10e8 22F48052 		bic	r2, r2, #4096
 2867 10ec DA60     		str	r2, [r3, #12]
1406:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1407:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2868              		.loc 1 1407 0
 2869 10ee 00E0     		b	.L186
 2870              	.L193:
1408:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1409:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1410:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 2871              		.loc 1 1410 0
 2872 10f0 00BF     		nop
 2873              	.L186:
1411:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
1412:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1413:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Capture compare channel */
1414:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 2874              		.loc 1 1414 0
 2875 10f2 7B68     		ldr	r3, [r7, #4]
 2876 10f4 1B68     		ldr	r3, [r3]
 2877 10f6 1846     		mov	r0, r3
 2878 10f8 3968     		ldr	r1, [r7]
 2879 10fa 0022     		movs	r2, #0
 2880 10fc FFF7FEFF 		bl	TIM_CCxChannelCmd
1415:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1416:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 2881              		.loc 1 1416 0
 2882 1100 7B68     		ldr	r3, [r7, #4]
 2883 1102 1A68     		ldr	r2, [r3]
 2884 1104 0023     		movs	r3, #0
 2885 1106 C4F20103 		movt	r3, 16385
 2886 110a 9A42     		cmp	r2, r3
 2887 110c 07D0     		beq	.L187
 2888              		.loc 1 1416 0 is_stmt 0 discriminator 2
 2889 110e 7B68     		ldr	r3, [r7, #4]
 2890 1110 1A68     		ldr	r2, [r3]
 2891 1112 4FF48063 		mov	r3, #1024
 2892 1116 C4F20103 		movt	r3, 16385
 2893 111a 9A42     		cmp	r2, r3
 2894 111c 01D1     		bne	.L188
 2895              	.L187:
 2896              		.loc 1 1416 0 discriminator 1
 2897 111e 0123     		movs	r3, #1
 2898 1120 00E0     		b	.L189
 2899              	.L188:
 2900              		.loc 1 1416 0 discriminator 3
 2901 1122 0023     		movs	r3, #0
 2902              	.L189:
 2903              		.loc 1 1416 0 discriminator 4
 2904 1124 002B     		cmp	r3, #0
 2905 1126 17D0     		beq	.L190
1417:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1418:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
1419:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 2906              		.loc 1 1419 0 is_stmt 1
 2907 1128 7B68     		ldr	r3, [r7, #4]
 2908 112a 1B68     		ldr	r3, [r3]
 2909 112c 1A6A     		ldr	r2, [r3, #32]
 2910 112e 41F21113 		movw	r3, #4369
 2911 1132 1340     		ands	r3, r3, r2
 2912 1134 002B     		cmp	r3, #0
 2913 1136 0FD1     		bne	.L190
 2914              		.loc 1 1419 0 is_stmt 0 discriminator 1
 2915 1138 7B68     		ldr	r3, [r7, #4]
 2916 113a 1B68     		ldr	r3, [r3]
 2917 113c 1A6A     		ldr	r2, [r3, #32]
 2918 113e 40F24443 		movw	r3, #1092
 2919 1142 1340     		ands	r3, r3, r2
 2920 1144 002B     		cmp	r3, #0
 2921 1146 07D1     		bne	.L190
 2922 1148 7B68     		ldr	r3, [r7, #4]
 2923 114a 1B68     		ldr	r3, [r3]
 2924 114c 7A68     		ldr	r2, [r7, #4]
 2925 114e 1268     		ldr	r2, [r2]
 2926 1150 526C     		ldr	r2, [r2, #68]
 2927 1152 22F40042 		bic	r2, r2, #32768
 2928 1156 5A64     		str	r2, [r3, #68]
 2929              	.L190:
1420:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1421:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1422:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1423:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 2930              		.loc 1 1423 0 is_stmt 1
 2931 1158 7B68     		ldr	r3, [r7, #4]
 2932 115a 1B68     		ldr	r3, [r3]
 2933 115c 1A6A     		ldr	r2, [r3, #32]
 2934 115e 41F21113 		movw	r3, #4369
 2935 1162 1340     		ands	r3, r3, r2
 2936 1164 002B     		cmp	r3, #0
 2937 1166 0FD1     		bne	.L191
 2938              		.loc 1 1423 0 is_stmt 0 discriminator 1
 2939 1168 7B68     		ldr	r3, [r7, #4]
 2940 116a 1B68     		ldr	r3, [r3]
 2941 116c 1A6A     		ldr	r2, [r3, #32]
 2942 116e 40F24443 		movw	r3, #1092
 2943 1172 1340     		ands	r3, r3, r2
 2944 1174 002B     		cmp	r3, #0
 2945 1176 07D1     		bne	.L191
 2946 1178 7B68     		ldr	r3, [r7, #4]
 2947 117a 1B68     		ldr	r3, [r3]
 2948 117c 7A68     		ldr	r2, [r7, #4]
 2949 117e 1268     		ldr	r2, [r2]
 2950 1180 1268     		ldr	r2, [r2]
 2951 1182 22F00102 		bic	r2, r2, #1
 2952 1186 1A60     		str	r2, [r3]
 2953              	.L191:
1424:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1425:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
1426:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 2954              		.loc 1 1426 0 is_stmt 1
 2955 1188 7B68     		ldr	r3, [r7, #4]
 2956 118a 0122     		movs	r2, #1
 2957 118c 83F83920 		strb	r2, [r3, #57]
1427:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1428:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1429:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 2958              		.loc 1 1429 0
 2959 1190 0023     		movs	r3, #0
1430:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 2960              		.loc 1 1430 0
 2961 1192 1846     		mov	r0, r3
 2962 1194 0837     		adds	r7, r7, #8
 2963 1196 BD46     		mov	sp, r7
 2964              		@ sp needed
 2965 1198 80BD     		pop	{r7, pc}
 2966              		.cfi_endproc
 2967              	.LFE84:
 2969 119a 00BF     		.align	2
 2970              		.global	HAL_TIM_IC_Init
 2971              		.thumb
 2972              		.thumb_func
 2974              	HAL_TIM_IC_Init:
 2975              	.LFB85:
1431:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1432:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1433:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
1434:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1435:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1436:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group4 Time Input Capture functions 
1437:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time Input Capture functions 
1438:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
1439:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
1440:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
1441:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****               ##### Time Input Capture functions #####
1442:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
1443:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  [..]  
1444:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    This section provides functions allowing to:
1445:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Initialize and configure the TIM Input Capture. 
1446:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) De-initialize the TIM Input Capture.
1447:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Start the Time Input Capture.
1448:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Stop the Time Input Capture.
1449:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Start the Time Input Capture and enable interrupt.
1450:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Stop the Time Input Capture and disable interrupt.
1451:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Start the Time Input Capture and enable DMA transfer.
1452:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Stop the Time Input Capture and disable DMA transfer.
1453:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
1454:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
1455:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
1456:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1457:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1458:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Time base according to the specified
1459:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and create the associated handle.
1460:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Input Capture handle
1461:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1462:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1463:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
1464:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 2976              		.loc 1 1464 0
 2977              		.cfi_startproc
 2978              		@ args = 0, pretend = 0, frame = 8
 2979              		@ frame_needed = 1, uses_anonymous_args = 0
 2980 119c 80B5     		push	{r7, lr}
 2981              		.cfi_def_cfa_offset 8
 2982              		.cfi_offset 7, -8
 2983              		.cfi_offset 14, -4
 2984 119e 82B0     		sub	sp, sp, #8
 2985              		.cfi_def_cfa_offset 16
 2986 11a0 00AF     		add	r7, sp, #0
 2987              		.cfi_def_cfa_register 7
 2988 11a2 7860     		str	r0, [r7, #4]
1465:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
1466:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
 2989              		.loc 1 1466 0
 2990 11a4 7B68     		ldr	r3, [r7, #4]
 2991 11a6 002B     		cmp	r3, #0
 2992 11a8 01D1     		bne	.L195
1467:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1468:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 2993              		.loc 1 1468 0
 2994 11aa 0123     		movs	r3, #1
 2995 11ac 19E0     		b	.L196
 2996              	.L195:
1469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1470:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1471:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1472:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1473:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
1475:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1476:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
 2997              		.loc 1 1476 0
 2998 11ae 7B68     		ldr	r3, [r7, #4]
 2999 11b0 93F83930 		ldrb	r3, [r3, #57]
 3000 11b4 DBB2     		uxtb	r3, r3
 3001 11b6 002B     		cmp	r3, #0
 3002 11b8 02D1     		bne	.L197
1477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {  
1478:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1479:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_IC_MspInit(htim);
 3003              		.loc 1 1479 0
 3004 11ba 7868     		ldr	r0, [r7, #4]
 3005 11bc FFF7FEFF 		bl	HAL_TIM_IC_MspInit
 3006              	.L197:
1480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1481:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
1483:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;   
 3007              		.loc 1 1483 0
 3008 11c0 7B68     		ldr	r3, [r7, #4]
 3009 11c2 0222     		movs	r2, #2
 3010 11c4 83F83920 		strb	r2, [r3, #57]
1484:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1485:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Init the base time for the input capture */  
1486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 3011              		.loc 1 1486 0
 3012 11c8 7B68     		ldr	r3, [r7, #4]
 3013 11ca 1A68     		ldr	r2, [r3]
 3014 11cc 7B68     		ldr	r3, [r7, #4]
 3015 11ce 0433     		adds	r3, r3, #4
 3016 11d0 1046     		mov	r0, r2
 3017 11d2 1946     		mov	r1, r3
 3018 11d4 FFF7FEFF 		bl	TIM_Base_SetConfig
1487:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
1488:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
1489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 3019              		.loc 1 1489 0
 3020 11d8 7B68     		ldr	r3, [r7, #4]
 3021 11da 0122     		movs	r2, #1
 3022 11dc 83F83920 		strb	r2, [r3, #57]
1490:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1491:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3023              		.loc 1 1491 0
 3024 11e0 0023     		movs	r3, #0
 3025              	.L196:
1492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3026              		.loc 1 1492 0
 3027 11e2 1846     		mov	r0, r3
 3028 11e4 0837     		adds	r7, r7, #8
 3029 11e6 BD46     		mov	sp, r7
 3030              		@ sp needed
 3031 11e8 80BD     		pop	{r7, pc}
 3032              		.cfi_endproc
 3033              	.LFE85:
 3035 11ea 00BF     		.align	2
 3036              		.global	HAL_TIM_IC_DeInit
 3037              		.thumb
 3038              		.thumb_func
 3040              	HAL_TIM_IC_DeInit:
 3041              	.LFB86:
1493:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1495:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral 
1496:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Input Capture handle
1497:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1499:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
1500:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3042              		.loc 1 1500 0
 3043              		.cfi_startproc
 3044              		@ args = 0, pretend = 0, frame = 8
 3045              		@ frame_needed = 1, uses_anonymous_args = 0
 3046 11ec 80B5     		push	{r7, lr}
 3047              		.cfi_def_cfa_offset 8
 3048              		.cfi_offset 7, -8
 3049              		.cfi_offset 14, -4
 3050 11ee 82B0     		sub	sp, sp, #8
 3051              		.cfi_def_cfa_offset 16
 3052 11f0 00AF     		add	r7, sp, #0
 3053              		.cfi_def_cfa_register 7
 3054 11f2 7860     		str	r0, [r7, #4]
1501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1502:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1503:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 3055              		.loc 1 1504 0
 3056 11f4 7B68     		ldr	r3, [r7, #4]
 3057 11f6 0222     		movs	r2, #2
 3058 11f8 83F83920 		strb	r2, [r3, #57]
1505:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1507:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 3059              		.loc 1 1507 0
 3060 11fc 7B68     		ldr	r3, [r7, #4]
 3061 11fe 1B68     		ldr	r3, [r3]
 3062 1200 1A6A     		ldr	r2, [r3, #32]
 3063 1202 41F21113 		movw	r3, #4369
 3064 1206 1340     		ands	r3, r3, r2
 3065 1208 002B     		cmp	r3, #0
 3066 120a 0FD1     		bne	.L199
 3067              		.loc 1 1507 0 is_stmt 0 discriminator 1
 3068 120c 7B68     		ldr	r3, [r7, #4]
 3069 120e 1B68     		ldr	r3, [r3]
 3070 1210 1A6A     		ldr	r2, [r3, #32]
 3071 1212 40F24443 		movw	r3, #1092
 3072 1216 1340     		ands	r3, r3, r2
 3073 1218 002B     		cmp	r3, #0
 3074 121a 07D1     		bne	.L199
 3075 121c 7B68     		ldr	r3, [r7, #4]
 3076 121e 1B68     		ldr	r3, [r3]
 3077 1220 7A68     		ldr	r2, [r7, #4]
 3078 1222 1268     		ldr	r2, [r2]
 3079 1224 1268     		ldr	r2, [r2]
 3080 1226 22F00102 		bic	r2, r2, #1
 3081 122a 1A60     		str	r2, [r3]
 3082              	.L199:
1508:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1509:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_IC_MspDeInit(htim);
 3083              		.loc 1 1510 0 is_stmt 1
 3084 122c 7868     		ldr	r0, [r7, #4]
 3085 122e FFF7FEFF 		bl	HAL_TIM_IC_MspDeInit
1511:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1512:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
1513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 3086              		.loc 1 1513 0
 3087 1232 7B68     		ldr	r3, [r7, #4]
 3088 1234 0022     		movs	r2, #0
 3089 1236 83F83920 		strb	r2, [r3, #57]
1514:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1515:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
1516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 3090              		.loc 1 1516 0
 3091 123a 7B68     		ldr	r3, [r7, #4]
 3092 123c 0022     		movs	r2, #0
 3093 123e 83F83820 		strb	r2, [r3, #56]
1517:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3094              		.loc 1 1518 0
 3095 1242 0023     		movs	r3, #0
1519:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3096              		.loc 1 1519 0
 3097 1244 1846     		mov	r0, r3
 3098 1246 0837     		adds	r7, r7, #8
 3099 1248 BD46     		mov	sp, r7
 3100              		@ sp needed
 3101 124a 80BD     		pop	{r7, pc}
 3102              		.cfi_endproc
 3103              	.LFE86:
 3105              		.align	2
 3106              		.weak	HAL_TIM_IC_MspInit
 3107              		.thumb
 3108              		.thumb_func
 3110              	HAL_TIM_IC_MspInit:
 3111              	.LFB87:
1520:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1521:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM INput Capture MSP.
1523:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
1524:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
1525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1526:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
1527:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3112              		.loc 1 1527 0
 3113              		.cfi_startproc
 3114              		@ args = 0, pretend = 0, frame = 8
 3115              		@ frame_needed = 1, uses_anonymous_args = 0
 3116              		@ link register save eliminated.
 3117 124c 80B4     		push	{r7}
 3118              		.cfi_def_cfa_offset 4
 3119              		.cfi_offset 7, -4
 3120 124e 83B0     		sub	sp, sp, #12
 3121              		.cfi_def_cfa_offset 16
 3122 1250 00AF     		add	r7, sp, #0
 3123              		.cfi_def_cfa_register 7
 3124 1252 7860     		str	r0, [r7, #4]
1528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1529:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_IC_MspInit could be implemented in the user file
1530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
1531:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3125              		.loc 1 1531 0
 3126 1254 0C37     		adds	r7, r7, #12
 3127 1256 BD46     		mov	sp, r7
 3128              		@ sp needed
 3129 1258 5DF8047B 		ldr	r7, [sp], #4
 3130 125c 7047     		bx	lr
 3131              		.cfi_endproc
 3132              	.LFE87:
 3134 125e 00BF     		.align	2
 3135              		.weak	HAL_TIM_IC_MspDeInit
 3136              		.thumb
 3137              		.thumb_func
 3139              	HAL_TIM_IC_MspDeInit:
 3140              	.LFB88:
1532:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1533:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM Input Capture MSP.
1535:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
1536:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
1537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1538:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
1539:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3141              		.loc 1 1539 0
 3142              		.cfi_startproc
 3143              		@ args = 0, pretend = 0, frame = 8
 3144              		@ frame_needed = 1, uses_anonymous_args = 0
 3145              		@ link register save eliminated.
 3146 1260 80B4     		push	{r7}
 3147              		.cfi_def_cfa_offset 4
 3148              		.cfi_offset 7, -4
 3149 1262 83B0     		sub	sp, sp, #12
 3150              		.cfi_def_cfa_offset 16
 3151 1264 00AF     		add	r7, sp, #0
 3152              		.cfi_def_cfa_register 7
 3153 1266 7860     		str	r0, [r7, #4]
1540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1541:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_IC_MspDeInit could be implemented in the user file
1542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
1543:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3154              		.loc 1 1543 0
 3155 1268 0C37     		adds	r7, r7, #12
 3156 126a BD46     		mov	sp, r7
 3157              		@ sp needed
 3158 126c 5DF8047B 		ldr	r7, [sp], #4
 3159 1270 7047     		bx	lr
 3160              		.cfi_endproc
 3161              	.LFE88:
 3163 1272 00BF     		.align	2
 3164              		.global	HAL_TIM_IC_Start
 3165              		.thumb
 3166              		.thumb_func
 3168              	HAL_TIM_IC_Start:
 3169              	.LFB89:
1544:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement.
1547:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : TIM Input Capture handle
1548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
1549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1550:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1553:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1555:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1556:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
1557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3170              		.loc 1 1557 0
 3171              		.cfi_startproc
 3172              		@ args = 0, pretend = 0, frame = 8
 3173              		@ frame_needed = 1, uses_anonymous_args = 0
 3174 1274 80B5     		push	{r7, lr}
 3175              		.cfi_def_cfa_offset 8
 3176              		.cfi_offset 7, -8
 3177              		.cfi_offset 14, -4
 3178 1276 82B0     		sub	sp, sp, #8
 3179              		.cfi_def_cfa_offset 16
 3180 1278 00AF     		add	r7, sp, #0
 3181              		.cfi_def_cfa_register 7
 3182 127a 7860     		str	r0, [r7, #4]
 3183 127c 3960     		str	r1, [r7]
1558:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1560:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1561:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Input Capture channel */
1562:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 3184              		.loc 1 1562 0
 3185 127e 7B68     		ldr	r3, [r7, #4]
 3186 1280 1B68     		ldr	r3, [r3]
 3187 1282 1846     		mov	r0, r3
 3188 1284 3968     		ldr	r1, [r7]
 3189 1286 0122     		movs	r2, #1
 3190 1288 FFF7FEFF 		bl	TIM_CCxChannelCmd
1563:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1565:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);  
 3191              		.loc 1 1565 0
 3192 128c 7B68     		ldr	r3, [r7, #4]
 3193 128e 1B68     		ldr	r3, [r3]
 3194 1290 7A68     		ldr	r2, [r7, #4]
 3195 1292 1268     		ldr	r2, [r2]
 3196 1294 1268     		ldr	r2, [r2]
 3197 1296 42F00102 		orr	r2, r2, #1
 3198 129a 1A60     		str	r2, [r3]
1566:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1568:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 3199              		.loc 1 1568 0
 3200 129c 0023     		movs	r3, #0
1569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 3201              		.loc 1 1569 0
 3202 129e 1846     		mov	r0, r3
 3203 12a0 0837     		adds	r7, r7, #8
 3204 12a2 BD46     		mov	sp, r7
 3205              		@ sp needed
 3206 12a4 80BD     		pop	{r7, pc}
 3207              		.cfi_endproc
 3208              	.LFE89:
 3210 12a6 00BF     		.align	2
 3211              		.global	HAL_TIM_IC_Stop
 3212              		.thumb
 3213              		.thumb_func
 3215              	HAL_TIM_IC_Stop:
 3216              	.LFB90:
1570:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1571:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement.
1573:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1574:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1576:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1577:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1579:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1581:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1582:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1583:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** { 
 3217              		.loc 1 1583 0
 3218              		.cfi_startproc
 3219              		@ args = 0, pretend = 0, frame = 8
 3220              		@ frame_needed = 1, uses_anonymous_args = 0
 3221 12a8 80B5     		push	{r7, lr}
 3222              		.cfi_def_cfa_offset 8
 3223              		.cfi_offset 7, -8
 3224              		.cfi_offset 14, -4
 3225 12aa 82B0     		sub	sp, sp, #8
 3226              		.cfi_def_cfa_offset 16
 3227 12ac 00AF     		add	r7, sp, #0
 3228              		.cfi_def_cfa_register 7
 3229 12ae 7860     		str	r0, [r7, #4]
 3230 12b0 3960     		str	r1, [r7]
1584:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1586:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1587:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Input Capture channel */
1588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 3231              		.loc 1 1588 0
 3232 12b2 7B68     		ldr	r3, [r7, #4]
 3233 12b4 1B68     		ldr	r3, [r3]
 3234 12b6 1846     		mov	r0, r3
 3235 12b8 3968     		ldr	r1, [r7]
 3236 12ba 0022     		movs	r2, #0
 3237 12bc FFF7FEFF 		bl	TIM_CCxChannelCmd
1589:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1590:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim); 
 3238              		.loc 1 1591 0
 3239 12c0 7B68     		ldr	r3, [r7, #4]
 3240 12c2 1B68     		ldr	r3, [r3]
 3241 12c4 1A6A     		ldr	r2, [r3, #32]
 3242 12c6 41F21113 		movw	r3, #4369
 3243 12ca 1340     		ands	r3, r3, r2
 3244 12cc 002B     		cmp	r3, #0
 3245 12ce 0FD1     		bne	.L206
 3246              		.loc 1 1591 0 is_stmt 0 discriminator 1
 3247 12d0 7B68     		ldr	r3, [r7, #4]
 3248 12d2 1B68     		ldr	r3, [r3]
 3249 12d4 1A6A     		ldr	r2, [r3, #32]
 3250 12d6 40F24443 		movw	r3, #1092
 3251 12da 1340     		ands	r3, r3, r2
 3252 12dc 002B     		cmp	r3, #0
 3253 12de 07D1     		bne	.L206
 3254 12e0 7B68     		ldr	r3, [r7, #4]
 3255 12e2 1B68     		ldr	r3, [r3]
 3256 12e4 7A68     		ldr	r2, [r7, #4]
 3257 12e6 1268     		ldr	r2, [r2]
 3258 12e8 1268     		ldr	r2, [r2]
 3259 12ea 22F00102 		bic	r2, r2, #1
 3260 12ee 1A60     		str	r2, [r3]
 3261              	.L206:
1592:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1593:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3262              		.loc 1 1594 0 is_stmt 1
 3263 12f0 0023     		movs	r3, #0
1595:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3264              		.loc 1 1595 0
 3265 12f2 1846     		mov	r0, r3
 3266 12f4 0837     		adds	r7, r7, #8
 3267 12f6 BD46     		mov	sp, r7
 3268              		@ sp needed
 3269 12f8 80BD     		pop	{r7, pc}
 3270              		.cfi_endproc
 3271              	.LFE90:
 3273 12fa 00BF     		.align	2
 3274              		.global	HAL_TIM_IC_Start_IT
 3275              		.thumb
 3276              		.thumb_func
 3278              	HAL_TIM_IC_Start_IT:
 3279              	.LFB91:
1596:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1598:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement in interrupt mode.
1599:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : TIM Input Capture handle
1600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
1601:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1602:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1604:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1605:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1608:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
1609:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3280              		.loc 1 1609 0
 3281              		.cfi_startproc
 3282              		@ args = 0, pretend = 0, frame = 8
 3283              		@ frame_needed = 1, uses_anonymous_args = 0
 3284 12fc 80B5     		push	{r7, lr}
 3285              		.cfi_def_cfa_offset 8
 3286              		.cfi_offset 7, -8
 3287              		.cfi_offset 14, -4
 3288 12fe 82B0     		sub	sp, sp, #8
 3289              		.cfi_def_cfa_offset 16
 3290 1300 00AF     		add	r7, sp, #0
 3291              		.cfi_def_cfa_register 7
 3292 1302 7860     		str	r0, [r7, #4]
 3293 1304 3960     		str	r1, [r7]
1610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1611:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1613:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 3294              		.loc 1 1613 0
 3295 1306 3B68     		ldr	r3, [r7]
 3296 1308 0C2B     		cmp	r3, #12
 3297 130a 41D8     		bhi	.L217
 3298 130c 01A2     		adr	r2, .L211
 3299 130e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3300 1312 00BF     		.p2align 2
 3301              	.L211:
 3302 1314 49130000 		.word	.L210+1
 3303 1318 91130000 		.word	.L217+1
 3304 131c 91130000 		.word	.L217+1
 3305 1320 91130000 		.word	.L217+1
 3306 1324 5B130000 		.word	.L212+1
 3307 1328 91130000 		.word	.L217+1
 3308 132c 91130000 		.word	.L217+1
 3309 1330 91130000 		.word	.L217+1
 3310 1334 6D130000 		.word	.L213+1
 3311 1338 91130000 		.word	.L217+1
 3312 133c 91130000 		.word	.L217+1
 3313 1340 91130000 		.word	.L217+1
 3314 1344 7F130000 		.word	.L214+1
 3315              	.L210:
1614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1615:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1616:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1617:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1618:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 3316              		.loc 1 1618 0
 3317 1348 7B68     		ldr	r3, [r7, #4]
 3318 134a 1B68     		ldr	r3, [r3]
 3319 134c 7A68     		ldr	r2, [r7, #4]
 3320 134e 1268     		ldr	r2, [r2]
 3321 1350 D268     		ldr	r2, [r2, #12]
 3322 1352 42F00202 		orr	r2, r2, #2
 3323 1356 DA60     		str	r2, [r3, #12]
1619:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1620:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3324              		.loc 1 1620 0
 3325 1358 1BE0     		b	.L215
 3326              	.L212:
1621:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1622:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1623:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1624:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1625:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 3327              		.loc 1 1625 0
 3328 135a 7B68     		ldr	r3, [r7, #4]
 3329 135c 1B68     		ldr	r3, [r3]
 3330 135e 7A68     		ldr	r2, [r7, #4]
 3331 1360 1268     		ldr	r2, [r2]
 3332 1362 D268     		ldr	r2, [r2, #12]
 3333 1364 42F00402 		orr	r2, r2, #4
 3334 1368 DA60     		str	r2, [r3, #12]
1626:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1627:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3335              		.loc 1 1627 0
 3336 136a 12E0     		b	.L215
 3337              	.L213:
1628:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1629:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1630:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1631:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1632:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 3338              		.loc 1 1632 0
 3339 136c 7B68     		ldr	r3, [r7, #4]
 3340 136e 1B68     		ldr	r3, [r3]
 3341 1370 7A68     		ldr	r2, [r7, #4]
 3342 1372 1268     		ldr	r2, [r2]
 3343 1374 D268     		ldr	r2, [r2, #12]
 3344 1376 42F00802 		orr	r2, r2, #8
 3345 137a DA60     		str	r2, [r3, #12]
1633:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1634:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3346              		.loc 1 1634 0
 3347 137c 09E0     		b	.L215
 3348              	.L214:
1635:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1636:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1637:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1638:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
1639:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 3349              		.loc 1 1639 0
 3350 137e 7B68     		ldr	r3, [r7, #4]
 3351 1380 1B68     		ldr	r3, [r3]
 3352 1382 7A68     		ldr	r2, [r7, #4]
 3353 1384 1268     		ldr	r2, [r2]
 3354 1386 D268     		ldr	r2, [r2, #12]
 3355 1388 42F01002 		orr	r2, r2, #16
 3356 138c DA60     		str	r2, [r3, #12]
1640:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1641:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3357              		.loc 1 1641 0
 3358 138e 00E0     		b	.L215
 3359              	.L217:
1642:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1643:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1644:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3360              		.loc 1 1644 0
 3361 1390 00BF     		nop
 3362              	.L215:
1645:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
1646:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Input Capture channel */
1647:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 3363              		.loc 1 1647 0
 3364 1392 7B68     		ldr	r3, [r7, #4]
 3365 1394 1B68     		ldr	r3, [r3]
 3366 1396 1846     		mov	r0, r3
 3367 1398 3968     		ldr	r1, [r7]
 3368 139a 0122     		movs	r2, #1
 3369 139c FFF7FEFF 		bl	TIM_CCxChannelCmd
1648:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1649:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1650:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);  
 3370              		.loc 1 1650 0
 3371 13a0 7B68     		ldr	r3, [r7, #4]
 3372 13a2 1B68     		ldr	r3, [r3]
 3373 13a4 7A68     		ldr	r2, [r7, #4]
 3374 13a6 1268     		ldr	r2, [r2]
 3375 13a8 1268     		ldr	r2, [r2]
 3376 13aa 42F00102 		orr	r2, r2, #1
 3377 13ae 1A60     		str	r2, [r3]
1651:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1652:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1653:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 3378              		.loc 1 1653 0
 3379 13b0 0023     		movs	r3, #0
1654:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 3380              		.loc 1 1654 0
 3381 13b2 1846     		mov	r0, r3
 3382 13b4 0837     		adds	r7, r7, #8
 3383 13b6 BD46     		mov	sp, r7
 3384              		@ sp needed
 3385 13b8 80BD     		pop	{r7, pc}
 3386              		.cfi_endproc
 3387              	.LFE91:
 3389 13ba 00BF     		.align	2
 3390              		.global	HAL_TIM_IC_Stop_IT
 3391              		.thumb
 3392              		.thumb_func
 3394              	HAL_TIM_IC_Stop_IT:
 3395              	.LFB92:
1655:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1656:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1657:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement in interrupt mode.
1658:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
1659:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1660:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1661:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1662:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1663:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1664:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1665:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1666:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1667:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1668:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3396              		.loc 1 1668 0
 3397              		.cfi_startproc
 3398              		@ args = 0, pretend = 0, frame = 8
 3399              		@ frame_needed = 1, uses_anonymous_args = 0
 3400 13bc 80B5     		push	{r7, lr}
 3401              		.cfi_def_cfa_offset 8
 3402              		.cfi_offset 7, -8
 3403              		.cfi_offset 14, -4
 3404 13be 82B0     		sub	sp, sp, #8
 3405              		.cfi_def_cfa_offset 16
 3406 13c0 00AF     		add	r7, sp, #0
 3407              		.cfi_def_cfa_register 7
 3408 13c2 7860     		str	r0, [r7, #4]
 3409 13c4 3960     		str	r1, [r7]
1669:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1670:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1671:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1672:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 3410              		.loc 1 1672 0
 3411 13c6 3B68     		ldr	r3, [r7]
 3412 13c8 0C2B     		cmp	r3, #12
 3413 13ca 41D8     		bhi	.L228
 3414 13cc 01A2     		adr	r2, .L221
 3415 13ce 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3416 13d2 00BF     		.p2align 2
 3417              	.L221:
 3418 13d4 09140000 		.word	.L220+1
 3419 13d8 51140000 		.word	.L228+1
 3420 13dc 51140000 		.word	.L228+1
 3421 13e0 51140000 		.word	.L228+1
 3422 13e4 1B140000 		.word	.L222+1
 3423 13e8 51140000 		.word	.L228+1
 3424 13ec 51140000 		.word	.L228+1
 3425 13f0 51140000 		.word	.L228+1
 3426 13f4 2D140000 		.word	.L223+1
 3427 13f8 51140000 		.word	.L228+1
 3428 13fc 51140000 		.word	.L228+1
 3429 1400 51140000 		.word	.L228+1
 3430 1404 3F140000 		.word	.L224+1
 3431              	.L220:
1673:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1674:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1675:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1676:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
1677:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 3432              		.loc 1 1677 0
 3433 1408 7B68     		ldr	r3, [r7, #4]
 3434 140a 1B68     		ldr	r3, [r3]
 3435 140c 7A68     		ldr	r2, [r7, #4]
 3436 140e 1268     		ldr	r2, [r2]
 3437 1410 D268     		ldr	r2, [r2, #12]
 3438 1412 22F00202 		bic	r2, r2, #2
 3439 1416 DA60     		str	r2, [r3, #12]
1678:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3440              		.loc 1 1679 0
 3441 1418 1BE0     		b	.L225
 3442              	.L222:
1680:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1681:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1682:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1683:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
1684:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 3443              		.loc 1 1684 0
 3444 141a 7B68     		ldr	r3, [r7, #4]
 3445 141c 1B68     		ldr	r3, [r3]
 3446 141e 7A68     		ldr	r2, [r7, #4]
 3447 1420 1268     		ldr	r2, [r2]
 3448 1422 D268     		ldr	r2, [r2, #12]
 3449 1424 22F00402 		bic	r2, r2, #4
 3450 1428 DA60     		str	r2, [r3, #12]
1685:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1686:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3451              		.loc 1 1686 0
 3452 142a 12E0     		b	.L225
 3453              	.L223:
1687:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1688:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1689:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1690:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
1691:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 3454              		.loc 1 1691 0
 3455 142c 7B68     		ldr	r3, [r7, #4]
 3456 142e 1B68     		ldr	r3, [r3]
 3457 1430 7A68     		ldr	r2, [r7, #4]
 3458 1432 1268     		ldr	r2, [r2]
 3459 1434 D268     		ldr	r2, [r2, #12]
 3460 1436 22F00802 		bic	r2, r2, #8
 3461 143a DA60     		str	r2, [r3, #12]
1692:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1693:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3462              		.loc 1 1693 0
 3463 143c 09E0     		b	.L225
 3464              	.L224:
1694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1695:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1696:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1697:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1698:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 3465              		.loc 1 1698 0
 3466 143e 7B68     		ldr	r3, [r7, #4]
 3467 1440 1B68     		ldr	r3, [r3]
 3468 1442 7A68     		ldr	r2, [r7, #4]
 3469 1444 1268     		ldr	r2, [r2]
 3470 1446 D268     		ldr	r2, [r2, #12]
 3471 1448 22F01002 		bic	r2, r2, #16
 3472 144c DA60     		str	r2, [r3, #12]
1699:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1700:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3473              		.loc 1 1700 0
 3474 144e 00E0     		b	.L225
 3475              	.L228:
1701:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1702:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1703:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break; 
 3476              		.loc 1 1703 0
 3477 1450 00BF     		nop
 3478              	.L225:
1704:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
1705:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1706:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Input Capture channel */
1707:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); 
 3479              		.loc 1 1707 0
 3480 1452 7B68     		ldr	r3, [r7, #4]
 3481 1454 1B68     		ldr	r3, [r3]
 3482 1456 1846     		mov	r0, r3
 3483 1458 3968     		ldr	r1, [r7]
 3484 145a 0022     		movs	r2, #0
 3485 145c FFF7FEFF 		bl	TIM_CCxChannelCmd
1708:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1710:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim); 
 3486              		.loc 1 1710 0
 3487 1460 7B68     		ldr	r3, [r7, #4]
 3488 1462 1B68     		ldr	r3, [r3]
 3489 1464 1A6A     		ldr	r2, [r3, #32]
 3490 1466 41F21113 		movw	r3, #4369
 3491 146a 1340     		ands	r3, r3, r2
 3492 146c 002B     		cmp	r3, #0
 3493 146e 0FD1     		bne	.L226
 3494              		.loc 1 1710 0 is_stmt 0 discriminator 1
 3495 1470 7B68     		ldr	r3, [r7, #4]
 3496 1472 1B68     		ldr	r3, [r3]
 3497 1474 1A6A     		ldr	r2, [r3, #32]
 3498 1476 40F24443 		movw	r3, #1092
 3499 147a 1340     		ands	r3, r3, r2
 3500 147c 002B     		cmp	r3, #0
 3501 147e 07D1     		bne	.L226
 3502 1480 7B68     		ldr	r3, [r7, #4]
 3503 1482 1B68     		ldr	r3, [r3]
 3504 1484 7A68     		ldr	r2, [r7, #4]
 3505 1486 1268     		ldr	r2, [r2]
 3506 1488 1268     		ldr	r2, [r2]
 3507 148a 22F00102 		bic	r2, r2, #1
 3508 148e 1A60     		str	r2, [r3]
 3509              	.L226:
1711:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1712:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1713:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3510              		.loc 1 1713 0 is_stmt 1
 3511 1490 0023     		movs	r3, #0
1714:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3512              		.loc 1 1714 0
 3513 1492 1846     		mov	r0, r3
 3514 1494 0837     		adds	r7, r7, #8
 3515 1496 BD46     		mov	sp, r7
 3516              		@ sp needed
 3517 1498 80BD     		pop	{r7, pc}
 3518              		.cfi_endproc
 3519              	.LFE92:
 3521 149a 00BF     		.align	2
 3522              		.global	HAL_TIM_IC_Start_DMA
 3523              		.thumb
 3524              		.thumb_func
 3526              	HAL_TIM_IC_Start_DMA:
 3527              	.LFB93:
1715:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1716:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1717:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement on in DMA mode.
1718:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Input Capture handle
1719:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
1720:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1721:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1722:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1723:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1725:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData: The destination Buffer address.
1726:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Length: The length of data to be transferred from TIM peripheral to memory.
1727:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1728:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1729:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
1730:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3528              		.loc 1 1730 0
 3529              		.cfi_startproc
 3530              		@ args = 0, pretend = 0, frame = 16
 3531              		@ frame_needed = 1, uses_anonymous_args = 0
 3532 149c 80B5     		push	{r7, lr}
 3533              		.cfi_def_cfa_offset 8
 3534              		.cfi_offset 7, -8
 3535              		.cfi_offset 14, -4
 3536 149e 84B0     		sub	sp, sp, #16
 3537              		.cfi_def_cfa_offset 24
 3538 14a0 00AF     		add	r7, sp, #0
 3539              		.cfi_def_cfa_register 7
 3540 14a2 F860     		str	r0, [r7, #12]
 3541 14a4 B960     		str	r1, [r7, #8]
 3542 14a6 7A60     		str	r2, [r7, #4]
 3543 14a8 7B80     		strh	r3, [r7, #2]	@ movhi
1731:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1732:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1733:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
1734:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1735:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 3544              		.loc 1 1735 0
 3545 14aa FB68     		ldr	r3, [r7, #12]
 3546 14ac 93F83930 		ldrb	r3, [r3, #57]
 3547 14b0 DBB2     		uxtb	r3, r3
 3548 14b2 022B     		cmp	r3, #2
 3549 14b4 01D1     		bne	.L230
1736:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1737:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 3550              		.loc 1 1737 0
 3551 14b6 0223     		movs	r3, #2
 3552 14b8 C7E0     		b	.L231
 3553              	.L230:
1738:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1739:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 3554              		.loc 1 1739 0
 3555 14ba FB68     		ldr	r3, [r7, #12]
 3556 14bc 93F83930 		ldrb	r3, [r3, #57]
 3557 14c0 DBB2     		uxtb	r3, r3
 3558 14c2 012B     		cmp	r3, #1
 3559 14c4 0BD1     		bne	.L232
1740:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1741:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if((pData == 0 ) && (Length > 0)) 
 3560              		.loc 1 1741 0
 3561 14c6 7B68     		ldr	r3, [r7, #4]
 3562 14c8 002B     		cmp	r3, #0
 3563 14ca 04D1     		bne	.L233
 3564              		.loc 1 1741 0 is_stmt 0 discriminator 1
 3565 14cc 7B88     		ldrh	r3, [r7, #2]
 3566 14ce 002B     		cmp	r3, #0
 3567 14d0 01D0     		beq	.L233
1742:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1743:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 3568              		.loc 1 1743 0 is_stmt 1
 3569 14d2 0123     		movs	r3, #1
 3570 14d4 B9E0     		b	.L231
 3571              	.L233:
1744:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1745:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
1746:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1747:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 3572              		.loc 1 1747 0
 3573 14d6 FB68     		ldr	r3, [r7, #12]
 3574 14d8 0222     		movs	r2, #2
 3575 14da 83F83920 		strb	r2, [r3, #57]
 3576              	.L232:
1748:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1749:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
1750:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
1751:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 3577              		.loc 1 1751 0
 3578 14de BB68     		ldr	r3, [r7, #8]
 3579 14e0 0C2B     		cmp	r3, #12
 3580 14e2 00F2A180 		bhi	.L241
 3581 14e6 01A2     		adr	r2, .L236
 3582 14e8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3583              		.p2align 2
 3584              	.L236:
 3585 14ec 21150000 		.word	.L235+1
 3586 14f0 29160000 		.word	.L241+1
 3587 14f4 29160000 		.word	.L241+1
 3588 14f8 29160000 		.word	.L241+1
 3589 14fc 63150000 		.word	.L237+1
 3590 1500 29160000 		.word	.L241+1
 3591 1504 29160000 		.word	.L241+1
 3592 1508 29160000 		.word	.L241+1
 3593 150c A5150000 		.word	.L238+1
 3594 1510 29160000 		.word	.L241+1
 3595 1514 29160000 		.word	.L241+1
 3596 1518 29160000 		.word	.L241+1
 3597 151c E7150000 		.word	.L239+1
 3598              	.L235:
1752:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1753:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1754:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1755:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1756:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
 3599              		.loc 1 1756 0
 3600 1520 FB68     		ldr	r3, [r7, #12]
 3601 1522 1A6A     		ldr	r2, [r3, #32]
 3602 1524 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 3603 1528 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 3604 152c D363     		str	r3, [r2, #60]
1757:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1758:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1759:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
 3605              		.loc 1 1759 0
 3606 152e FB68     		ldr	r3, [r7, #12]
 3607 1530 1A6A     		ldr	r2, [r3, #32]
 3608 1532 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 3609 1536 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 3610 153a 9364     		str	r3, [r2, #72]
1760:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1761:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1762:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData
 3611              		.loc 1 1762 0
 3612 153c FB68     		ldr	r3, [r7, #12]
 3613 153e 186A     		ldr	r0, [r3, #32]
 3614 1540 FB68     		ldr	r3, [r7, #12]
 3615 1542 1B68     		ldr	r3, [r3]
 3616 1544 3433     		adds	r3, r3, #52
 3617 1546 1946     		mov	r1, r3
 3618 1548 7A68     		ldr	r2, [r7, #4]
 3619 154a 7B88     		ldrh	r3, [r7, #2]
 3620 154c FFF7FEFF 		bl	HAL_DMA_Start_IT
1763:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1764:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */      
1765:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 3621              		.loc 1 1765 0
 3622 1550 FB68     		ldr	r3, [r7, #12]
 3623 1552 1B68     		ldr	r3, [r3]
 3624 1554 FA68     		ldr	r2, [r7, #12]
 3625 1556 1268     		ldr	r2, [r2]
 3626 1558 D268     		ldr	r2, [r2, #12]
 3627 155a 42F40072 		orr	r2, r2, #512
 3628 155e DA60     		str	r2, [r3, #12]
1766:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3629              		.loc 1 1767 0
 3630 1560 63E0     		b	.L240
 3631              	.L237:
1768:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1769:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1770:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1771:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1772:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
 3632              		.loc 1 1772 0
 3633 1562 FB68     		ldr	r3, [r7, #12]
 3634 1564 5A6A     		ldr	r2, [r3, #36]
 3635 1566 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 3636 156a C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 3637 156e D363     		str	r3, [r2, #60]
1773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1774:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
 3638              		.loc 1 1775 0
 3639 1570 FB68     		ldr	r3, [r7, #12]
 3640 1572 5A6A     		ldr	r2, [r3, #36]
 3641 1574 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 3642 1578 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 3643 157c 9364     		str	r3, [r2, #72]
1776:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1777:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1778:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData
 3644              		.loc 1 1778 0
 3645 157e FB68     		ldr	r3, [r7, #12]
 3646 1580 586A     		ldr	r0, [r3, #36]
 3647 1582 FB68     		ldr	r3, [r7, #12]
 3648 1584 1B68     		ldr	r3, [r3]
 3649 1586 3833     		adds	r3, r3, #56
 3650 1588 1946     		mov	r1, r3
 3651 158a 7A68     		ldr	r2, [r7, #4]
 3652 158c 7B88     		ldrh	r3, [r7, #2]
 3653 158e FFF7FEFF 		bl	HAL_DMA_Start_IT
1779:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1780:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2  DMA request */
1781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 3654              		.loc 1 1781 0
 3655 1592 FB68     		ldr	r3, [r7, #12]
 3656 1594 1B68     		ldr	r3, [r3]
 3657 1596 FA68     		ldr	r2, [r7, #12]
 3658 1598 1268     		ldr	r2, [r2]
 3659 159a D268     		ldr	r2, [r2, #12]
 3660 159c 42F48062 		orr	r2, r2, #1024
 3661 15a0 DA60     		str	r2, [r3, #12]
1782:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1783:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3662              		.loc 1 1783 0
 3663 15a2 42E0     		b	.L240
 3664              	.L238:
1784:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1785:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1787:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
 3665              		.loc 1 1788 0
 3666 15a4 FB68     		ldr	r3, [r7, #12]
 3667 15a6 9A6A     		ldr	r2, [r3, #40]
 3668 15a8 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 3669 15ac C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 3670 15b0 D363     		str	r3, [r2, #60]
1789:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1791:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = HAL_TIM_DMAError ;
 3671              		.loc 1 1791 0
 3672 15b2 FB68     		ldr	r3, [r7, #12]
 3673 15b4 9A6A     		ldr	r2, [r3, #40]
 3674 15b6 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 3675 15ba C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 3676 15be 9364     		str	r3, [r2, #72]
1792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1793:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData
 3677              		.loc 1 1794 0
 3678 15c0 FB68     		ldr	r3, [r7, #12]
 3679 15c2 986A     		ldr	r0, [r3, #40]
 3680 15c4 FB68     		ldr	r3, [r7, #12]
 3681 15c6 1B68     		ldr	r3, [r3]
 3682 15c8 3C33     		adds	r3, r3, #60
 3683 15ca 1946     		mov	r1, r3
 3684 15cc 7A68     		ldr	r2, [r7, #4]
 3685 15ce 7B88     		ldrh	r3, [r7, #2]
 3686 15d0 FFF7FEFF 		bl	HAL_DMA_Start_IT
1795:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1796:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3  DMA request */
1797:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 3687              		.loc 1 1797 0
 3688 15d4 FB68     		ldr	r3, [r7, #12]
 3689 15d6 1B68     		ldr	r3, [r3]
 3690 15d8 FA68     		ldr	r2, [r7, #12]
 3691 15da 1268     		ldr	r2, [r2]
 3692 15dc D268     		ldr	r2, [r2, #12]
 3693 15de 42F40062 		orr	r2, r2, #2048
 3694 15e2 DA60     		str	r2, [r3, #12]
1798:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1799:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3695              		.loc 1 1799 0
 3696 15e4 21E0     		b	.L240
 3697              	.L239:
1800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1801:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1802:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1803:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1804:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
 3698              		.loc 1 1804 0
 3699 15e6 FB68     		ldr	r3, [r7, #12]
 3700 15e8 DA6A     		ldr	r2, [r3, #44]
 3701 15ea 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 3702 15ee C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 3703 15f2 D363     		str	r3, [r2, #60]
1805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
1806:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
1807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = HAL_TIM_DMAError ;
 3704              		.loc 1 1807 0
 3705 15f4 FB68     		ldr	r3, [r7, #12]
 3706 15f6 DA6A     		ldr	r2, [r3, #44]
 3707 15f8 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 3708 15fc C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 3709 1600 9364     		str	r3, [r2, #72]
1808:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1809:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
1810:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData
 3710              		.loc 1 1810 0
 3711 1602 FB68     		ldr	r3, [r7, #12]
 3712 1604 D86A     		ldr	r0, [r3, #44]
 3713 1606 FB68     		ldr	r3, [r7, #12]
 3714 1608 1B68     		ldr	r3, [r3]
 3715 160a 4033     		adds	r3, r3, #64
 3716 160c 1946     		mov	r1, r3
 3717 160e 7A68     		ldr	r2, [r7, #4]
 3718 1610 7B88     		ldrh	r3, [r7, #2]
 3719 1612 FFF7FEFF 		bl	HAL_DMA_Start_IT
1811:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
1812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4  DMA request */
1813:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 3720              		.loc 1 1813 0
 3721 1616 FB68     		ldr	r3, [r7, #12]
 3722 1618 1B68     		ldr	r3, [r3]
 3723 161a FA68     		ldr	r2, [r7, #12]
 3724 161c 1268     		ldr	r2, [r2]
 3725 161e D268     		ldr	r2, [r2, #12]
 3726 1620 42F48052 		orr	r2, r2, #4096
 3727 1624 DA60     		str	r2, [r3, #12]
1814:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3728              		.loc 1 1815 0
 3729 1626 00E0     		b	.L240
 3730              	.L241:
1816:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1818:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3731              		.loc 1 1818 0
 3732 1628 00BF     		nop
 3733              	.L240:
1819:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1820:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Input Capture channel */
1822:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 3734              		.loc 1 1822 0
 3735 162a FB68     		ldr	r3, [r7, #12]
 3736 162c 1B68     		ldr	r3, [r3]
 3737 162e 1846     		mov	r0, r3
 3738 1630 B968     		ldr	r1, [r7, #8]
 3739 1632 0122     		movs	r2, #1
 3740 1634 FFF7FEFF 		bl	TIM_CCxChannelCmd
1823:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
1824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
1825:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim); 
 3741              		.loc 1 1825 0
 3742 1638 FB68     		ldr	r3, [r7, #12]
 3743 163a 1B68     		ldr	r3, [r3]
 3744 163c FA68     		ldr	r2, [r7, #12]
 3745 163e 1268     		ldr	r2, [r2]
 3746 1640 1268     		ldr	r2, [r2]
 3747 1642 42F00102 		orr	r2, r2, #1
 3748 1646 1A60     		str	r2, [r3]
1826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1827:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1828:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3749              		.loc 1 1828 0
 3750 1648 0023     		movs	r3, #0
 3751              	.L231:
1829:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3752              		.loc 1 1829 0
 3753 164a 1846     		mov	r0, r3
 3754 164c 1037     		adds	r7, r7, #16
 3755 164e BD46     		mov	sp, r7
 3756              		@ sp needed
 3757 1650 80BD     		pop	{r7, pc}
 3758              		.cfi_endproc
 3759              	.LFE93:
 3761 1652 00BF     		.align	2
 3762              		.global	HAL_TIM_IC_Stop_DMA
 3763              		.thumb
 3764              		.thumb_func
 3766              	HAL_TIM_IC_Stop_DMA:
 3767              	.LFB94:
1830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1831:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1832:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement on in DMA mode.
1833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Input Capture handle
1834:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
1835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
1836:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1837:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1838:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1840:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1842:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1843:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3768              		.loc 1 1843 0
 3769              		.cfi_startproc
 3770              		@ args = 0, pretend = 0, frame = 8
 3771              		@ frame_needed = 1, uses_anonymous_args = 0
 3772 1654 80B5     		push	{r7, lr}
 3773              		.cfi_def_cfa_offset 8
 3774              		.cfi_offset 7, -8
 3775              		.cfi_offset 14, -4
 3776 1656 82B0     		sub	sp, sp, #8
 3777              		.cfi_def_cfa_offset 16
 3778 1658 00AF     		add	r7, sp, #0
 3779              		.cfi_def_cfa_register 7
 3780 165a 7860     		str	r0, [r7, #4]
 3781 165c 3960     		str	r1, [r7]
1844:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1846:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
1847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1848:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 3782              		.loc 1 1848 0
 3783 165e 3B68     		ldr	r3, [r7]
 3784 1660 0C2B     		cmp	r3, #12
 3785 1662 41D8     		bhi	.L252
 3786 1664 01A2     		adr	r2, .L245
 3787 1666 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3788 166a 00BF     		.p2align 2
 3789              	.L245:
 3790 166c A1160000 		.word	.L244+1
 3791 1670 E9160000 		.word	.L252+1
 3792 1674 E9160000 		.word	.L252+1
 3793 1678 E9160000 		.word	.L252+1
 3794 167c B3160000 		.word	.L246+1
 3795 1680 E9160000 		.word	.L252+1
 3796 1684 E9160000 		.word	.L252+1
 3797 1688 E9160000 		.word	.L252+1
 3798 168c C5160000 		.word	.L247+1
 3799 1690 E9160000 		.word	.L252+1
 3800 1694 E9160000 		.word	.L252+1
 3801 1698 E9160000 		.word	.L252+1
 3802 169c D7160000 		.word	.L248+1
 3803              	.L244:
1849:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1850:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
1851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {       
1852:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
1853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 3804              		.loc 1 1853 0
 3805 16a0 7B68     		ldr	r3, [r7, #4]
 3806 16a2 1B68     		ldr	r3, [r3]
 3807 16a4 7A68     		ldr	r2, [r7, #4]
 3808 16a6 1268     		ldr	r2, [r2]
 3809 16a8 D268     		ldr	r2, [r2, #12]
 3810 16aa 22F40072 		bic	r2, r2, #512
 3811 16ae DA60     		str	r2, [r3, #12]
1854:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1855:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3812              		.loc 1 1855 0
 3813 16b0 1BE0     		b	.L249
 3814              	.L246:
1856:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
1858:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1860:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 3815              		.loc 1 1860 0
 3816 16b2 7B68     		ldr	r3, [r7, #4]
 3817 16b4 1B68     		ldr	r3, [r3]
 3818 16b6 7A68     		ldr	r2, [r7, #4]
 3819 16b8 1268     		ldr	r2, [r2]
 3820 16ba D268     		ldr	r2, [r2, #12]
 3821 16bc 22F48062 		bic	r2, r2, #1024
 3822 16c0 DA60     		str	r2, [r3, #12]
1861:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1862:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3823              		.loc 1 1862 0
 3824 16c2 12E0     		b	.L249
 3825              	.L247:
1863:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1864:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
1865:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1866:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3  DMA request */
1867:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 3826              		.loc 1 1867 0
 3827 16c4 7B68     		ldr	r3, [r7, #4]
 3828 16c6 1B68     		ldr	r3, [r3]
 3829 16c8 7A68     		ldr	r2, [r7, #4]
 3830 16ca 1268     		ldr	r2, [r2]
 3831 16cc D268     		ldr	r2, [r2, #12]
 3832 16ce 22F40062 		bic	r2, r2, #2048
 3833 16d2 DA60     		str	r2, [r3, #12]
1868:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1869:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3834              		.loc 1 1869 0
 3835 16d4 09E0     		b	.L249
 3836              	.L248:
1870:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1871:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
1872:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
1873:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4  DMA request */
1874:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 3837              		.loc 1 1874 0
 3838 16d6 7B68     		ldr	r3, [r7, #4]
 3839 16d8 1B68     		ldr	r3, [r3]
 3840 16da 7A68     		ldr	r2, [r7, #4]
 3841 16dc 1268     		ldr	r2, [r2]
 3842 16de D268     		ldr	r2, [r2, #12]
 3843 16e0 22F48052 		bic	r2, r2, #4096
 3844 16e4 DA60     		str	r2, [r3, #12]
1875:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
1876:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3845              		.loc 1 1876 0
 3846 16e6 00E0     		b	.L249
 3847              	.L252:
1877:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1878:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
1879:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 3848              		.loc 1 1879 0
 3849 16e8 00BF     		nop
 3850              	.L249:
1880:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1881:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1882:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Input Capture channel */
1883:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 3851              		.loc 1 1883 0
 3852 16ea 7B68     		ldr	r3, [r7, #4]
 3853 16ec 1B68     		ldr	r3, [r3]
 3854 16ee 1846     		mov	r0, r3
 3855 16f0 3968     		ldr	r1, [r7]
 3856 16f2 0022     		movs	r2, #0
 3857 16f4 FFF7FEFF 		bl	TIM_CCxChannelCmd
1884:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1885:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
1886:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim); 
 3858              		.loc 1 1886 0
 3859 16f8 7B68     		ldr	r3, [r7, #4]
 3860 16fa 1B68     		ldr	r3, [r3]
 3861 16fc 1A6A     		ldr	r2, [r3, #32]
 3862 16fe 41F21113 		movw	r3, #4369
 3863 1702 1340     		ands	r3, r3, r2
 3864 1704 002B     		cmp	r3, #0
 3865 1706 0FD1     		bne	.L250
 3866              		.loc 1 1886 0 is_stmt 0 discriminator 1
 3867 1708 7B68     		ldr	r3, [r7, #4]
 3868 170a 1B68     		ldr	r3, [r3]
 3869 170c 1A6A     		ldr	r2, [r3, #32]
 3870 170e 40F24443 		movw	r3, #1092
 3871 1712 1340     		ands	r3, r3, r2
 3872 1714 002B     		cmp	r3, #0
 3873 1716 07D1     		bne	.L250
 3874 1718 7B68     		ldr	r3, [r7, #4]
 3875 171a 1B68     		ldr	r3, [r3]
 3876 171c 7A68     		ldr	r2, [r7, #4]
 3877 171e 1268     		ldr	r2, [r2]
 3878 1720 1268     		ldr	r2, [r2]
 3879 1722 22F00102 		bic	r2, r2, #1
 3880 1726 1A60     		str	r2, [r3]
 3881              	.L250:
1887:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1888:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
1889:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 3882              		.loc 1 1889 0 is_stmt 1
 3883 1728 7B68     		ldr	r3, [r7, #4]
 3884 172a 0122     		movs	r2, #1
 3885 172c 83F83920 		strb	r2, [r3, #57]
1890:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1891:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
1892:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3886              		.loc 1 1892 0
 3887 1730 0023     		movs	r3, #0
1893:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }  
 3888              		.loc 1 1893 0
 3889 1732 1846     		mov	r0, r3
 3890 1734 0837     		adds	r7, r7, #8
 3891 1736 BD46     		mov	sp, r7
 3892              		@ sp needed
 3893 1738 80BD     		pop	{r7, pc}
 3894              		.cfi_endproc
 3895              	.LFE94:
 3897 173a 00BF     		.align	2
 3898              		.global	HAL_TIM_OnePulse_Init
 3899              		.thumb
 3900              		.thumb_func
 3902              	HAL_TIM_OnePulse_Init:
 3903              	.LFB95:
1894:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1895:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
1896:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1897:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1898:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group5 Time One Pulse functions 
1899:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time One Pulse functions 
1900:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
1901:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
1902:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
1903:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         ##### Time One Pulse functions #####
1904:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
1905:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]  
1906:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides functions allowing to:
1907:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Initialize and configure the TIM One Pulse. 
1908:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) De-initialize the TIM One Pulse.
1909:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time One Pulse.
1910:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time One Pulse.
1911:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time One Pulse and enable interrupt.
1912:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time One Pulse and disable interrupt.
1913:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time One Pulse and enable DMA transfer.
1914:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time One Pulse and disable DMA transfer.
1915:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
1916:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
1917:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
1918:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1919:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1920:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Time Base according to the specified
1921:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and create the associated handle.
1922:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM OnePulse handle
1923:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OnePulseMode: Select the One pulse mode.
1924:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameter can be one of the following values:
1925:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
1926:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses wil be generated.
1927:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1928:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1929:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
1930:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3904              		.loc 1 1930 0
 3905              		.cfi_startproc
 3906              		@ args = 0, pretend = 0, frame = 8
 3907              		@ frame_needed = 1, uses_anonymous_args = 0
 3908 173c 80B5     		push	{r7, lr}
 3909              		.cfi_def_cfa_offset 8
 3910              		.cfi_offset 7, -8
 3911              		.cfi_offset 14, -4
 3912 173e 82B0     		sub	sp, sp, #8
 3913              		.cfi_def_cfa_offset 16
 3914 1740 00AF     		add	r7, sp, #0
 3915              		.cfi_def_cfa_register 7
 3916 1742 7860     		str	r0, [r7, #4]
 3917 1744 3960     		str	r1, [r7]
1931:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
1932:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
 3918              		.loc 1 1932 0
 3919 1746 7B68     		ldr	r3, [r7, #4]
 3920 1748 002B     		cmp	r3, #0
 3921 174a 01D1     		bne	.L254
1933:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
1934:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 3922              		.loc 1 1934 0
 3923 174c 0123     		movs	r3, #1
 3924 174e 29E0     		b	.L255
 3925              	.L254:
1935:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1936:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1937:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1938:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1939:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1940:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1941:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OPM_MODE(OnePulseMode));
1942:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1943:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
 3926              		.loc 1 1943 0
 3927 1750 7B68     		ldr	r3, [r7, #4]
 3928 1752 93F83930 		ldrb	r3, [r3, #57]
 3929 1756 DBB2     		uxtb	r3, r3
 3930 1758 002B     		cmp	r3, #0
 3931 175a 02D1     		bne	.L256
1944:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {   
1945:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1946:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_OnePulse_MspInit(htim);
 3932              		.loc 1 1946 0
 3933 175c 7868     		ldr	r0, [r7, #4]
 3934 175e FFF7FEFF 		bl	HAL_TIM_OnePulse_MspInit
 3935              	.L256:
1947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
1948:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1949:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
1950:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;  
 3936              		.loc 1 1950 0
 3937 1762 7B68     		ldr	r3, [r7, #4]
 3938 1764 0222     		movs	r2, #2
 3939 1766 83F83920 		strb	r2, [r3, #57]
1951:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1952:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Configure the Time base in the One Pulse Mode */
1953:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
 3940              		.loc 1 1953 0
 3941 176a 7B68     		ldr	r3, [r7, #4]
 3942 176c 1A68     		ldr	r2, [r3]
 3943 176e 7B68     		ldr	r3, [r7, #4]
 3944 1770 0433     		adds	r3, r3, #4
 3945 1772 1046     		mov	r0, r2
 3946 1774 1946     		mov	r1, r3
 3947 1776 FFF7FEFF 		bl	TIM_Base_SetConfig
1954:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1955:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the OPM Bit */
1956:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->CR1 &= ~TIM_CR1_OPM;
 3948              		.loc 1 1956 0
 3949 177a 7B68     		ldr	r3, [r7, #4]
 3950 177c 1B68     		ldr	r3, [r3]
 3951 177e 7A68     		ldr	r2, [r7, #4]
 3952 1780 1268     		ldr	r2, [r2]
 3953 1782 1268     		ldr	r2, [r2]
 3954 1784 22F00802 		bic	r2, r2, #8
 3955 1788 1A60     		str	r2, [r3]
1957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1958:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Configure the OPM Mode */
1959:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->CR1 |= OnePulseMode;
 3956              		.loc 1 1959 0
 3957 178a 7B68     		ldr	r3, [r7, #4]
 3958 178c 1B68     		ldr	r3, [r3]
 3959 178e 7A68     		ldr	r2, [r7, #4]
 3960 1790 1268     		ldr	r2, [r2]
 3961 1792 1168     		ldr	r1, [r2]
 3962 1794 3A68     		ldr	r2, [r7]
 3963 1796 0A43     		orrs	r2, r2, r1
 3964 1798 1A60     		str	r2, [r3]
1960:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
1961:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
1962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 3965              		.loc 1 1962 0
 3966 179a 7B68     		ldr	r3, [r7, #4]
 3967 179c 0122     		movs	r2, #1
 3968 179e 83F83920 		strb	r2, [r3, #57]
1963:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1964:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 3969              		.loc 1 1964 0
 3970 17a2 0023     		movs	r3, #0
 3971              	.L255:
1965:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 3972              		.loc 1 1965 0
 3973 17a4 1846     		mov	r0, r3
 3974 17a6 0837     		adds	r7, r7, #8
 3975 17a8 BD46     		mov	sp, r7
 3976              		@ sp needed
 3977 17aa 80BD     		pop	{r7, pc}
 3978              		.cfi_endproc
 3979              	.LFE95:
 3981              		.align	2
 3982              		.global	HAL_TIM_OnePulse_DeInit
 3983              		.thumb
 3984              		.thumb_func
 3986              	HAL_TIM_OnePulse_DeInit:
 3987              	.LFB96:
1966:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1967:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1968:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM One Pulse  
1969:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM One Pulse handle
1970:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
1971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
1973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 3988              		.loc 1 1973 0
 3989              		.cfi_startproc
 3990              		@ args = 0, pretend = 0, frame = 8
 3991              		@ frame_needed = 1, uses_anonymous_args = 0
 3992 17ac 80B5     		push	{r7, lr}
 3993              		.cfi_def_cfa_offset 8
 3994              		.cfi_offset 7, -8
 3995              		.cfi_offset 14, -4
 3996 17ae 82B0     		sub	sp, sp, #8
 3997              		.cfi_def_cfa_offset 16
 3998 17b0 00AF     		add	r7, sp, #0
 3999              		.cfi_def_cfa_register 7
 4000 17b2 7860     		str	r0, [r7, #4]
1974:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
1975:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 4001              		.loc 1 1977 0
 4002 17b4 7B68     		ldr	r3, [r7, #4]
 4003 17b6 0222     		movs	r2, #2
 4004 17b8 83F83920 		strb	r2, [r3, #57]
1978:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1979:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 4005              		.loc 1 1980 0
 4006 17bc 7B68     		ldr	r3, [r7, #4]
 4007 17be 1B68     		ldr	r3, [r3]
 4008 17c0 1A6A     		ldr	r2, [r3, #32]
 4009 17c2 41F21113 		movw	r3, #4369
 4010 17c6 1340     		ands	r3, r3, r2
 4011 17c8 002B     		cmp	r3, #0
 4012 17ca 0FD1     		bne	.L258
 4013              		.loc 1 1980 0 is_stmt 0 discriminator 1
 4014 17cc 7B68     		ldr	r3, [r7, #4]
 4015 17ce 1B68     		ldr	r3, [r3]
 4016 17d0 1A6A     		ldr	r2, [r3, #32]
 4017 17d2 40F24443 		movw	r3, #1092
 4018 17d6 1340     		ands	r3, r3, r2
 4019 17d8 002B     		cmp	r3, #0
 4020 17da 07D1     		bne	.L258
 4021 17dc 7B68     		ldr	r3, [r7, #4]
 4022 17de 1B68     		ldr	r3, [r3]
 4023 17e0 7A68     		ldr	r2, [r7, #4]
 4024 17e2 1268     		ldr	r2, [r2]
 4025 17e4 1268     		ldr	r2, [r2]
 4026 17e6 22F00102 		bic	r2, r2, #1
 4027 17ea 1A60     		str	r2, [r3]
 4028              	.L258:
1981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
1982:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
1983:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_OnePulse_MspDeInit(htim);
 4029              		.loc 1 1983 0 is_stmt 1
 4030 17ec 7868     		ldr	r0, [r7, #4]
 4031 17ee FFF7FEFF 		bl	HAL_TIM_OnePulse_MspDeInit
1984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
1985:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
1986:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 4032              		.loc 1 1986 0
 4033 17f2 7B68     		ldr	r3, [r7, #4]
 4034 17f4 0022     		movs	r2, #0
 4035 17f6 83F83920 		strb	r2, [r3, #57]
1987:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1988:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
1989:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 4036              		.loc 1 1989 0
 4037 17fa 7B68     		ldr	r3, [r7, #4]
 4038 17fc 0022     		movs	r2, #0
 4039 17fe 83F83820 		strb	r2, [r3, #56]
1990:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1991:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4040              		.loc 1 1991 0
 4041 1802 0023     		movs	r3, #0
1992:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4042              		.loc 1 1992 0
 4043 1804 1846     		mov	r0, r3
 4044 1806 0837     		adds	r7, r7, #8
 4045 1808 BD46     		mov	sp, r7
 4046              		@ sp needed
 4047 180a 80BD     		pop	{r7, pc}
 4048              		.cfi_endproc
 4049              	.LFE96:
 4051              		.align	2
 4052              		.weak	HAL_TIM_OnePulse_MspInit
 4053              		.thumb
 4054              		.thumb_func
 4056              	HAL_TIM_OnePulse_MspInit:
 4057              	.LFB97:
1993:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
1994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
1995:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse MSP.
1996:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
1997:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
1998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
1999:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
2000:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4058              		.loc 1 2000 0
 4059              		.cfi_startproc
 4060              		@ args = 0, pretend = 0, frame = 8
 4061              		@ frame_needed = 1, uses_anonymous_args = 0
 4062              		@ link register save eliminated.
 4063 180c 80B4     		push	{r7}
 4064              		.cfi_def_cfa_offset 4
 4065              		.cfi_offset 7, -4
 4066 180e 83B0     		sub	sp, sp, #12
 4067              		.cfi_def_cfa_offset 16
 4068 1810 00AF     		add	r7, sp, #0
 4069              		.cfi_def_cfa_register 7
 4070 1812 7860     		str	r0, [r7, #4]
2001:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2002:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspInit could be implemented in the user file
2003:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
2004:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4071              		.loc 1 2004 0
 4072 1814 0C37     		adds	r7, r7, #12
 4073 1816 BD46     		mov	sp, r7
 4074              		@ sp needed
 4075 1818 5DF8047B 		ldr	r7, [sp], #4
 4076 181c 7047     		bx	lr
 4077              		.cfi_endproc
 4078              	.LFE97:
 4080 181e 00BF     		.align	2
 4081              		.weak	HAL_TIM_OnePulse_MspDeInit
 4082              		.thumb
 4083              		.thumb_func
 4085              	HAL_TIM_OnePulse_MspDeInit:
 4086              	.LFB98:
2005:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2006:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2007:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM One Pulse MSP.
2008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
2009:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
2010:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2011:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
2012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4087              		.loc 1 2012 0
 4088              		.cfi_startproc
 4089              		@ args = 0, pretend = 0, frame = 8
 4090              		@ frame_needed = 1, uses_anonymous_args = 0
 4091              		@ link register save eliminated.
 4092 1820 80B4     		push	{r7}
 4093              		.cfi_def_cfa_offset 4
 4094              		.cfi_offset 7, -4
 4095 1822 83B0     		sub	sp, sp, #12
 4096              		.cfi_def_cfa_offset 16
 4097 1824 00AF     		add	r7, sp, #0
 4098              		.cfi_def_cfa_register 7
 4099 1826 7860     		str	r0, [r7, #4]
2013:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2014:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
2015:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
2016:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4100              		.loc 1 2016 0
 4101 1828 0C37     		adds	r7, r7, #12
 4102 182a BD46     		mov	sp, r7
 4103              		@ sp needed
 4104 182c 5DF8047B 		ldr	r7, [sp], #4
 4105 1830 7047     		bx	lr
 4106              		.cfi_endproc
 4107              	.LFE98:
 4109 1832 00BF     		.align	2
 4110              		.global	HAL_TIM_OnePulse_Start
 4111              		.thumb
 4112              		.thumb_func
 4114              	HAL_TIM_OnePulse_Start:
 4115              	.LFB99:
2017:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2018:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation.
2020:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM One Pulse handle
2021:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OutputChannel : TIM Channels to be enabled
2022:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2023:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2024:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2025:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2026:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2027:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2028:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4116              		.loc 1 2028 0
 4117              		.cfi_startproc
 4118              		@ args = 0, pretend = 0, frame = 8
 4119              		@ frame_needed = 1, uses_anonymous_args = 0
 4120 1834 80B5     		push	{r7, lr}
 4121              		.cfi_def_cfa_offset 8
 4122              		.cfi_offset 7, -8
 4123              		.cfi_offset 14, -4
 4124 1836 82B0     		sub	sp, sp, #8
 4125              		.cfi_def_cfa_offset 16
 4126 1838 00AF     		add	r7, sp, #0
 4127              		.cfi_def_cfa_register 7
 4128 183a 7860     		str	r0, [r7, #4]
 4129 183c 3960     		str	r1, [r7]
2029:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels 
2030:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2031:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2032:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
2033:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together 
2034:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2035:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware 
2036:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2037:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2038:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 4130              		.loc 1 2038 0
 4131 183e 7B68     		ldr	r3, [r7, #4]
 4132 1840 1B68     		ldr	r3, [r3]
 4133 1842 1846     		mov	r0, r3
 4134 1844 0021     		movs	r1, #0
 4135 1846 0122     		movs	r2, #1
 4136 1848 FFF7FEFF 		bl	TIM_CCxChannelCmd
2039:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 4137              		.loc 1 2039 0
 4138 184c 7B68     		ldr	r3, [r7, #4]
 4139 184e 1B68     		ldr	r3, [r3]
 4140 1850 1846     		mov	r0, r3
 4141 1852 0421     		movs	r1, #4
 4142 1854 0122     		movs	r2, #1
 4143 1856 FFF7FEFF 		bl	TIM_CCxChannelCmd
2040:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2041:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 4144              		.loc 1 2041 0
 4145 185a 7B68     		ldr	r3, [r7, #4]
 4146 185c 1A68     		ldr	r2, [r3]
 4147 185e 0023     		movs	r3, #0
 4148 1860 C4F20103 		movt	r3, 16385
 4149 1864 9A42     		cmp	r2, r3
 4150 1866 07D0     		beq	.L263
 4151              		.loc 1 2041 0 is_stmt 0 discriminator 2
 4152 1868 7B68     		ldr	r3, [r7, #4]
 4153 186a 1A68     		ldr	r2, [r3]
 4154 186c 4FF48063 		mov	r3, #1024
 4155 1870 C4F20103 		movt	r3, 16385
 4156 1874 9A42     		cmp	r2, r3
 4157 1876 01D1     		bne	.L264
 4158              	.L263:
 4159              		.loc 1 2041 0 discriminator 1
 4160 1878 0123     		movs	r3, #1
 4161 187a 00E0     		b	.L265
 4162              	.L264:
 4163              		.loc 1 2041 0 discriminator 3
 4164 187c 0023     		movs	r3, #0
 4165              	.L265:
 4166              		.loc 1 2041 0 discriminator 4
 4167 187e 002B     		cmp	r3, #0
 4168 1880 07D0     		beq	.L266
2042:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2043:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
2044:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 4169              		.loc 1 2044 0 is_stmt 1
 4170 1882 7B68     		ldr	r3, [r7, #4]
 4171 1884 1B68     		ldr	r3, [r3]
 4172 1886 7A68     		ldr	r2, [r7, #4]
 4173 1888 1268     		ldr	r2, [r2]
 4174 188a 526C     		ldr	r2, [r2, #68]
 4175 188c 42F40042 		orr	r2, r2, #32768
 4176 1890 5A64     		str	r2, [r3, #68]
 4177              	.L266:
2045:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2046:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2047:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2048:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4178              		.loc 1 2048 0
 4179 1892 0023     		movs	r3, #0
2049:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4180              		.loc 1 2049 0
 4181 1894 1846     		mov	r0, r3
 4182 1896 0837     		adds	r7, r7, #8
 4183 1898 BD46     		mov	sp, r7
 4184              		@ sp needed
 4185 189a 80BD     		pop	{r7, pc}
 4186              		.cfi_endproc
 4187              	.LFE99:
 4189              		.align	2
 4190              		.global	HAL_TIM_OnePulse_Stop
 4191              		.thumb
 4192              		.thumb_func
 4194              	HAL_TIM_OnePulse_Stop:
 4195              	.LFB100:
2050:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2051:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2052:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation.
2053:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM One Pulse handle
2054:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OutputChannel : TIM Channels to be disable
2055:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2056:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2057:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2058:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2059:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2060:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2061:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4196              		.loc 1 2061 0
 4197              		.cfi_startproc
 4198              		@ args = 0, pretend = 0, frame = 8
 4199              		@ frame_needed = 1, uses_anonymous_args = 0
 4200 189c 80B5     		push	{r7, lr}
 4201              		.cfi_def_cfa_offset 8
 4202              		.cfi_offset 7, -8
 4203              		.cfi_offset 14, -4
 4204 189e 82B0     		sub	sp, sp, #8
 4205              		.cfi_def_cfa_offset 16
 4206 18a0 00AF     		add	r7, sp, #0
 4207              		.cfi_def_cfa_register 7
 4208 18a2 7860     		str	r0, [r7, #4]
 4209 18a4 3960     		str	r1, [r7]
2062:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels 
2063:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2064:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2065:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
2066:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2067:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2068:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 4210              		.loc 1 2068 0
 4211 18a6 7B68     		ldr	r3, [r7, #4]
 4212 18a8 1B68     		ldr	r3, [r3]
 4213 18aa 1846     		mov	r0, r3
 4214 18ac 0021     		movs	r1, #0
 4215 18ae 0022     		movs	r2, #0
 4216 18b0 FFF7FEFF 		bl	TIM_CCxChannelCmd
2069:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 4217              		.loc 1 2069 0
 4218 18b4 7B68     		ldr	r3, [r7, #4]
 4219 18b6 1B68     		ldr	r3, [r3]
 4220 18b8 1846     		mov	r0, r3
 4221 18ba 0421     		movs	r1, #4
 4222 18bc 0022     		movs	r2, #0
 4223 18be FFF7FEFF 		bl	TIM_CCxChannelCmd
2070:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2071:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 4224              		.loc 1 2071 0
 4225 18c2 7B68     		ldr	r3, [r7, #4]
 4226 18c4 1A68     		ldr	r2, [r3]
 4227 18c6 0023     		movs	r3, #0
 4228 18c8 C4F20103 		movt	r3, 16385
 4229 18cc 9A42     		cmp	r2, r3
 4230 18ce 07D0     		beq	.L269
 4231              		.loc 1 2071 0 is_stmt 0 discriminator 2
 4232 18d0 7B68     		ldr	r3, [r7, #4]
 4233 18d2 1A68     		ldr	r2, [r3]
 4234 18d4 4FF48063 		mov	r3, #1024
 4235 18d8 C4F20103 		movt	r3, 16385
 4236 18dc 9A42     		cmp	r2, r3
 4237 18de 01D1     		bne	.L270
 4238              	.L269:
 4239              		.loc 1 2071 0 discriminator 1
 4240 18e0 0123     		movs	r3, #1
 4241 18e2 00E0     		b	.L271
 4242              	.L270:
 4243              		.loc 1 2071 0 discriminator 3
 4244 18e4 0023     		movs	r3, #0
 4245              	.L271:
 4246              		.loc 1 2071 0 discriminator 4
 4247 18e6 002B     		cmp	r3, #0
 4248 18e8 17D0     		beq	.L272
2072:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2073:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
2074:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 4249              		.loc 1 2074 0 is_stmt 1
 4250 18ea 7B68     		ldr	r3, [r7, #4]
 4251 18ec 1B68     		ldr	r3, [r3]
 4252 18ee 1A6A     		ldr	r2, [r3, #32]
 4253 18f0 41F21113 		movw	r3, #4369
 4254 18f4 1340     		ands	r3, r3, r2
 4255 18f6 002B     		cmp	r3, #0
 4256 18f8 0FD1     		bne	.L272
 4257              		.loc 1 2074 0 is_stmt 0 discriminator 1
 4258 18fa 7B68     		ldr	r3, [r7, #4]
 4259 18fc 1B68     		ldr	r3, [r3]
 4260 18fe 1A6A     		ldr	r2, [r3, #32]
 4261 1900 40F24443 		movw	r3, #1092
 4262 1904 1340     		ands	r3, r3, r2
 4263 1906 002B     		cmp	r3, #0
 4264 1908 07D1     		bne	.L272
 4265 190a 7B68     		ldr	r3, [r7, #4]
 4266 190c 1B68     		ldr	r3, [r3]
 4267 190e 7A68     		ldr	r2, [r7, #4]
 4268 1910 1268     		ldr	r2, [r2]
 4269 1912 526C     		ldr	r2, [r2, #68]
 4270 1914 22F40042 		bic	r2, r2, #32768
 4271 1918 5A64     		str	r2, [r3, #68]
 4272              	.L272:
2075:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2076:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2077:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
2078:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim); 
 4273              		.loc 1 2078 0 is_stmt 1
 4274 191a 7B68     		ldr	r3, [r7, #4]
 4275 191c 1B68     		ldr	r3, [r3]
 4276 191e 1A6A     		ldr	r2, [r3, #32]
 4277 1920 41F21113 		movw	r3, #4369
 4278 1924 1340     		ands	r3, r3, r2
 4279 1926 002B     		cmp	r3, #0
 4280 1928 0FD1     		bne	.L273
 4281              		.loc 1 2078 0 is_stmt 0 discriminator 1
 4282 192a 7B68     		ldr	r3, [r7, #4]
 4283 192c 1B68     		ldr	r3, [r3]
 4284 192e 1A6A     		ldr	r2, [r3, #32]
 4285 1930 40F24443 		movw	r3, #1092
 4286 1934 1340     		ands	r3, r3, r2
 4287 1936 002B     		cmp	r3, #0
 4288 1938 07D1     		bne	.L273
 4289 193a 7B68     		ldr	r3, [r7, #4]
 4290 193c 1B68     		ldr	r3, [r3]
 4291 193e 7A68     		ldr	r2, [r7, #4]
 4292 1940 1268     		ldr	r2, [r2]
 4293 1942 1268     		ldr	r2, [r2]
 4294 1944 22F00102 		bic	r2, r2, #1
 4295 1948 1A60     		str	r2, [r3]
 4296              	.L273:
2079:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2080:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2081:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4297              		.loc 1 2081 0 is_stmt 1
 4298 194a 0023     		movs	r3, #0
2082:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4299              		.loc 1 2082 0
 4300 194c 1846     		mov	r0, r3
 4301 194e 0837     		adds	r7, r7, #8
 4302 1950 BD46     		mov	sp, r7
 4303              		@ sp needed
 4304 1952 80BD     		pop	{r7, pc}
 4305              		.cfi_endproc
 4306              	.LFE100:
 4308              		.align	2
 4309              		.global	HAL_TIM_OnePulse_Start_IT
 4310              		.thumb
 4311              		.thumb_func
 4313              	HAL_TIM_OnePulse_Start_IT:
 4314              	.LFB101:
2083:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2084:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2085:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation in interrupt mode.
2086:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM One Pulse handle
2087:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OutputChannel : TIM Channels to be enabled
2088:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2089:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2090:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2091:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2092:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2093:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2094:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4315              		.loc 1 2094 0
 4316              		.cfi_startproc
 4317              		@ args = 0, pretend = 0, frame = 8
 4318              		@ frame_needed = 1, uses_anonymous_args = 0
 4319 1954 80B5     		push	{r7, lr}
 4320              		.cfi_def_cfa_offset 8
 4321              		.cfi_offset 7, -8
 4322              		.cfi_offset 14, -4
 4323 1956 82B0     		sub	sp, sp, #8
 4324              		.cfi_def_cfa_offset 16
 4325 1958 00AF     		add	r7, sp, #0
 4326              		.cfi_def_cfa_register 7
 4327 195a 7860     		str	r0, [r7, #4]
 4328 195c 3960     		str	r1, [r7]
2095:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels 
2096:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2097:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2098:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
2099:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together 
2100:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2101:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware 
2102:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2103:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
2104:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 1 interrupt */
2105:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 4329              		.loc 1 2105 0
 4330 195e 7B68     		ldr	r3, [r7, #4]
 4331 1960 1B68     		ldr	r3, [r3]
 4332 1962 7A68     		ldr	r2, [r7, #4]
 4333 1964 1268     		ldr	r2, [r2]
 4334 1966 D268     		ldr	r2, [r2, #12]
 4335 1968 42F00202 		orr	r2, r2, #2
 4336 196c DA60     		str	r2, [r3, #12]
2106:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2107:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 2 interrupt */
2108:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 4337              		.loc 1 2108 0
 4338 196e 7B68     		ldr	r3, [r7, #4]
 4339 1970 1B68     		ldr	r3, [r3]
 4340 1972 7A68     		ldr	r2, [r7, #4]
 4341 1974 1268     		ldr	r2, [r2]
 4342 1976 D268     		ldr	r2, [r2, #12]
 4343 1978 42F00402 		orr	r2, r2, #4
 4344 197c DA60     		str	r2, [r3, #12]
2109:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2110:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 4345              		.loc 1 2110 0
 4346 197e 7B68     		ldr	r3, [r7, #4]
 4347 1980 1B68     		ldr	r3, [r3]
 4348 1982 1846     		mov	r0, r3
 4349 1984 0021     		movs	r1, #0
 4350 1986 0122     		movs	r2, #1
 4351 1988 FFF7FEFF 		bl	TIM_CCxChannelCmd
2111:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 4352              		.loc 1 2111 0
 4353 198c 7B68     		ldr	r3, [r7, #4]
 4354 198e 1B68     		ldr	r3, [r3]
 4355 1990 1846     		mov	r0, r3
 4356 1992 0421     		movs	r1, #4
 4357 1994 0122     		movs	r2, #1
 4358 1996 FFF7FEFF 		bl	TIM_CCxChannelCmd
2112:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2113:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 4359              		.loc 1 2113 0
 4360 199a 7B68     		ldr	r3, [r7, #4]
 4361 199c 1A68     		ldr	r2, [r3]
 4362 199e 0023     		movs	r3, #0
 4363 19a0 C4F20103 		movt	r3, 16385
 4364 19a4 9A42     		cmp	r2, r3
 4365 19a6 07D0     		beq	.L276
 4366              		.loc 1 2113 0 is_stmt 0 discriminator 2
 4367 19a8 7B68     		ldr	r3, [r7, #4]
 4368 19aa 1A68     		ldr	r2, [r3]
 4369 19ac 4FF48063 		mov	r3, #1024
 4370 19b0 C4F20103 		movt	r3, 16385
 4371 19b4 9A42     		cmp	r2, r3
 4372 19b6 01D1     		bne	.L277
 4373              	.L276:
 4374              		.loc 1 2113 0 discriminator 1
 4375 19b8 0123     		movs	r3, #1
 4376 19ba 00E0     		b	.L278
 4377              	.L277:
 4378              		.loc 1 2113 0 discriminator 3
 4379 19bc 0023     		movs	r3, #0
 4380              	.L278:
 4381              		.loc 1 2113 0 discriminator 4
 4382 19be 002B     		cmp	r3, #0
 4383 19c0 07D0     		beq	.L279
2114:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2115:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Enable the main output */
2116:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 4384              		.loc 1 2116 0 is_stmt 1
 4385 19c2 7B68     		ldr	r3, [r7, #4]
 4386 19c4 1B68     		ldr	r3, [r3]
 4387 19c6 7A68     		ldr	r2, [r7, #4]
 4388 19c8 1268     		ldr	r2, [r2]
 4389 19ca 526C     		ldr	r2, [r2, #68]
 4390 19cc 42F40042 		orr	r2, r2, #32768
 4391 19d0 5A64     		str	r2, [r3, #68]
 4392              	.L279:
2117:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2118:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2119:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2120:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4393              		.loc 1 2120 0
 4394 19d2 0023     		movs	r3, #0
2121:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4395              		.loc 1 2121 0
 4396 19d4 1846     		mov	r0, r3
 4397 19d6 0837     		adds	r7, r7, #8
 4398 19d8 BD46     		mov	sp, r7
 4399              		@ sp needed
 4400 19da 80BD     		pop	{r7, pc}
 4401              		.cfi_endproc
 4402              	.LFE101:
 4404              		.align	2
 4405              		.global	HAL_TIM_OnePulse_Stop_IT
 4406              		.thumb
 4407              		.thumb_func
 4409              	HAL_TIM_OnePulse_Stop_IT:
 4410              	.LFB102:
2122:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2123:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2124:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation in interrupt mode.
2125:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM One Pulse handle
2126:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OutputChannel : TIM Channels to be enabled
2127:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2128:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2129:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2130:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2131:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2132:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2133:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4411              		.loc 1 2133 0
 4412              		.cfi_startproc
 4413              		@ args = 0, pretend = 0, frame = 8
 4414              		@ frame_needed = 1, uses_anonymous_args = 0
 4415 19dc 80B5     		push	{r7, lr}
 4416              		.cfi_def_cfa_offset 8
 4417              		.cfi_offset 7, -8
 4418              		.cfi_offset 14, -4
 4419 19de 82B0     		sub	sp, sp, #8
 4420              		.cfi_def_cfa_offset 16
 4421 19e0 00AF     		add	r7, sp, #0
 4422              		.cfi_def_cfa_register 7
 4423 19e2 7860     		str	r0, [r7, #4]
 4424 19e4 3960     		str	r1, [r7]
2134:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 1 interrupt */
2135:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);  
 4425              		.loc 1 2135 0
 4426 19e6 7B68     		ldr	r3, [r7, #4]
 4427 19e8 1B68     		ldr	r3, [r3]
 4428 19ea 7A68     		ldr	r2, [r7, #4]
 4429 19ec 1268     		ldr	r2, [r2]
 4430 19ee D268     		ldr	r2, [r2, #12]
 4431 19f0 22F00202 		bic	r2, r2, #2
 4432 19f4 DA60     		str	r2, [r3, #12]
2136:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2137:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 2 interrupt */
2138:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 4433              		.loc 1 2138 0
 4434 19f6 7B68     		ldr	r3, [r7, #4]
 4435 19f8 1B68     		ldr	r3, [r3]
 4436 19fa 7A68     		ldr	r2, [r7, #4]
 4437 19fc 1268     		ldr	r2, [r2]
 4438 19fe D268     		ldr	r2, [r2, #12]
 4439 1a00 22F00402 		bic	r2, r2, #4
 4440 1a04 DA60     		str	r2, [r3, #12]
2139:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2140:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels 
2141:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2142:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2143:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
2144:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */  
2145:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 4441              		.loc 1 2145 0
 4442 1a06 7B68     		ldr	r3, [r7, #4]
 4443 1a08 1B68     		ldr	r3, [r3]
 4444 1a0a 1846     		mov	r0, r3
 4445 1a0c 0021     		movs	r1, #0
 4446 1a0e 0022     		movs	r2, #0
 4447 1a10 FFF7FEFF 		bl	TIM_CCxChannelCmd
2146:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 4448              		.loc 1 2146 0
 4449 1a14 7B68     		ldr	r3, [r7, #4]
 4450 1a16 1B68     		ldr	r3, [r3]
 4451 1a18 1846     		mov	r0, r3
 4452 1a1a 0421     		movs	r1, #4
 4453 1a1c 0022     		movs	r2, #0
 4454 1a1e FFF7FEFF 		bl	TIM_CCxChannelCmd
2147:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2148:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 4455              		.loc 1 2148 0
 4456 1a22 7B68     		ldr	r3, [r7, #4]
 4457 1a24 1A68     		ldr	r2, [r3]
 4458 1a26 0023     		movs	r3, #0
 4459 1a28 C4F20103 		movt	r3, 16385
 4460 1a2c 9A42     		cmp	r2, r3
 4461 1a2e 07D0     		beq	.L282
 4462              		.loc 1 2148 0 is_stmt 0 discriminator 2
 4463 1a30 7B68     		ldr	r3, [r7, #4]
 4464 1a32 1A68     		ldr	r2, [r3]
 4465 1a34 4FF48063 		mov	r3, #1024
 4466 1a38 C4F20103 		movt	r3, 16385
 4467 1a3c 9A42     		cmp	r2, r3
 4468 1a3e 01D1     		bne	.L283
 4469              	.L282:
 4470              		.loc 1 2148 0 discriminator 1
 4471 1a40 0123     		movs	r3, #1
 4472 1a42 00E0     		b	.L284
 4473              	.L283:
 4474              		.loc 1 2148 0 discriminator 3
 4475 1a44 0023     		movs	r3, #0
 4476              	.L284:
 4477              		.loc 1 2148 0 discriminator 4
 4478 1a46 002B     		cmp	r3, #0
 4479 1a48 17D0     		beq	.L285
2149:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2150:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the Main Ouput */
2151:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 4480              		.loc 1 2151 0 is_stmt 1
 4481 1a4a 7B68     		ldr	r3, [r7, #4]
 4482 1a4c 1B68     		ldr	r3, [r3]
 4483 1a4e 1A6A     		ldr	r2, [r3, #32]
 4484 1a50 41F21113 		movw	r3, #4369
 4485 1a54 1340     		ands	r3, r3, r2
 4486 1a56 002B     		cmp	r3, #0
 4487 1a58 0FD1     		bne	.L285
 4488              		.loc 1 2151 0 is_stmt 0 discriminator 1
 4489 1a5a 7B68     		ldr	r3, [r7, #4]
 4490 1a5c 1B68     		ldr	r3, [r3]
 4491 1a5e 1A6A     		ldr	r2, [r3, #32]
 4492 1a60 40F24443 		movw	r3, #1092
 4493 1a64 1340     		ands	r3, r3, r2
 4494 1a66 002B     		cmp	r3, #0
 4495 1a68 07D1     		bne	.L285
 4496 1a6a 7B68     		ldr	r3, [r7, #4]
 4497 1a6c 1B68     		ldr	r3, [r3]
 4498 1a6e 7A68     		ldr	r2, [r7, #4]
 4499 1a70 1268     		ldr	r2, [r2]
 4500 1a72 526C     		ldr	r2, [r2, #68]
 4501 1a74 22F40042 		bic	r2, r2, #32768
 4502 1a78 5A64     		str	r2, [r3, #68]
 4503              	.L285:
2152:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2153:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2154:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
2155:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    __HAL_TIM_DISABLE(htim);  
 4504              		.loc 1 2155 0 is_stmt 1
 4505 1a7a 7B68     		ldr	r3, [r7, #4]
 4506 1a7c 1B68     		ldr	r3, [r3]
 4507 1a7e 1A6A     		ldr	r2, [r3, #32]
 4508 1a80 41F21113 		movw	r3, #4369
 4509 1a84 1340     		ands	r3, r3, r2
 4510 1a86 002B     		cmp	r3, #0
 4511 1a88 0FD1     		bne	.L286
 4512              		.loc 1 2155 0 is_stmt 0 discriminator 1
 4513 1a8a 7B68     		ldr	r3, [r7, #4]
 4514 1a8c 1B68     		ldr	r3, [r3]
 4515 1a8e 1A6A     		ldr	r2, [r3, #32]
 4516 1a90 40F24443 		movw	r3, #1092
 4517 1a94 1340     		ands	r3, r3, r2
 4518 1a96 002B     		cmp	r3, #0
 4519 1a98 07D1     		bne	.L286
 4520 1a9a 7B68     		ldr	r3, [r7, #4]
 4521 1a9c 1B68     		ldr	r3, [r3]
 4522 1a9e 7A68     		ldr	r2, [r7, #4]
 4523 1aa0 1268     		ldr	r2, [r2]
 4524 1aa2 1268     		ldr	r2, [r2]
 4525 1aa4 22F00102 		bic	r2, r2, #1
 4526 1aa8 1A60     		str	r2, [r3]
 4527              	.L286:
2156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2157:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4528              		.loc 1 2158 0 is_stmt 1
 4529 1aaa 0023     		movs	r3, #0
2159:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4530              		.loc 1 2159 0
 4531 1aac 1846     		mov	r0, r3
 4532 1aae 0837     		adds	r7, r7, #8
 4533 1ab0 BD46     		mov	sp, r7
 4534              		@ sp needed
 4535 1ab2 80BD     		pop	{r7, pc}
 4536              		.cfi_endproc
 4537              	.LFE102:
 4539              		.align	2
 4540              		.global	HAL_TIM_Encoder_Init
 4541              		.thumb
 4542              		.thumb_func
 4544              	HAL_TIM_Encoder_Init:
 4545              	.LFB103:
2160:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2161:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2162:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
2163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2164:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group6 Time Encoder functions 
2166:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    Time Encoder functions 
2167:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
2168:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim    
2169:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
2170:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                           ##### Time Encoder functions #####
2171:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
2172:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]
2173:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides functions allowing to:
2174:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Initialize and configure the TIM Encoder. 
2175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) De-initialize the TIM Encoder.
2176:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Encoder.
2177:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Encoder.
2178:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Encoder and enable interrupt.
2179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Encoder and disable interrupt.
2180:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Start the Time Encoder and enable DMA transfer.
2181:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (+) Stop the Time Encoder and disable DMA transfer.
2182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
2183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
2184:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
2185:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface and create the associated handle.
2188:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Encoder Interface handle
2189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sConfig: TIM Encoder Interface configuration structure
2190:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2191:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2192:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
2193:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4546              		.loc 1 2193 0
 4547              		.cfi_startproc
 4548              		@ args = 0, pretend = 0, frame = 24
 4549              		@ frame_needed = 1, uses_anonymous_args = 0
 4550 1ab4 80B5     		push	{r7, lr}
 4551              		.cfi_def_cfa_offset 8
 4552              		.cfi_offset 7, -8
 4553              		.cfi_offset 14, -4
 4554 1ab6 86B0     		sub	sp, sp, #24
 4555              		.cfi_def_cfa_offset 32
 4556 1ab8 00AF     		add	r7, sp, #0
 4557              		.cfi_def_cfa_register 7
 4558 1aba 7860     		str	r0, [r7, #4]
 4559 1abc 3960     		str	r1, [r7]
2194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpsmcr = 0;
 4560              		.loc 1 2194 0
 4561 1abe 0023     		movs	r3, #0
 4562 1ac0 7B61     		str	r3, [r7, #20]
2195:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 4563              		.loc 1 2195 0
 4564 1ac2 0023     		movs	r3, #0
 4565 1ac4 3B61     		str	r3, [r7, #16]
2196:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 4566              		.loc 1 2196 0
 4567 1ac6 0023     		movs	r3, #0
 4568 1ac8 FB60     		str	r3, [r7, #12]
2197:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the TIM handle allocation */
2199:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim == NULL)
 4569              		.loc 1 2199 0
 4570 1aca 7B68     		ldr	r3, [r7, #4]
 4571 1acc 002B     		cmp	r3, #0
 4572 1ace 01D1     		bne	.L289
2200:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 4573              		.loc 1 2201 0
 4574 1ad0 0123     		movs	r3, #1
 4575 1ad2 7DE0     		b	.L290
 4576              	.L289:
2202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2203:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
2204:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
2207:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
2208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
2209:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
2210:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
2211:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
2212:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
2213:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
2214:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
2215:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2216:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(htim->State == HAL_TIM_STATE_RESET)
 4577              		.loc 1 2216 0
 4578 1ad4 7B68     		ldr	r3, [r7, #4]
 4579 1ad6 93F83930 		ldrb	r3, [r3, #57]
 4580 1ada DBB2     		uxtb	r3, r3
 4581 1adc 002B     		cmp	r3, #0
 4582 1ade 02D1     		bne	.L291
2217:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   { 
2218:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2219:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     HAL_TIM_Encoder_MspInit(htim);
 4583              		.loc 1 2219 0
 4584 1ae0 7868     		ldr	r0, [r7, #4]
 4585 1ae2 FFF7FEFF 		bl	HAL_TIM_Encoder_MspInit
 4586              	.L291:
2220:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2221:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2222:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TIM state */
2223:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_BUSY;   
 4587              		.loc 1 2223 0
 4588 1ae6 7B68     		ldr	r3, [r7, #4]
 4589 1ae8 0222     		movs	r2, #2
 4590 1aea 83F83920 		strb	r2, [r3, #57]
2224:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2225:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the SMS bits */
2226:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 4591              		.loc 1 2226 0
 4592 1aee 7B68     		ldr	r3, [r7, #4]
 4593 1af0 1B68     		ldr	r3, [r3]
 4594 1af2 7A68     		ldr	r2, [r7, #4]
 4595 1af4 1268     		ldr	r2, [r2]
 4596 1af6 9268     		ldr	r2, [r2, #8]
 4597 1af8 22F00702 		bic	r2, r2, #7
 4598 1afc 9A60     		str	r2, [r3, #8]
2227:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2228:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Configure the Time base in the Encoder Mode */
2229:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 4599              		.loc 1 2229 0
 4600 1afe 7B68     		ldr	r3, [r7, #4]
 4601 1b00 1A68     		ldr	r2, [r3]
 4602 1b02 7B68     		ldr	r3, [r7, #4]
 4603 1b04 0433     		adds	r3, r3, #4
 4604 1b06 1046     		mov	r0, r2
 4605 1b08 1946     		mov	r1, r3
 4606 1b0a FFF7FEFF 		bl	TIM_Base_SetConfig
2230:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2231:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
2232:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
 4607              		.loc 1 2232 0
 4608 1b0e 7B68     		ldr	r3, [r7, #4]
 4609 1b10 1B68     		ldr	r3, [r3]
 4610 1b12 9B68     		ldr	r3, [r3, #8]
 4611 1b14 7B61     		str	r3, [r7, #20]
2233:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2234:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
2235:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 = htim->Instance->CCMR1;
 4612              		.loc 1 2235 0
 4613 1b16 7B68     		ldr	r3, [r7, #4]
 4614 1b18 1B68     		ldr	r3, [r3]
 4615 1b1a 9B69     		ldr	r3, [r3, #24]
 4616 1b1c 3B61     		str	r3, [r7, #16]
2236:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2237:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCER register value */
2238:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = htim->Instance->CCER;
 4617              		.loc 1 2238 0
 4618 1b1e 7B68     		ldr	r3, [r7, #4]
 4619 1b20 1B68     		ldr	r3, [r3]
 4620 1b22 1B6A     		ldr	r3, [r3, #32]
 4621 1b24 FB60     		str	r3, [r7, #12]
2239:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2240:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the encoder Mode */
2241:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr |= sConfig->EncoderMode;
 4622              		.loc 1 2241 0
 4623 1b26 3B68     		ldr	r3, [r7]
 4624 1b28 1B68     		ldr	r3, [r3]
 4625 1b2a 7A69     		ldr	r2, [r7, #20]
 4626 1b2c 1343     		orrs	r3, r3, r2
 4627 1b2e 7B61     		str	r3, [r7, #20]
2242:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2243:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
2244:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 4628              		.loc 1 2244 0
 4629 1b30 3B69     		ldr	r3, [r7, #16]
 4630 1b32 23F44073 		bic	r3, r3, #768
 4631 1b36 23F00303 		bic	r3, r3, #3
 4632 1b3a 3B61     		str	r3, [r7, #16]
2245:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 4633              		.loc 1 2245 0
 4634 1b3c 3B68     		ldr	r3, [r7]
 4635 1b3e 9A68     		ldr	r2, [r3, #8]
 4636 1b40 3B68     		ldr	r3, [r7]
 4637 1b42 9B69     		ldr	r3, [r3, #24]
 4638 1b44 1B02     		lsls	r3, r3, #8
 4639 1b46 1343     		orrs	r3, r3, r2
 4640 1b48 3A69     		ldr	r2, [r7, #16]
 4641 1b4a 1343     		orrs	r3, r3, r2
 4642 1b4c 3B61     		str	r3, [r7, #16]
2246:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2247:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
2248:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 4643              		.loc 1 2248 0
 4644 1b4e 3B69     		ldr	r3, [r7, #16]
 4645 1b50 23F44063 		bic	r3, r3, #3072
 4646 1b54 23F00C03 		bic	r3, r3, #12
 4647 1b58 3B61     		str	r3, [r7, #16]
2249:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 4648              		.loc 1 2249 0
 4649 1b5a 3B69     		ldr	r3, [r7, #16]
 4650 1b5c 23F47043 		bic	r3, r3, #61440
 4651 1b60 23F0F003 		bic	r3, r3, #240
 4652 1b64 3B61     		str	r3, [r7, #16]
2250:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
 4653              		.loc 1 2250 0
 4654 1b66 3B68     		ldr	r3, [r7]
 4655 1b68 DA68     		ldr	r2, [r3, #12]
 4656 1b6a 3B68     		ldr	r3, [r7]
 4657 1b6c DB69     		ldr	r3, [r3, #28]
 4658 1b6e 1B02     		lsls	r3, r3, #8
 4659 1b70 1343     		orrs	r3, r3, r2
 4660 1b72 3A69     		ldr	r2, [r7, #16]
 4661 1b74 1343     		orrs	r3, r3, r2
 4662 1b76 3B61     		str	r3, [r7, #16]
2251:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 4663              		.loc 1 2251 0
 4664 1b78 3B68     		ldr	r3, [r7]
 4665 1b7a 1B69     		ldr	r3, [r3, #16]
 4666 1b7c 1A01     		lsls	r2, r3, #4
 4667 1b7e 3B68     		ldr	r3, [r7]
 4668 1b80 1B6A     		ldr	r3, [r3, #32]
 4669 1b82 1B03     		lsls	r3, r3, #12
 4670 1b84 1343     		orrs	r3, r3, r2
 4671 1b86 3A69     		ldr	r2, [r7, #16]
 4672 1b88 1343     		orrs	r3, r3, r2
 4673 1b8a 3B61     		str	r3, [r7, #16]
2252:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2253:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the TI1 and the TI2 Polarities */
2254:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 4674              		.loc 1 2254 0
 4675 1b8c FB68     		ldr	r3, [r7, #12]
 4676 1b8e 23F02203 		bic	r3, r3, #34
 4677 1b92 FB60     		str	r3, [r7, #12]
2255:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 4678              		.loc 1 2255 0
 4679 1b94 FB68     		ldr	r3, [r7, #12]
 4680 1b96 23F08803 		bic	r3, r3, #136
 4681 1b9a FB60     		str	r3, [r7, #12]
2256:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 4682              		.loc 1 2256 0
 4683 1b9c 3B68     		ldr	r3, [r7]
 4684 1b9e 5A68     		ldr	r2, [r3, #4]
 4685 1ba0 3B68     		ldr	r3, [r7]
 4686 1ba2 5B69     		ldr	r3, [r3, #20]
 4687 1ba4 1B01     		lsls	r3, r3, #4
 4688 1ba6 1343     		orrs	r3, r3, r2
 4689 1ba8 FA68     		ldr	r2, [r7, #12]
 4690 1baa 1343     		orrs	r3, r3, r2
 4691 1bac FB60     		str	r3, [r7, #12]
2257:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2258:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx SMCR */
2259:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 4692              		.loc 1 2259 0
 4693 1bae 7B68     		ldr	r3, [r7, #4]
 4694 1bb0 1B68     		ldr	r3, [r3]
 4695 1bb2 7A69     		ldr	r2, [r7, #20]
 4696 1bb4 9A60     		str	r2, [r3, #8]
2260:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2261:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
2262:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->CCMR1 = tmpccmr1;
 4697              		.loc 1 2262 0
 4698 1bb6 7B68     		ldr	r3, [r7, #4]
 4699 1bb8 1B68     		ldr	r3, [r3]
 4700 1bba 3A69     		ldr	r2, [r7, #16]
 4701 1bbc 9A61     		str	r2, [r3, #24]
2263:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2264:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCER */
2265:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->CCER = tmpccer;
 4702              		.loc 1 2265 0
 4703 1bbe 7B68     		ldr	r3, [r7, #4]
 4704 1bc0 1B68     		ldr	r3, [r3]
 4705 1bc2 FA68     		ldr	r2, [r7, #12]
 4706 1bc4 1A62     		str	r2, [r3, #32]
2266:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2267:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Initialize the TIM state*/
2268:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 4707              		.loc 1 2268 0
 4708 1bc6 7B68     		ldr	r3, [r7, #4]
 4709 1bc8 0122     		movs	r2, #1
 4710 1bca 83F83920 		strb	r2, [r3, #57]
2269:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2270:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4711              		.loc 1 2270 0
 4712 1bce 0023     		movs	r3, #0
 4713              	.L290:
2271:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4714              		.loc 1 2271 0
 4715 1bd0 1846     		mov	r0, r3
 4716 1bd2 1837     		adds	r7, r7, #24
 4717 1bd4 BD46     		mov	sp, r7
 4718              		@ sp needed
 4719 1bd6 80BD     		pop	{r7, pc}
 4720              		.cfi_endproc
 4721              	.LFE103:
 4723              		.align	2
 4724              		.global	HAL_TIM_Encoder_DeInit
 4725              		.thumb
 4726              		.thumb_func
 4728              	HAL_TIM_Encoder_DeInit:
 4729              	.LFB104:
2272:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2273:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2274:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes the TIM Encoder interface  
2275:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Encoder handle
2276:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2277:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2278:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
2279:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4730              		.loc 1 2279 0
 4731              		.cfi_startproc
 4732              		@ args = 0, pretend = 0, frame = 8
 4733              		@ frame_needed = 1, uses_anonymous_args = 0
 4734 1bd8 80B5     		push	{r7, lr}
 4735              		.cfi_def_cfa_offset 8
 4736              		.cfi_offset 7, -8
 4737              		.cfi_offset 14, -4
 4738 1bda 82B0     		sub	sp, sp, #8
 4739              		.cfi_def_cfa_offset 16
 4740 1bdc 00AF     		add	r7, sp, #0
 4741              		.cfi_def_cfa_register 7
 4742 1bde 7860     		str	r0, [r7, #4]
2280:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2281:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2282:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2283:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 4743              		.loc 1 2283 0
 4744 1be0 7B68     		ldr	r3, [r7, #4]
 4745 1be2 0222     		movs	r2, #2
 4746 1be4 83F83920 		strb	r2, [r3, #57]
2284:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2285:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
2286:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 4747              		.loc 1 2286 0
 4748 1be8 7B68     		ldr	r3, [r7, #4]
 4749 1bea 1B68     		ldr	r3, [r3]
 4750 1bec 1A6A     		ldr	r2, [r3, #32]
 4751 1bee 41F21113 		movw	r3, #4369
 4752 1bf2 1340     		ands	r3, r3, r2
 4753 1bf4 002B     		cmp	r3, #0
 4754 1bf6 0FD1     		bne	.L293
 4755              		.loc 1 2286 0 is_stmt 0 discriminator 1
 4756 1bf8 7B68     		ldr	r3, [r7, #4]
 4757 1bfa 1B68     		ldr	r3, [r3]
 4758 1bfc 1A6A     		ldr	r2, [r3, #32]
 4759 1bfe 40F24443 		movw	r3, #1092
 4760 1c02 1340     		ands	r3, r3, r2
 4761 1c04 002B     		cmp	r3, #0
 4762 1c06 07D1     		bne	.L293
 4763 1c08 7B68     		ldr	r3, [r7, #4]
 4764 1c0a 1B68     		ldr	r3, [r3]
 4765 1c0c 7A68     		ldr	r2, [r7, #4]
 4766 1c0e 1268     		ldr	r2, [r2]
 4767 1c10 1268     		ldr	r2, [r2]
 4768 1c12 22F00102 		bic	r2, r2, #1
 4769 1c16 1A60     		str	r2, [r3]
 4770              	.L293:
2287:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2289:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_Encoder_MspDeInit(htim);
 4771              		.loc 1 2289 0 is_stmt 1
 4772 1c18 7868     		ldr	r0, [r7, #4]
 4773 1c1a FFF7FEFF 		bl	HAL_TIM_Encoder_MspDeInit
2290:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2291:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change TIM state */  
2292:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 4774              		.loc 1 2292 0
 4775 1c1e 7B68     		ldr	r3, [r7, #4]
 4776 1c20 0022     		movs	r2, #0
 4777 1c22 83F83920 		strb	r2, [r3, #57]
2293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
2294:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Release Lock */
2295:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 4778              		.loc 1 2295 0
 4779 1c26 7B68     		ldr	r3, [r7, #4]
 4780 1c28 0022     		movs	r2, #0
 4781 1c2a 83F83820 		strb	r2, [r3, #56]
2296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2297:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4782              		.loc 1 2297 0
 4783 1c2e 0023     		movs	r3, #0
2298:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4784              		.loc 1 2298 0
 4785 1c30 1846     		mov	r0, r3
 4786 1c32 0837     		adds	r7, r7, #8
 4787 1c34 BD46     		mov	sp, r7
 4788              		@ sp needed
 4789 1c36 80BD     		pop	{r7, pc}
 4790              		.cfi_endproc
 4791              	.LFE104:
 4793              		.align	2
 4794              		.weak	HAL_TIM_Encoder_MspInit
 4795              		.thumb
 4796              		.thumb_func
 4798              	HAL_TIM_Encoder_MspInit:
 4799              	.LFB105:
2299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2300:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface MSP.
2302:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
2303:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
2304:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
2306:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4800              		.loc 1 2306 0
 4801              		.cfi_startproc
 4802              		@ args = 0, pretend = 0, frame = 8
 4803              		@ frame_needed = 1, uses_anonymous_args = 0
 4804              		@ link register save eliminated.
 4805 1c38 80B4     		push	{r7}
 4806              		.cfi_def_cfa_offset 4
 4807              		.cfi_offset 7, -4
 4808 1c3a 83B0     		sub	sp, sp, #12
 4809              		.cfi_def_cfa_offset 16
 4810 1c3c 00AF     		add	r7, sp, #0
 4811              		.cfi_def_cfa_register 7
 4812 1c3e 7860     		str	r0, [r7, #4]
2307:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_Encoder_MspInit could be implemented in the user file
2309:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
2310:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4813              		.loc 1 2310 0
 4814 1c40 0C37     		adds	r7, r7, #12
 4815 1c42 BD46     		mov	sp, r7
 4816              		@ sp needed
 4817 1c44 5DF8047B 		ldr	r7, [sp], #4
 4818 1c48 7047     		bx	lr
 4819              		.cfi_endproc
 4820              	.LFE105:
 4822 1c4a 00BF     		.align	2
 4823              		.weak	HAL_TIM_Encoder_MspDeInit
 4824              		.thumb
 4825              		.thumb_func
 4827              	HAL_TIM_Encoder_MspDeInit:
 4828              	.LFB106:
2311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2312:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  DeInitializes TIM Encoder Interface MSP.
2314:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
2315:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
2316:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
2318:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4829              		.loc 1 2318 0
 4830              		.cfi_startproc
 4831              		@ args = 0, pretend = 0, frame = 8
 4832              		@ frame_needed = 1, uses_anonymous_args = 0
 4833              		@ link register save eliminated.
 4834 1c4c 80B4     		push	{r7}
 4835              		.cfi_def_cfa_offset 4
 4836              		.cfi_offset 7, -4
 4837 1c4e 83B0     		sub	sp, sp, #12
 4838              		.cfi_def_cfa_offset 16
 4839 1c50 00AF     		add	r7, sp, #0
 4840              		.cfi_def_cfa_register 7
 4841 1c52 7860     		str	r0, [r7, #4]
2319:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
2321:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
2322:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4842              		.loc 1 2322 0
 4843 1c54 0C37     		adds	r7, r7, #12
 4844 1c56 BD46     		mov	sp, r7
 4845              		@ sp needed
 4846 1c58 5DF8047B 		ldr	r7, [sp], #4
 4847 1c5c 7047     		bx	lr
 4848              		.cfi_endproc
 4849              	.LFE106:
 4851 1c5e 00BF     		.align	2
 4852              		.global	HAL_TIM_Encoder_Start
 4853              		.thumb
 4854              		.thumb_func
 4856              	HAL_TIM_Encoder_Start:
 4857              	.LFB107:
2323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2324:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface.
2326:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2327:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2328:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2330:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2331:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2333:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
2334:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4858              		.loc 1 2334 0
 4859              		.cfi_startproc
 4860              		@ args = 0, pretend = 0, frame = 8
 4861              		@ frame_needed = 1, uses_anonymous_args = 0
 4862 1c60 80B5     		push	{r7, lr}
 4863              		.cfi_def_cfa_offset 8
 4864              		.cfi_offset 7, -8
 4865              		.cfi_offset 14, -4
 4866 1c62 82B0     		sub	sp, sp, #8
 4867              		.cfi_def_cfa_offset 16
 4868 1c64 00AF     		add	r7, sp, #0
 4869              		.cfi_def_cfa_register 7
 4870 1c66 7860     		str	r0, [r7, #4]
 4871 1c68 3960     		str	r1, [r7]
2335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2336:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2338:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the encoder interface channels */
2339:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 4872              		.loc 1 2339 0
 4873 1c6a 3B68     		ldr	r3, [r7]
 4874 1c6c 002B     		cmp	r3, #0
 4875 1c6e 02D0     		beq	.L299
 4876 1c70 042B     		cmp	r3, #4
 4877 1c72 08D0     		beq	.L300
 4878 1c74 0FE0     		b	.L303
 4879              	.L299:
2340:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
2342:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2343:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 4880              		.loc 1 2343 0
 4881 1c76 7B68     		ldr	r3, [r7, #4]
 4882 1c78 1B68     		ldr	r3, [r3]
 4883 1c7a 1846     		mov	r0, r3
 4884 1c7c 0021     		movs	r1, #0
 4885 1c7e 0122     		movs	r2, #1
 4886 1c80 FFF7FEFF 		bl	TIM_CCxChannelCmd
2344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break; 
 4887              		.loc 1 2344 0
 4888 1c84 16E0     		b	.L301
 4889              	.L300:
2345:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2346:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
2347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     { 
2348:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 4890              		.loc 1 2348 0
 4891 1c86 7B68     		ldr	r3, [r7, #4]
 4892 1c88 1B68     		ldr	r3, [r3]
 4893 1c8a 1846     		mov	r0, r3
 4894 1c8c 0421     		movs	r1, #4
 4895 1c8e 0122     		movs	r2, #1
 4896 1c90 FFF7FEFF 		bl	TIM_CCxChannelCmd
2349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 4897              		.loc 1 2349 0
 4898 1c94 0EE0     		b	.L301
 4899              	.L303:
2350:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }  
2351:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default :
2352:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 4900              		.loc 1 2353 0
 4901 1c96 7B68     		ldr	r3, [r7, #4]
 4902 1c98 1B68     		ldr	r3, [r3]
 4903 1c9a 1846     		mov	r0, r3
 4904 1c9c 0021     		movs	r1, #0
 4905 1c9e 0122     		movs	r2, #1
 4906 1ca0 FFF7FEFF 		bl	TIM_CCxChannelCmd
2354:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 4907              		.loc 1 2354 0
 4908 1ca4 7B68     		ldr	r3, [r7, #4]
 4909 1ca6 1B68     		ldr	r3, [r3]
 4910 1ca8 1846     		mov	r0, r3
 4911 1caa 0421     		movs	r1, #4
 4912 1cac 0122     		movs	r2, #1
 4913 1cae FFF7FEFF 		bl	TIM_CCxChannelCmd
2355:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      break; 
 4914              		.loc 1 2355 0
 4915 1cb2 00BF     		nop
 4916              	.L301:
2356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2357:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2358:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
2359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 4917              		.loc 1 2359 0
 4918 1cb4 7B68     		ldr	r3, [r7, #4]
 4919 1cb6 1B68     		ldr	r3, [r3]
 4920 1cb8 7A68     		ldr	r2, [r7, #4]
 4921 1cba 1268     		ldr	r2, [r2]
 4922 1cbc 1268     		ldr	r2, [r2]
 4923 1cbe 42F00102 		orr	r2, r2, #1
 4924 1cc2 1A60     		str	r2, [r3]
2360:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2362:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 4925              		.loc 1 2362 0
 4926 1cc4 0023     		movs	r3, #0
2363:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 4927              		.loc 1 2363 0
 4928 1cc6 1846     		mov	r0, r3
 4929 1cc8 0837     		adds	r7, r7, #8
 4930 1cca BD46     		mov	sp, r7
 4931              		@ sp needed
 4932 1ccc 80BD     		pop	{r7, pc}
 4933              		.cfi_endproc
 4934              	.LFE107:
 4936 1cce 00BF     		.align	2
 4937              		.global	HAL_TIM_Encoder_Stop
 4938              		.thumb
 4939              		.thumb_func
 4941              	HAL_TIM_Encoder_Stop:
 4942              	.LFB108:
2364:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2366:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface.
2367:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
2369:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2370:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2372:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2374:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
2375:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 4943              		.loc 1 2375 0
 4944              		.cfi_startproc
 4945              		@ args = 0, pretend = 0, frame = 8
 4946              		@ frame_needed = 1, uses_anonymous_args = 0
 4947 1cd0 80B5     		push	{r7, lr}
 4948              		.cfi_def_cfa_offset 8
 4949              		.cfi_offset 7, -8
 4950              		.cfi_offset 14, -4
 4951 1cd2 82B0     		sub	sp, sp, #8
 4952              		.cfi_def_cfa_offset 16
 4953 1cd4 00AF     		add	r7, sp, #0
 4954              		.cfi_def_cfa_register 7
 4955 1cd6 7860     		str	r0, [r7, #4]
 4956 1cd8 3960     		str	r1, [r7]
2376:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2377:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2378:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2379:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Disable the Input Capture channels 1 and 2
2380:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2381:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 4957              		.loc 1 2381 0
 4958 1cda 3B68     		ldr	r3, [r7]
 4959 1cdc 002B     		cmp	r3, #0
 4960 1cde 02D0     		beq	.L306
 4961 1ce0 042B     		cmp	r3, #4
 4962 1ce2 08D0     		beq	.L307
 4963 1ce4 0FE0     		b	.L311
 4964              	.L306:
2382:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2383:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
2384:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2385:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 4965              		.loc 1 2385 0
 4966 1ce6 7B68     		ldr	r3, [r7, #4]
 4967 1ce8 1B68     		ldr	r3, [r3]
 4968 1cea 1846     		mov	r0, r3
 4969 1cec 0021     		movs	r1, #0
 4970 1cee 0022     		movs	r2, #0
 4971 1cf0 FFF7FEFF 		bl	TIM_CCxChannelCmd
2386:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break; 
 4972              		.loc 1 2386 0
 4973 1cf4 16E0     		b	.L308
 4974              	.L307:
2387:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2388:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
2389:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     { 
2390:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 4975              		.loc 1 2390 0
 4976 1cf6 7B68     		ldr	r3, [r7, #4]
 4977 1cf8 1B68     		ldr	r3, [r3]
 4978 1cfa 1846     		mov	r0, r3
 4979 1cfc 0421     		movs	r1, #4
 4980 1cfe 0022     		movs	r2, #0
 4981 1d00 FFF7FEFF 		bl	TIM_CCxChannelCmd
2391:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 4982              		.loc 1 2391 0
 4983 1d04 0EE0     		b	.L308
 4984              	.L311:
2392:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }  
2393:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default :
2394:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2395:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 4985              		.loc 1 2395 0
 4986 1d06 7B68     		ldr	r3, [r7, #4]
 4987 1d08 1B68     		ldr	r3, [r3]
 4988 1d0a 1846     		mov	r0, r3
 4989 1d0c 0021     		movs	r1, #0
 4990 1d0e 0022     		movs	r2, #0
 4991 1d10 FFF7FEFF 		bl	TIM_CCxChannelCmd
2396:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 4992              		.loc 1 2396 0
 4993 1d14 7B68     		ldr	r3, [r7, #4]
 4994 1d16 1B68     		ldr	r3, [r3]
 4995 1d18 1846     		mov	r0, r3
 4996 1d1a 0421     		movs	r1, #4
 4997 1d1c 0022     		movs	r2, #0
 4998 1d1e FFF7FEFF 		bl	TIM_CCxChannelCmd
2397:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      break; 
 4999              		.loc 1 2397 0
 5000 1d22 00BF     		nop
 5001              	.L308:
2398:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2399:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2400:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
2401:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 5002              		.loc 1 2401 0
 5003 1d24 7B68     		ldr	r3, [r7, #4]
 5004 1d26 1B68     		ldr	r3, [r3]
 5005 1d28 1A6A     		ldr	r2, [r3, #32]
 5006 1d2a 41F21113 		movw	r3, #4369
 5007 1d2e 1340     		ands	r3, r3, r2
 5008 1d30 002B     		cmp	r3, #0
 5009 1d32 0FD1     		bne	.L309
 5010              		.loc 1 2401 0 is_stmt 0 discriminator 1
 5011 1d34 7B68     		ldr	r3, [r7, #4]
 5012 1d36 1B68     		ldr	r3, [r3]
 5013 1d38 1A6A     		ldr	r2, [r3, #32]
 5014 1d3a 40F24443 		movw	r3, #1092
 5015 1d3e 1340     		ands	r3, r3, r2
 5016 1d40 002B     		cmp	r3, #0
 5017 1d42 07D1     		bne	.L309
 5018 1d44 7B68     		ldr	r3, [r7, #4]
 5019 1d46 1B68     		ldr	r3, [r3]
 5020 1d48 7A68     		ldr	r2, [r7, #4]
 5021 1d4a 1268     		ldr	r2, [r2]
 5022 1d4c 1268     		ldr	r2, [r2]
 5023 1d4e 22F00102 		bic	r2, r2, #1
 5024 1d52 1A60     		str	r2, [r3]
 5025              	.L309:
2402:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2403:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2404:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 5026              		.loc 1 2404 0 is_stmt 1
 5027 1d54 0023     		movs	r3, #0
2405:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 5028              		.loc 1 2405 0
 5029 1d56 1846     		mov	r0, r3
 5030 1d58 0837     		adds	r7, r7, #8
 5031 1d5a BD46     		mov	sp, r7
 5032              		@ sp needed
 5033 1d5c 80BD     		pop	{r7, pc}
 5034              		.cfi_endproc
 5035              	.LFE108:
 5037 1d5e 00BF     		.align	2
 5038              		.global	HAL_TIM_Encoder_Start_IT
 5039              		.thumb
 5040              		.thumb_func
 5042              	HAL_TIM_Encoder_Start_IT:
 5043              	.LFB109:
2406:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2407:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2408:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in interrupt mode.
2409:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2410:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2411:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2412:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2413:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2414:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2415:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2416:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2417:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 5044              		.loc 1 2417 0
 5045              		.cfi_startproc
 5046              		@ args = 0, pretend = 0, frame = 8
 5047              		@ frame_needed = 1, uses_anonymous_args = 0
 5048 1d60 80B5     		push	{r7, lr}
 5049              		.cfi_def_cfa_offset 8
 5050              		.cfi_offset 7, -8
 5051              		.cfi_offset 14, -4
 5052 1d62 82B0     		sub	sp, sp, #8
 5053              		.cfi_def_cfa_offset 16
 5054 1d64 00AF     		add	r7, sp, #0
 5055              		.cfi_def_cfa_register 7
 5056 1d66 7860     		str	r0, [r7, #4]
 5057 1d68 3960     		str	r1, [r7]
2418:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2419:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2420:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2421:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the encoder interface channels */
2422:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the capture compare Interrupts 1 and/or 2 */
2423:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 5058              		.loc 1 2423 0
 5059 1d6a 3B68     		ldr	r3, [r7]
 5060 1d6c 002B     		cmp	r3, #0
 5061 1d6e 02D0     		beq	.L314
 5062 1d70 042B     		cmp	r3, #4
 5063 1d72 10D0     		beq	.L315
 5064 1d74 1FE0     		b	.L318
 5065              	.L314:
2424:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2425:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
2426:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2427:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 5066              		.loc 1 2427 0
 5067 1d76 7B68     		ldr	r3, [r7, #4]
 5068 1d78 1B68     		ldr	r3, [r3]
 5069 1d7a 1846     		mov	r0, r3
 5070 1d7c 0021     		movs	r1, #0
 5071 1d7e 0122     		movs	r2, #1
 5072 1d80 FFF7FEFF 		bl	TIM_CCxChannelCmd
2428:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 5073              		.loc 1 2428 0
 5074 1d84 7B68     		ldr	r3, [r7, #4]
 5075 1d86 1B68     		ldr	r3, [r3]
 5076 1d88 7A68     		ldr	r2, [r7, #4]
 5077 1d8a 1268     		ldr	r2, [r2]
 5078 1d8c D268     		ldr	r2, [r2, #12]
 5079 1d8e 42F00202 		orr	r2, r2, #2
 5080 1d92 DA60     		str	r2, [r3, #12]
2429:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break; 
 5081              		.loc 1 2429 0
 5082 1d94 2EE0     		b	.L316
 5083              	.L315:
2430:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2431:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
2432:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     { 
2433:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 5084              		.loc 1 2433 0
 5085 1d96 7B68     		ldr	r3, [r7, #4]
 5086 1d98 1B68     		ldr	r3, [r3]
 5087 1d9a 1846     		mov	r0, r3
 5088 1d9c 0421     		movs	r1, #4
 5089 1d9e 0122     		movs	r2, #1
 5090 1da0 FFF7FEFF 		bl	TIM_CCxChannelCmd
2434:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); 
 5091              		.loc 1 2434 0
 5092 1da4 7B68     		ldr	r3, [r7, #4]
 5093 1da6 1B68     		ldr	r3, [r3]
 5094 1da8 7A68     		ldr	r2, [r7, #4]
 5095 1daa 1268     		ldr	r2, [r2]
 5096 1dac D268     		ldr	r2, [r2, #12]
 5097 1dae 42F00402 		orr	r2, r2, #4
 5098 1db2 DA60     		str	r2, [r3, #12]
2435:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 5099              		.loc 1 2435 0
 5100 1db4 1EE0     		b	.L316
 5101              	.L318:
2436:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }  
2437:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default :
2438:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2439:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 5102              		.loc 1 2439 0
 5103 1db6 7B68     		ldr	r3, [r7, #4]
 5104 1db8 1B68     		ldr	r3, [r3]
 5105 1dba 1846     		mov	r0, r3
 5106 1dbc 0021     		movs	r1, #0
 5107 1dbe 0122     		movs	r2, #1
 5108 1dc0 FFF7FEFF 		bl	TIM_CCxChannelCmd
2440:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 5109              		.loc 1 2440 0
 5110 1dc4 7B68     		ldr	r3, [r7, #4]
 5111 1dc6 1B68     		ldr	r3, [r3]
 5112 1dc8 1846     		mov	r0, r3
 5113 1dca 0421     		movs	r1, #4
 5114 1dcc 0122     		movs	r2, #1
 5115 1dce FFF7FEFF 		bl	TIM_CCxChannelCmd
2441:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 5116              		.loc 1 2441 0
 5117 1dd2 7B68     		ldr	r3, [r7, #4]
 5118 1dd4 1B68     		ldr	r3, [r3]
 5119 1dd6 7A68     		ldr	r2, [r7, #4]
 5120 1dd8 1268     		ldr	r2, [r2]
 5121 1dda D268     		ldr	r2, [r2, #12]
 5122 1ddc 42F00202 		orr	r2, r2, #2
 5123 1de0 DA60     		str	r2, [r3, #12]
2442:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 5124              		.loc 1 2442 0
 5125 1de2 7B68     		ldr	r3, [r7, #4]
 5126 1de4 1B68     		ldr	r3, [r3]
 5127 1de6 7A68     		ldr	r2, [r7, #4]
 5128 1de8 1268     		ldr	r2, [r2]
 5129 1dea D268     		ldr	r2, [r2, #12]
 5130 1dec 42F00402 		orr	r2, r2, #4
 5131 1df0 DA60     		str	r2, [r3, #12]
2443:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      break; 
 5132              		.loc 1 2443 0
 5133 1df2 00BF     		nop
 5134              	.L316:
2444:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2445:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2446:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2447:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the Peripheral */
2448:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
 5135              		.loc 1 2448 0
 5136 1df4 7B68     		ldr	r3, [r7, #4]
 5137 1df6 1B68     		ldr	r3, [r3]
 5138 1df8 7A68     		ldr	r2, [r7, #4]
 5139 1dfa 1268     		ldr	r2, [r2]
 5140 1dfc 1268     		ldr	r2, [r2]
 5141 1dfe 42F00102 		orr	r2, r2, #1
 5142 1e02 1A60     		str	r2, [r3]
2449:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2450:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2451:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 5143              		.loc 1 2451 0
 5144 1e04 0023     		movs	r3, #0
2452:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 5145              		.loc 1 2452 0
 5146 1e06 1846     		mov	r0, r3
 5147 1e08 0837     		adds	r7, r7, #8
 5148 1e0a BD46     		mov	sp, r7
 5149              		@ sp needed
 5150 1e0c 80BD     		pop	{r7, pc}
 5151              		.cfi_endproc
 5152              	.LFE109:
 5154 1e0e 00BF     		.align	2
 5155              		.global	HAL_TIM_Encoder_Stop_IT
 5156              		.thumb
 5157              		.thumb_func
 5159              	HAL_TIM_Encoder_Stop_IT:
 5160              	.LFB110:
2453:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2454:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2455:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in interrupt mode.
2456:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2457:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be disabled
2458:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2459:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2460:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2461:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2462:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2463:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2464:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 5161              		.loc 1 2464 0
 5162              		.cfi_startproc
 5163              		@ args = 0, pretend = 0, frame = 8
 5164              		@ frame_needed = 1, uses_anonymous_args = 0
 5165 1e10 80B5     		push	{r7, lr}
 5166              		.cfi_def_cfa_offset 8
 5167              		.cfi_offset 7, -8
 5168              		.cfi_offset 14, -4
 5169 1e12 82B0     		sub	sp, sp, #8
 5170              		.cfi_def_cfa_offset 16
 5171 1e14 00AF     		add	r7, sp, #0
 5172              		.cfi_def_cfa_register 7
 5173 1e16 7860     		str	r0, [r7, #4]
 5174 1e18 3960     		str	r1, [r7]
2465:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2466:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2467:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2468:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2470:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(Channel == TIM_CHANNEL_1)
 5175              		.loc 1 2470 0
 5176 1e1a 3B68     		ldr	r3, [r7]
 5177 1e1c 002B     		cmp	r3, #0
 5178 1e1e 0FD1     		bne	.L320
2471:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2472:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 5179              		.loc 1 2472 0
 5180 1e20 7B68     		ldr	r3, [r7, #4]
 5181 1e22 1B68     		ldr	r3, [r3]
 5182 1e24 1846     		mov	r0, r3
 5183 1e26 0021     		movs	r1, #0
 5184 1e28 0022     		movs	r2, #0
 5185 1e2a FFF7FEFF 		bl	TIM_CCxChannelCmd
2473:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 */
2475:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 5186              		.loc 1 2475 0
 5187 1e2e 7B68     		ldr	r3, [r7, #4]
 5188 1e30 1B68     		ldr	r3, [r3]
 5189 1e32 7A68     		ldr	r2, [r7, #4]
 5190 1e34 1268     		ldr	r2, [r2]
 5191 1e36 D268     		ldr	r2, [r2, #12]
 5192 1e38 22F00202 		bic	r2, r2, #2
 5193 1e3c DA60     		str	r2, [r3, #12]
 5194 1e3e 30E0     		b	.L321
 5195              	.L320:
2476:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if(Channel == TIM_CHANNEL_2)
 5196              		.loc 1 2477 0
 5197 1e40 3B68     		ldr	r3, [r7]
 5198 1e42 042B     		cmp	r3, #4
 5199 1e44 0FD1     		bne	.L322
2478:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {  
2479:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 5200              		.loc 1 2479 0
 5201 1e46 7B68     		ldr	r3, [r7, #4]
 5202 1e48 1B68     		ldr	r3, [r3]
 5203 1e4a 1846     		mov	r0, r3
 5204 1e4c 0421     		movs	r1, #4
 5205 1e4e 0022     		movs	r2, #0
 5206 1e50 FFF7FEFF 		bl	TIM_CCxChannelCmd
2480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2481:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare Interrupts 2 */
2482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 5207              		.loc 1 2482 0
 5208 1e54 7B68     		ldr	r3, [r7, #4]
 5209 1e56 1B68     		ldr	r3, [r3]
 5210 1e58 7A68     		ldr	r2, [r7, #4]
 5211 1e5a 1268     		ldr	r2, [r2]
 5212 1e5c D268     		ldr	r2, [r2, #12]
 5213 1e5e 22F00402 		bic	r2, r2, #4
 5214 1e62 DA60     		str	r2, [r3, #12]
 5215 1e64 1DE0     		b	.L321
 5216              	.L322:
2483:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2484:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else
2485:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 5217              		.loc 1 2486 0
 5218 1e66 7B68     		ldr	r3, [r7, #4]
 5219 1e68 1B68     		ldr	r3, [r3]
 5220 1e6a 1846     		mov	r0, r3
 5221 1e6c 0021     		movs	r1, #0
 5222 1e6e 0022     		movs	r2, #0
 5223 1e70 FFF7FEFF 		bl	TIM_CCxChannelCmd
2487:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 5224              		.loc 1 2487 0
 5225 1e74 7B68     		ldr	r3, [r7, #4]
 5226 1e76 1B68     		ldr	r3, [r3]
 5227 1e78 1846     		mov	r0, r3
 5228 1e7a 0421     		movs	r1, #4
 5229 1e7c 0022     		movs	r2, #0
 5230 1e7e FFF7FEFF 		bl	TIM_CCxChannelCmd
2488:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 and 2 */
2490:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 5231              		.loc 1 2490 0
 5232 1e82 7B68     		ldr	r3, [r7, #4]
 5233 1e84 1B68     		ldr	r3, [r3]
 5234 1e86 7A68     		ldr	r2, [r7, #4]
 5235 1e88 1268     		ldr	r2, [r2]
 5236 1e8a D268     		ldr	r2, [r2, #12]
 5237 1e8c 22F00202 		bic	r2, r2, #2
 5238 1e90 DA60     		str	r2, [r3, #12]
2491:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 5239              		.loc 1 2491 0
 5240 1e92 7B68     		ldr	r3, [r7, #4]
 5241 1e94 1B68     		ldr	r3, [r3]
 5242 1e96 7A68     		ldr	r2, [r7, #4]
 5243 1e98 1268     		ldr	r2, [r2]
 5244 1e9a D268     		ldr	r2, [r2, #12]
 5245 1e9c 22F00402 		bic	r2, r2, #4
 5246 1ea0 DA60     		str	r2, [r3, #12]
 5247              	.L321:
2492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2493:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
2495:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 5248              		.loc 1 2495 0
 5249 1ea2 7B68     		ldr	r3, [r7, #4]
 5250 1ea4 1B68     		ldr	r3, [r3]
 5251 1ea6 1A6A     		ldr	r2, [r3, #32]
 5252 1ea8 41F21113 		movw	r3, #4369
 5253 1eac 1340     		ands	r3, r3, r2
 5254 1eae 002B     		cmp	r3, #0
 5255 1eb0 0FD1     		bne	.L323
 5256              		.loc 1 2495 0 is_stmt 0 discriminator 1
 5257 1eb2 7B68     		ldr	r3, [r7, #4]
 5258 1eb4 1B68     		ldr	r3, [r3]
 5259 1eb6 1A6A     		ldr	r2, [r3, #32]
 5260 1eb8 40F24443 		movw	r3, #1092
 5261 1ebc 1340     		ands	r3, r3, r2
 5262 1ebe 002B     		cmp	r3, #0
 5263 1ec0 07D1     		bne	.L323
 5264 1ec2 7B68     		ldr	r3, [r7, #4]
 5265 1ec4 1B68     		ldr	r3, [r3]
 5266 1ec6 7A68     		ldr	r2, [r7, #4]
 5267 1ec8 1268     		ldr	r2, [r2]
 5268 1eca 1268     		ldr	r2, [r2]
 5269 1ecc 22F00102 		bic	r2, r2, #1
 5270 1ed0 1A60     		str	r2, [r3]
 5271              	.L323:
2496:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2497:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
2498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 5272              		.loc 1 2498 0 is_stmt 1
 5273 1ed2 7B68     		ldr	r3, [r7, #4]
 5274 1ed4 0122     		movs	r2, #1
 5275 1ed6 83F83920 		strb	r2, [r3, #57]
2499:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2500:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 5276              		.loc 1 2501 0
 5277 1eda 0023     		movs	r3, #0
2502:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 5278              		.loc 1 2502 0
 5279 1edc 1846     		mov	r0, r3
 5280 1ede 0837     		adds	r7, r7, #8
 5281 1ee0 BD46     		mov	sp, r7
 5282              		@ sp needed
 5283 1ee2 80BD     		pop	{r7, pc}
 5284              		.cfi_endproc
 5285              	.LFE110:
 5287              		.align	2
 5288              		.global	HAL_TIM_Encoder_Start_DMA
 5289              		.thumb
 5290              		.thumb_func
 5292              	HAL_TIM_Encoder_Start_DMA:
 5293              	.LFB111:
2503:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2505:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in DMA mode.
2506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2507:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2508:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2509:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2511:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData1: The destination Buffer address for IC1.
2512:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  pData2: The destination Buffer address for IC2.
2513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Length: The length of data to be transferred from TIM peripheral to memory.
2514:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2515:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pD
2517:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 5294              		.loc 1 2517 0
 5295              		.cfi_startproc
 5296              		@ args = 4, pretend = 0, frame = 16
 5297              		@ frame_needed = 1, uses_anonymous_args = 0
 5298 1ee4 80B5     		push	{r7, lr}
 5299              		.cfi_def_cfa_offset 8
 5300              		.cfi_offset 7, -8
 5301              		.cfi_offset 14, -4
 5302 1ee6 84B0     		sub	sp, sp, #16
 5303              		.cfi_def_cfa_offset 24
 5304 1ee8 00AF     		add	r7, sp, #0
 5305              		.cfi_def_cfa_register 7
 5306 1eea F860     		str	r0, [r7, #12]
 5307 1eec B960     		str	r1, [r7, #8]
 5308 1eee 7A60     		str	r2, [r7, #4]
 5309 1ef0 3B60     		str	r3, [r7]
2518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2519:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2520:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2521:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 5310              		.loc 1 2521 0
 5311 1ef2 FB68     		ldr	r3, [r7, #12]
 5312 1ef4 93F83930 		ldrb	r3, [r3, #57]
 5313 1ef8 DBB2     		uxtb	r3, r3
 5314 1efa 022B     		cmp	r3, #2
 5315 1efc 01D1     		bne	.L326
2522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2523:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 5316              		.loc 1 2523 0
 5317 1efe 0223     		movs	r3, #2
 5318 1f00 D4E0     		b	.L327
 5319              	.L326:
2524:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 5320              		.loc 1 2525 0
 5321 1f02 FB68     		ldr	r3, [r7, #12]
 5322 1f04 93F83930 		ldrb	r3, [r3, #57]
 5323 1f08 DBB2     		uxtb	r3, r3
 5324 1f0a 012B     		cmp	r3, #1
 5325 1f0c 0ED1     		bne	.L328
2526:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2527:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if((((pData1 == 0) || (pData2 == 0) )) && (Length > 0)) 
 5326              		.loc 1 2527 0
 5327 1f0e 7B68     		ldr	r3, [r7, #4]
 5328 1f10 002B     		cmp	r3, #0
 5329 1f12 02D0     		beq	.L329
 5330              		.loc 1 2527 0 is_stmt 0 discriminator 2
 5331 1f14 3B68     		ldr	r3, [r7]
 5332 1f16 002B     		cmp	r3, #0
 5333 1f18 04D1     		bne	.L330
 5334              	.L329:
 5335              		.loc 1 2527 0 discriminator 1
 5336 1f1a 3B8B     		ldrh	r3, [r7, #24]
 5337 1f1c 002B     		cmp	r3, #0
 5338 1f1e 01D0     		beq	.L330
2528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2529:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 5339              		.loc 1 2529 0 is_stmt 1
 5340 1f20 0123     		movs	r3, #1
 5341 1f22 C3E0     		b	.L327
 5342              	.L330:
2530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2531:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
2532:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2533:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 5343              		.loc 1 2533 0
 5344 1f24 FB68     		ldr	r3, [r7, #12]
 5345 1f26 0222     		movs	r2, #2
 5346 1f28 83F83920 		strb	r2, [r3, #57]
 5347              	.L328:
2534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2535:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2536:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
2537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 5348              		.loc 1 2537 0
 5349 1f2c BB68     		ldr	r3, [r7, #8]
 5350 1f2e 042B     		cmp	r3, #4
 5351 1f30 34D0     		beq	.L332
 5352 1f32 182B     		cmp	r3, #24
 5353 1f34 62D0     		beq	.L333
 5354 1f36 002B     		cmp	r3, #0
 5355 1f38 00D0     		beq	.L334
2538:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2539:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
2540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2541:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
2543:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
2544:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
2545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
2546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2547:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
2548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pDat
2549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2550:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Input Capture DMA request */      
2551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             
2553:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the Peripheral */
2554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
2555:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2556:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the Capture compare channel */
2557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2558:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
2560:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2561:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
2562:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2563:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
2565:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
2566:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
2567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError;
2568:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
2569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData
2570:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2571:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
2572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2573:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
2574:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the Peripheral */
2575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
2576:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2577:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the Capture compare channel */
2578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2579:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
2581:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2582:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_ALL:
2583:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2584:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
2586:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
2587:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
2588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
2589:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2590:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
2591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData
2592:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2593:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
2595:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
2596:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
2597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
2598:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2599:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
2600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData
2601:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****           
2602:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      /* Enable the Peripheral */
2603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
2604:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2605:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the Capture compare channel */
2606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2608:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2609:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
2610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2611:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
2612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2613:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
2615:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2616:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
2617:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 5356              		.loc 1 2617 0
 5357 1f3a B6E0     		b	.L335
 5358              	.L334:
2542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 5359              		.loc 1 2542 0
 5360 1f3c FB68     		ldr	r3, [r7, #12]
 5361 1f3e 1A6A     		ldr	r2, [r3, #32]
 5362 1f40 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 5363 1f44 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 5364 1f48 D363     		str	r3, [r2, #60]
2545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5365              		.loc 1 2545 0
 5366 1f4a FB68     		ldr	r3, [r7, #12]
 5367 1f4c 1A6A     		ldr	r2, [r3, #32]
 5368 1f4e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 5369 1f52 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 5370 1f56 9364     		str	r3, [r2, #72]
2548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5371              		.loc 1 2548 0
 5372 1f58 FB68     		ldr	r3, [r7, #12]
 5373 1f5a 186A     		ldr	r0, [r3, #32]
 5374 1f5c FB68     		ldr	r3, [r7, #12]
 5375 1f5e 1B68     		ldr	r3, [r3]
 5376 1f60 3433     		adds	r3, r3, #52
 5377 1f62 1946     		mov	r1, r3
 5378 1f64 7A68     		ldr	r2, [r7, #4]
 5379 1f66 3B8B     		ldrh	r3, [r7, #24]
 5380 1f68 FFF7FEFF 		bl	HAL_DMA_Start_IT
2551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             
 5381              		.loc 1 2551 0
 5382 1f6c FB68     		ldr	r3, [r7, #12]
 5383 1f6e 1B68     		ldr	r3, [r3]
 5384 1f70 FA68     		ldr	r2, [r7, #12]
 5385 1f72 1268     		ldr	r2, [r2]
 5386 1f74 D268     		ldr	r2, [r2, #12]
 5387 1f76 42F40072 		orr	r2, r2, #512
 5388 1f7a DA60     		str	r2, [r3, #12]
2554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5389              		.loc 1 2554 0
 5390 1f7c FB68     		ldr	r3, [r7, #12]
 5391 1f7e 1B68     		ldr	r3, [r3]
 5392 1f80 FA68     		ldr	r2, [r7, #12]
 5393 1f82 1268     		ldr	r2, [r2]
 5394 1f84 1268     		ldr	r2, [r2]
 5395 1f86 42F00102 		orr	r2, r2, #1
 5396 1f8a 1A60     		str	r2, [r3]
2557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 5397              		.loc 1 2557 0
 5398 1f8c FB68     		ldr	r3, [r7, #12]
 5399 1f8e 1B68     		ldr	r3, [r3]
 5400 1f90 1846     		mov	r0, r3
 5401 1f92 0021     		movs	r1, #0
 5402 1f94 0122     		movs	r2, #1
 5403 1f96 FFF7FEFF 		bl	TIM_CCxChannelCmd
2559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 5404              		.loc 1 2559 0
 5405 1f9a 86E0     		b	.L335
 5406              	.L332:
2564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 5407              		.loc 1 2564 0
 5408 1f9c FB68     		ldr	r3, [r7, #12]
 5409 1f9e 5A6A     		ldr	r2, [r3, #36]
 5410 1fa0 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 5411 1fa4 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 5412 1fa8 D363     		str	r3, [r2, #60]
2567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
 5413              		.loc 1 2567 0
 5414 1faa FB68     		ldr	r3, [r7, #12]
 5415 1fac 5A6A     		ldr	r2, [r3, #36]
 5416 1fae 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 5417 1fb2 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 5418 1fb6 9364     		str	r3, [r2, #72]
2569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5419              		.loc 1 2569 0
 5420 1fb8 FB68     		ldr	r3, [r7, #12]
 5421 1fba 586A     		ldr	r0, [r3, #36]
 5422 1fbc FB68     		ldr	r3, [r7, #12]
 5423 1fbe 1B68     		ldr	r3, [r3]
 5424 1fc0 3833     		adds	r3, r3, #56
 5425 1fc2 1946     		mov	r1, r3
 5426 1fc4 3A68     		ldr	r2, [r7]
 5427 1fc6 3B8B     		ldrh	r3, [r7, #24]
 5428 1fc8 FFF7FEFF 		bl	HAL_DMA_Start_IT
2572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 5429              		.loc 1 2572 0
 5430 1fcc FB68     		ldr	r3, [r7, #12]
 5431 1fce 1B68     		ldr	r3, [r3]
 5432 1fd0 FA68     		ldr	r2, [r7, #12]
 5433 1fd2 1268     		ldr	r2, [r2]
 5434 1fd4 D268     		ldr	r2, [r2, #12]
 5435 1fd6 42F48062 		orr	r2, r2, #1024
 5436 1fda DA60     		str	r2, [r3, #12]
2575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5437              		.loc 1 2575 0
 5438 1fdc FB68     		ldr	r3, [r7, #12]
 5439 1fde 1B68     		ldr	r3, [r3]
 5440 1fe0 FA68     		ldr	r2, [r7, #12]
 5441 1fe2 1268     		ldr	r2, [r2]
 5442 1fe4 1268     		ldr	r2, [r2]
 5443 1fe6 42F00102 		orr	r2, r2, #1
 5444 1fea 1A60     		str	r2, [r3]
2578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 5445              		.loc 1 2578 0
 5446 1fec FB68     		ldr	r3, [r7, #12]
 5447 1fee 1B68     		ldr	r3, [r3]
 5448 1ff0 1846     		mov	r0, r3
 5449 1ff2 0421     		movs	r1, #4
 5450 1ff4 0122     		movs	r2, #1
 5451 1ff6 FFF7FEFF 		bl	TIM_CCxChannelCmd
2580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 5452              		.loc 1 2580 0
 5453 1ffa 56E0     		b	.L335
 5454              	.L333:
2585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 5455              		.loc 1 2585 0
 5456 1ffc FB68     		ldr	r3, [r7, #12]
 5457 1ffe 1A6A     		ldr	r2, [r3, #32]
 5458 2000 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 5459 2004 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 5460 2008 D363     		str	r3, [r2, #60]
2588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5461              		.loc 1 2588 0
 5462 200a FB68     		ldr	r3, [r7, #12]
 5463 200c 1A6A     		ldr	r2, [r3, #32]
 5464 200e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 5465 2012 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 5466 2016 9364     		str	r3, [r2, #72]
2591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5467              		.loc 1 2591 0
 5468 2018 FB68     		ldr	r3, [r7, #12]
 5469 201a 186A     		ldr	r0, [r3, #32]
 5470 201c FB68     		ldr	r3, [r7, #12]
 5471 201e 1B68     		ldr	r3, [r3]
 5472 2020 3433     		adds	r3, r3, #52
 5473 2022 1946     		mov	r1, r3
 5474 2024 7A68     		ldr	r2, [r7, #4]
 5475 2026 3B8B     		ldrh	r3, [r7, #24]
 5476 2028 FFF7FEFF 		bl	HAL_DMA_Start_IT
2594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 5477              		.loc 1 2594 0
 5478 202c FB68     		ldr	r3, [r7, #12]
 5479 202e 5A6A     		ldr	r2, [r3, #36]
 5480 2030 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 5481 2034 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 5482 2038 D363     		str	r3, [r2, #60]
2597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5483              		.loc 1 2597 0
 5484 203a FB68     		ldr	r3, [r7, #12]
 5485 203c 5A6A     		ldr	r2, [r3, #36]
 5486 203e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 5487 2042 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 5488 2046 9364     		str	r3, [r2, #72]
2600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****           
 5489              		.loc 1 2600 0
 5490 2048 FB68     		ldr	r3, [r7, #12]
 5491 204a 586A     		ldr	r0, [r3, #36]
 5492 204c FB68     		ldr	r3, [r7, #12]
 5493 204e 1B68     		ldr	r3, [r3]
 5494 2050 3833     		adds	r3, r3, #56
 5495 2052 1946     		mov	r1, r3
 5496 2054 3A68     		ldr	r2, [r7]
 5497 2056 3B8B     		ldrh	r3, [r7, #24]
 5498 2058 FFF7FEFF 		bl	HAL_DMA_Start_IT
2603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5499              		.loc 1 2603 0
 5500 205c FB68     		ldr	r3, [r7, #12]
 5501 205e 1B68     		ldr	r3, [r3]
 5502 2060 FA68     		ldr	r2, [r7, #12]
 5503 2062 1268     		ldr	r2, [r2]
 5504 2064 1268     		ldr	r2, [r2]
 5505 2066 42F00102 		orr	r2, r2, #1
 5506 206a 1A60     		str	r2, [r3]
2606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 5507              		.loc 1 2606 0
 5508 206c FB68     		ldr	r3, [r7, #12]
 5509 206e 1B68     		ldr	r3, [r3]
 5510 2070 1846     		mov	r0, r3
 5511 2072 0021     		movs	r1, #0
 5512 2074 0122     		movs	r2, #1
 5513 2076 FFF7FEFF 		bl	TIM_CCxChannelCmd
2607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 5514              		.loc 1 2607 0
 5515 207a FB68     		ldr	r3, [r7, #12]
 5516 207c 1B68     		ldr	r3, [r3]
 5517 207e 1846     		mov	r0, r3
 5518 2080 0421     		movs	r1, #4
 5519 2082 0122     		movs	r2, #1
 5520 2084 FFF7FEFF 		bl	TIM_CCxChannelCmd
2610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
 5521              		.loc 1 2610 0
 5522 2088 FB68     		ldr	r3, [r7, #12]
 5523 208a 1B68     		ldr	r3, [r3]
 5524 208c FA68     		ldr	r2, [r7, #12]
 5525 208e 1268     		ldr	r2, [r2]
 5526 2090 D268     		ldr	r2, [r2, #12]
 5527 2092 42F40072 		orr	r2, r2, #512
 5528 2096 DA60     		str	r2, [r3, #12]
2612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 5529              		.loc 1 2612 0
 5530 2098 FB68     		ldr	r3, [r7, #12]
 5531 209a 1B68     		ldr	r3, [r3]
 5532 209c FA68     		ldr	r2, [r7, #12]
 5533 209e 1268     		ldr	r2, [r2]
 5534 20a0 D268     		ldr	r2, [r2, #12]
 5535 20a2 42F48062 		orr	r2, r2, #1024
 5536 20a6 DA60     		str	r2, [r3, #12]
2614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 5537              		.loc 1 2614 0
 5538 20a8 00BF     		nop
 5539              	.L335:
2618:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2619:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2620:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 5540              		.loc 1 2620 0
 5541 20aa 0023     		movs	r3, #0
 5542              	.L327:
2621:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 5543              		.loc 1 2621 0
 5544 20ac 1846     		mov	r0, r3
 5545 20ae 1037     		adds	r7, r7, #16
 5546 20b0 BD46     		mov	sp, r7
 5547              		@ sp needed
 5548 20b2 80BD     		pop	{r7, pc}
 5549              		.cfi_endproc
 5550              	.LFE111:
 5552              		.align	2
 5553              		.global	HAL_TIM_Encoder_Stop_DMA
 5554              		.thumb
 5555              		.thumb_func
 5557              	HAL_TIM_Encoder_Stop_DMA:
 5558              	.LFB112:
2622:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2623:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2624:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in DMA mode.
2625:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM Encoder Interface handle
2626:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2627:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2628:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2629:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2630:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2631:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2632:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
2633:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 5559              		.loc 1 2633 0
 5560              		.cfi_startproc
 5561              		@ args = 0, pretend = 0, frame = 8
 5562              		@ frame_needed = 1, uses_anonymous_args = 0
 5563 20b4 80B5     		push	{r7, lr}
 5564              		.cfi_def_cfa_offset 8
 5565              		.cfi_offset 7, -8
 5566              		.cfi_offset 14, -4
 5567 20b6 82B0     		sub	sp, sp, #8
 5568              		.cfi_def_cfa_offset 16
 5569 20b8 00AF     		add	r7, sp, #0
 5570              		.cfi_def_cfa_register 7
 5571 20ba 7860     		str	r0, [r7, #4]
 5572 20bc 3960     		str	r1, [r7]
2634:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2635:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2636:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2637:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2638:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2639:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(Channel == TIM_CHANNEL_1)
 5573              		.loc 1 2639 0
 5574 20be 3B68     		ldr	r3, [r7]
 5575 20c0 002B     		cmp	r3, #0
 5576 20c2 0FD1     		bne	.L337
2640:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2641:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 5577              		.loc 1 2641 0
 5578 20c4 7B68     		ldr	r3, [r7, #4]
 5579 20c6 1B68     		ldr	r3, [r3]
 5580 20c8 1846     		mov	r0, r3
 5581 20ca 0021     		movs	r1, #0
 5582 20cc 0022     		movs	r2, #0
 5583 20ce FFF7FEFF 		bl	TIM_CCxChannelCmd
2642:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2643:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 */
2644:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 5584              		.loc 1 2644 0
 5585 20d2 7B68     		ldr	r3, [r7, #4]
 5586 20d4 1B68     		ldr	r3, [r3]
 5587 20d6 7A68     		ldr	r2, [r7, #4]
 5588 20d8 1268     		ldr	r2, [r2]
 5589 20da D268     		ldr	r2, [r2, #12]
 5590 20dc 22F40072 		bic	r2, r2, #512
 5591 20e0 DA60     		str	r2, [r3, #12]
 5592 20e2 30E0     		b	.L338
 5593              	.L337:
2645:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2646:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if(Channel == TIM_CHANNEL_2)
 5594              		.loc 1 2646 0
 5595 20e4 3B68     		ldr	r3, [r7]
 5596 20e6 042B     		cmp	r3, #4
 5597 20e8 0FD1     		bne	.L339
2647:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {  
2648:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 5598              		.loc 1 2648 0
 5599 20ea 7B68     		ldr	r3, [r7, #4]
 5600 20ec 1B68     		ldr	r3, [r3]
 5601 20ee 1846     		mov	r0, r3
 5602 20f0 0421     		movs	r1, #4
 5603 20f2 0022     		movs	r2, #0
 5604 20f4 FFF7FEFF 		bl	TIM_CCxChannelCmd
2649:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2650:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare DMA Request 2 */
2651:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 5605              		.loc 1 2651 0
 5606 20f8 7B68     		ldr	r3, [r7, #4]
 5607 20fa 1B68     		ldr	r3, [r3]
 5608 20fc 7A68     		ldr	r2, [r7, #4]
 5609 20fe 1268     		ldr	r2, [r2]
 5610 2100 D268     		ldr	r2, [r2, #12]
 5611 2102 22F48062 		bic	r2, r2, #1024
 5612 2106 DA60     		str	r2, [r3, #12]
 5613 2108 1DE0     		b	.L338
 5614              	.L339:
2652:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
2653:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else
2654:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2655:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 5615              		.loc 1 2655 0
 5616 210a 7B68     		ldr	r3, [r7, #4]
 5617 210c 1B68     		ldr	r3, [r3]
 5618 210e 1846     		mov	r0, r3
 5619 2110 0021     		movs	r1, #0
 5620 2112 0022     		movs	r2, #0
 5621 2114 FFF7FEFF 		bl	TIM_CCxChannelCmd
2656:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 5622              		.loc 1 2656 0
 5623 2118 7B68     		ldr	r3, [r7, #4]
 5624 211a 1B68     		ldr	r3, [r3]
 5625 211c 1846     		mov	r0, r3
 5626 211e 0421     		movs	r1, #4
 5627 2120 0022     		movs	r2, #0
 5628 2122 FFF7FEFF 		bl	TIM_CCxChannelCmd
2657:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2658:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 and 2 */
2659:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 5629              		.loc 1 2659 0
 5630 2126 7B68     		ldr	r3, [r7, #4]
 5631 2128 1B68     		ldr	r3, [r3]
 5632 212a 7A68     		ldr	r2, [r7, #4]
 5633 212c 1268     		ldr	r2, [r2]
 5634 212e D268     		ldr	r2, [r2, #12]
 5635 2130 22F40072 		bic	r2, r2, #512
 5636 2134 DA60     		str	r2, [r3, #12]
2660:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 5637              		.loc 1 2660 0
 5638 2136 7B68     		ldr	r3, [r7, #4]
 5639 2138 1B68     		ldr	r3, [r3]
 5640 213a 7A68     		ldr	r2, [r7, #4]
 5641 213c 1268     		ldr	r2, [r2]
 5642 213e D268     		ldr	r2, [r2, #12]
 5643 2140 22F48062 		bic	r2, r2, #1024
 5644 2144 DA60     		str	r2, [r3, #12]
 5645              	.L338:
2661:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2662:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2663:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Peripheral */
2664:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 5646              		.loc 1 2664 0
 5647 2146 7B68     		ldr	r3, [r7, #4]
 5648 2148 1B68     		ldr	r3, [r3]
 5649 214a 1A6A     		ldr	r2, [r3, #32]
 5650 214c 41F21113 		movw	r3, #4369
 5651 2150 1340     		ands	r3, r3, r2
 5652 2152 002B     		cmp	r3, #0
 5653 2154 0FD1     		bne	.L340
 5654              		.loc 1 2664 0 is_stmt 0 discriminator 1
 5655 2156 7B68     		ldr	r3, [r7, #4]
 5656 2158 1B68     		ldr	r3, [r3]
 5657 215a 1A6A     		ldr	r2, [r3, #32]
 5658 215c 40F24443 		movw	r3, #1092
 5659 2160 1340     		ands	r3, r3, r2
 5660 2162 002B     		cmp	r3, #0
 5661 2164 07D1     		bne	.L340
 5662 2166 7B68     		ldr	r3, [r7, #4]
 5663 2168 1B68     		ldr	r3, [r3]
 5664 216a 7A68     		ldr	r2, [r7, #4]
 5665 216c 1268     		ldr	r2, [r2]
 5666 216e 1268     		ldr	r2, [r2]
 5667 2170 22F00102 		bic	r2, r2, #1
 5668 2174 1A60     		str	r2, [r3]
 5669              	.L340:
2665:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2666:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the htim state */
2667:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 5670              		.loc 1 2667 0 is_stmt 1
 5671 2176 7B68     		ldr	r3, [r7, #4]
 5672 2178 0122     		movs	r2, #1
 5673 217a 83F83920 		strb	r2, [r3, #57]
2668:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2669:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
2670:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 5674              		.loc 1 2670 0
 5675 217e 0023     		movs	r3, #0
2671:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 5676              		.loc 1 2671 0
 5677 2180 1846     		mov	r0, r3
 5678 2182 0837     		adds	r7, r7, #8
 5679 2184 BD46     		mov	sp, r7
 5680              		@ sp needed
 5681 2186 80BD     		pop	{r7, pc}
 5682              		.cfi_endproc
 5683              	.LFE112:
 5685              		.align	2
 5686              		.global	HAL_TIM_IRQHandler
 5687              		.thumb
 5688              		.thumb_func
 5690              	HAL_TIM_IRQHandler:
 5691              	.LFB113:
2672:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2673:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2674:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
2675:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2676:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group7 TIM IRQ handler management 
2677:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    IRQ handler management 
2678:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
2679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim   
2680:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
2681:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         ##### IRQ handler management #####
2682:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================  
2683:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]  
2684:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This section provides Timer IRQ handler function.
2685:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
2686:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
2687:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
2688:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2689:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2690:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  This function handles TIM interrupts requests.
2691:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM  handle
2692:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
2693:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
2695:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 5692              		.loc 1 2695 0
 5693              		.cfi_startproc
 5694              		@ args = 0, pretend = 0, frame = 8
 5695              		@ frame_needed = 1, uses_anonymous_args = 0
 5696 2188 80B5     		push	{r7, lr}
 5697              		.cfi_def_cfa_offset 8
 5698              		.cfi_offset 7, -8
 5699              		.cfi_offset 14, -4
 5700 218a 82B0     		sub	sp, sp, #8
 5701              		.cfi_def_cfa_offset 16
 5702 218c 00AF     		add	r7, sp, #0
 5703              		.cfi_def_cfa_register 7
 5704 218e 7860     		str	r0, [r7, #4]
2696:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Capture compare 1 event */
2697:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 5705              		.loc 1 2697 0
 5706 2190 7B68     		ldr	r3, [r7, #4]
 5707 2192 1B68     		ldr	r3, [r3]
 5708 2194 1B69     		ldr	r3, [r3, #16]
 5709 2196 03F00203 		and	r3, r3, #2
 5710 219a 002B     		cmp	r3, #0
 5711 219c 25D0     		beq	.L343
2698:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2699:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_CC1) !=RESET)
 5712              		.loc 1 2699 0
 5713 219e 7B68     		ldr	r3, [r7, #4]
 5714 21a0 1B68     		ldr	r3, [r3]
 5715 21a2 DB68     		ldr	r3, [r3, #12]
 5716 21a4 03F00203 		and	r3, r3, #2
 5717 21a8 002B     		cmp	r3, #0
 5718 21aa 1ED0     		beq	.L343
2700:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2701:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
2702:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 5719              		.loc 1 2702 0
 5720 21ac 7B68     		ldr	r3, [r7, #4]
 5721 21ae 1B68     		ldr	r3, [r3]
 5722 21b0 7A68     		ldr	r2, [r7, #4]
 5723 21b2 1268     		ldr	r2, [r2]
 5724 21b4 1269     		ldr	r2, [r2, #16]
 5725 21b6 22F00202 		bic	r2, r2, #2
 5726 21ba 1A61     		str	r2, [r3, #16]
2703:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 5727              		.loc 1 2703 0
 5728 21bc 7B68     		ldr	r3, [r7, #4]
 5729 21be 0122     		movs	r2, #1
 5730 21c0 1A76     		strb	r2, [r3, #24]
2704:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         
2705:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Input capture event */
2706:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 5731              		.loc 1 2706 0
 5732 21c2 7B68     		ldr	r3, [r7, #4]
 5733 21c4 1B68     		ldr	r3, [r3]
 5734 21c6 9B69     		ldr	r3, [r3, #24]
 5735 21c8 03F00303 		and	r3, r3, #3
 5736 21cc 002B     		cmp	r3, #0
 5737 21ce 03D0     		beq	.L344
2707:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         {
2708:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****           HAL_TIM_IC_CaptureCallback(htim);
 5738              		.loc 1 2708 0
 5739 21d0 7868     		ldr	r0, [r7, #4]
 5740 21d2 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 5741 21d6 05E0     		b	.L345
 5742              	.L344:
2709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         }
2710:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Output compare event */
2711:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         else
2712:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         {
2713:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****           HAL_TIM_OC_DelayElapsedCallback(htim);
 5743              		.loc 1 2713 0
 5744 21d8 7868     		ldr	r0, [r7, #4]
 5745 21da FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
2714:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****           HAL_TIM_PWM_PulseFinishedCallback(htim);
 5746              		.loc 1 2714 0
 5747 21de 7868     		ldr	r0, [r7, #4]
 5748 21e0 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5749              	.L345:
2715:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         }
2716:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 5750              		.loc 1 2716 0
 5751 21e4 7B68     		ldr	r3, [r7, #4]
 5752 21e6 0022     		movs	r2, #0
 5753 21e8 1A76     		strb	r2, [r3, #24]
 5754              	.L343:
2717:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2718:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2719:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2720:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Capture compare 2 event */
2721:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 5755              		.loc 1 2721 0
 5756 21ea 7B68     		ldr	r3, [r7, #4]
 5757 21ec 1B68     		ldr	r3, [r3]
 5758 21ee 1B69     		ldr	r3, [r3, #16]
 5759 21f0 03F00403 		and	r3, r3, #4
 5760 21f4 002B     		cmp	r3, #0
 5761 21f6 25D0     		beq	.L346
2722:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2723:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_CC2) !=RESET)
 5762              		.loc 1 2723 0
 5763 21f8 7B68     		ldr	r3, [r7, #4]
 5764 21fa 1B68     		ldr	r3, [r3]
 5765 21fc DB68     		ldr	r3, [r3, #12]
 5766 21fe 03F00403 		and	r3, r3, #4
 5767 2202 002B     		cmp	r3, #0
 5768 2204 1ED0     		beq	.L346
2724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2725:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 5769              		.loc 1 2725 0
 5770 2206 7B68     		ldr	r3, [r7, #4]
 5771 2208 1B68     		ldr	r3, [r3]
 5772 220a 7A68     		ldr	r2, [r7, #4]
 5773 220c 1268     		ldr	r2, [r2]
 5774 220e 1269     		ldr	r2, [r2, #16]
 5775 2210 22F00402 		bic	r2, r2, #4
 5776 2214 1A61     		str	r2, [r3, #16]
2726:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 5777              		.loc 1 2726 0
 5778 2216 7B68     		ldr	r3, [r7, #4]
 5779 2218 0222     		movs	r2, #2
 5780 221a 1A76     		strb	r2, [r3, #24]
2727:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Input capture event */
2728:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 5781              		.loc 1 2728 0
 5782 221c 7B68     		ldr	r3, [r7, #4]
 5783 221e 1B68     		ldr	r3, [r3]
 5784 2220 9B69     		ldr	r3, [r3, #24]
 5785 2222 03F44073 		and	r3, r3, #768
 5786 2226 002B     		cmp	r3, #0
 5787 2228 03D0     		beq	.L347
2729:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {          
2730:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
 5788              		.loc 1 2730 0
 5789 222a 7868     		ldr	r0, [r7, #4]
 5790 222c FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 5791 2230 05E0     		b	.L348
 5792              	.L347:
2731:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2732:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Output compare event */
2733:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
2734:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
2735:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
 5793              		.loc 1 2735 0
 5794 2232 7868     		ldr	r0, [r7, #4]
 5795 2234 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
2736:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 5796              		.loc 1 2736 0
 5797 2238 7868     		ldr	r0, [r7, #4]
 5798 223a FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5799              	.L348:
2737:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2738:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 5800              		.loc 1 2738 0
 5801 223e 7B68     		ldr	r3, [r7, #4]
 5802 2240 0022     		movs	r2, #0
 5803 2242 1A76     		strb	r2, [r3, #24]
 5804              	.L346:
2739:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2740:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2741:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Capture compare 3 event */
2742:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 5805              		.loc 1 2742 0
 5806 2244 7B68     		ldr	r3, [r7, #4]
 5807 2246 1B68     		ldr	r3, [r3]
 5808 2248 1B69     		ldr	r3, [r3, #16]
 5809 224a 03F00803 		and	r3, r3, #8
 5810 224e 002B     		cmp	r3, #0
 5811 2250 25D0     		beq	.L349
2743:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2744:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_CC3) !=RESET)
 5812              		.loc 1 2744 0
 5813 2252 7B68     		ldr	r3, [r7, #4]
 5814 2254 1B68     		ldr	r3, [r3]
 5815 2256 DB68     		ldr	r3, [r3, #12]
 5816 2258 03F00803 		and	r3, r3, #8
 5817 225c 002B     		cmp	r3, #0
 5818 225e 1ED0     		beq	.L349
2745:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2746:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 5819              		.loc 1 2746 0
 5820 2260 7B68     		ldr	r3, [r7, #4]
 5821 2262 1B68     		ldr	r3, [r3]
 5822 2264 7A68     		ldr	r2, [r7, #4]
 5823 2266 1268     		ldr	r2, [r2]
 5824 2268 1269     		ldr	r2, [r2, #16]
 5825 226a 22F00802 		bic	r2, r2, #8
 5826 226e 1A61     		str	r2, [r3, #16]
2747:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 5827              		.loc 1 2747 0
 5828 2270 7B68     		ldr	r3, [r7, #4]
 5829 2272 0422     		movs	r2, #4
 5830 2274 1A76     		strb	r2, [r3, #24]
2748:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Input capture event */
2749:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if((htim->Instance->CCMR1 & TIM_CCMR2_CC3S) != 0x00)
 5831              		.loc 1 2749 0
 5832 2276 7B68     		ldr	r3, [r7, #4]
 5833 2278 1B68     		ldr	r3, [r3]
 5834 227a 9B69     		ldr	r3, [r3, #24]
 5835 227c 03F00303 		and	r3, r3, #3
 5836 2280 002B     		cmp	r3, #0
 5837 2282 03D0     		beq	.L350
2750:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {          
2751:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
 5838              		.loc 1 2751 0
 5839 2284 7868     		ldr	r0, [r7, #4]
 5840 2286 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 5841 228a 05E0     		b	.L351
 5842              	.L350:
2752:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2753:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Output compare event */
2754:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
2755:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
2756:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
 5843              		.loc 1 2756 0
 5844 228c 7868     		ldr	r0, [r7, #4]
 5845 228e FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
2757:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim); 
 5846              		.loc 1 2757 0
 5847 2292 7868     		ldr	r0, [r7, #4]
 5848 2294 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5849              	.L351:
2758:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2759:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 5850              		.loc 1 2759 0
 5851 2298 7B68     		ldr	r3, [r7, #4]
 5852 229a 0022     		movs	r2, #0
 5853 229c 1A76     		strb	r2, [r3, #24]
 5854              	.L349:
2760:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2761:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2762:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Capture compare 4 event */
2763:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 5855              		.loc 1 2763 0
 5856 229e 7B68     		ldr	r3, [r7, #4]
 5857 22a0 1B68     		ldr	r3, [r3]
 5858 22a2 1B69     		ldr	r3, [r3, #16]
 5859 22a4 03F01003 		and	r3, r3, #16
 5860 22a8 002B     		cmp	r3, #0
 5861 22aa 25D0     		beq	.L352
2764:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2765:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_CC4) !=RESET)
 5862              		.loc 1 2765 0
 5863 22ac 7B68     		ldr	r3, [r7, #4]
 5864 22ae 1B68     		ldr	r3, [r3]
 5865 22b0 DB68     		ldr	r3, [r3, #12]
 5866 22b2 03F01003 		and	r3, r3, #16
 5867 22b6 002B     		cmp	r3, #0
 5868 22b8 1ED0     		beq	.L352
2766:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 5869              		.loc 1 2767 0
 5870 22ba 7B68     		ldr	r3, [r7, #4]
 5871 22bc 1B68     		ldr	r3, [r3]
 5872 22be 7A68     		ldr	r2, [r7, #4]
 5873 22c0 1268     		ldr	r2, [r2]
 5874 22c2 1269     		ldr	r2, [r2, #16]
 5875 22c4 22F01002 		bic	r2, r2, #16
 5876 22c8 1A61     		str	r2, [r3, #16]
2768:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 5877              		.loc 1 2768 0
 5878 22ca 7B68     		ldr	r3, [r7, #4]
 5879 22cc 0822     		movs	r2, #8
 5880 22ce 1A76     		strb	r2, [r3, #24]
2769:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Input capture event */
2770:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if((htim->Instance->CCMR1 & TIM_CCMR2_CC4S) != 0x00)
 5881              		.loc 1 2770 0
 5882 22d0 7B68     		ldr	r3, [r7, #4]
 5883 22d2 1B68     		ldr	r3, [r3]
 5884 22d4 9B69     		ldr	r3, [r3, #24]
 5885 22d6 03F44073 		and	r3, r3, #768
 5886 22da 002B     		cmp	r3, #0
 5887 22dc 03D0     		beq	.L353
2771:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {          
2772:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
 5888              		.loc 1 2772 0
 5889 22de 7868     		ldr	r0, [r7, #4]
 5890 22e0 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 5891 22e4 05E0     		b	.L354
 5892              	.L353:
2773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2774:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Output compare event */
2775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
2776:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
2777:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
 5893              		.loc 1 2777 0
 5894 22e6 7868     		ldr	r0, [r7, #4]
 5895 22e8 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
2778:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 5896              		.loc 1 2778 0
 5897 22ec 7868     		ldr	r0, [r7, #4]
 5898 22ee FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5899              	.L354:
2779:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
2780:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 5900              		.loc 1 2780 0
 5901 22f2 7B68     		ldr	r3, [r7, #4]
 5902 22f4 0022     		movs	r2, #0
 5903 22f6 1A76     		strb	r2, [r3, #24]
 5904              	.L352:
2781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2782:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2783:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* TIM Update event */
2784:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 5905              		.loc 1 2784 0
 5906 22f8 7B68     		ldr	r3, [r7, #4]
 5907 22fa 1B68     		ldr	r3, [r3]
 5908 22fc 1B69     		ldr	r3, [r3, #16]
 5909 22fe 03F00103 		and	r3, r3, #1
 5910 2302 002B     		cmp	r3, #0
 5911 2304 11D0     		beq	.L355
2785:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_UPDATE) !=RESET)
 5912              		.loc 1 2786 0
 5913 2306 7B68     		ldr	r3, [r7, #4]
 5914 2308 1B68     		ldr	r3, [r3]
 5915 230a DB68     		ldr	r3, [r3, #12]
 5916 230c 03F00103 		and	r3, r3, #1
 5917 2310 002B     		cmp	r3, #0
 5918 2312 0AD0     		beq	.L355
2787:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 5919              		.loc 1 2788 0
 5920 2314 7B68     		ldr	r3, [r7, #4]
 5921 2316 1B68     		ldr	r3, [r3]
 5922 2318 7A68     		ldr	r2, [r7, #4]
 5923 231a 1268     		ldr	r2, [r2]
 5924 231c 1269     		ldr	r2, [r2, #16]
 5925 231e 22F00102 		bic	r2, r2, #1
 5926 2322 1A61     		str	r2, [r3, #16]
2789:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_TIM_PeriodElapsedCallback(htim);
 5927              		.loc 1 2789 0
 5928 2324 7868     		ldr	r0, [r7, #4]
 5929 2326 FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
 5930              	.L355:
2790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2791:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* TIM Break input event */
2793:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 5931              		.loc 1 2793 0
 5932 232a 7B68     		ldr	r3, [r7, #4]
 5933 232c 1B68     		ldr	r3, [r3]
 5934 232e 1B69     		ldr	r3, [r3, #16]
 5935 2330 03F08003 		and	r3, r3, #128
 5936 2334 002B     		cmp	r3, #0
 5937 2336 11D0     		beq	.L356
2794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2795:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_BREAK) !=RESET)
 5938              		.loc 1 2795 0
 5939 2338 7B68     		ldr	r3, [r7, #4]
 5940 233a 1B68     		ldr	r3, [r3]
 5941 233c DB68     		ldr	r3, [r3, #12]
 5942 233e 03F08003 		and	r3, r3, #128
 5943 2342 002B     		cmp	r3, #0
 5944 2344 0AD0     		beq	.L356
2796:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2797:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 5945              		.loc 1 2797 0
 5946 2346 7B68     		ldr	r3, [r7, #4]
 5947 2348 1B68     		ldr	r3, [r3]
 5948 234a 7A68     		ldr	r2, [r7, #4]
 5949 234c 1268     		ldr	r2, [r2]
 5950 234e 1269     		ldr	r2, [r2, #16]
 5951 2350 22F08002 		bic	r2, r2, #128
 5952 2354 1A61     		str	r2, [r3, #16]
2798:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_TIMEx_BreakCallback(htim);
 5953              		.loc 1 2798 0
 5954 2356 7868     		ldr	r0, [r7, #4]
 5955 2358 FFF7FEFF 		bl	HAL_TIMEx_BreakCallback
 5956              	.L356:
2799:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2801:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* TIM Trigger detection event */
2802:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 5957              		.loc 1 2802 0
 5958 235c 7B68     		ldr	r3, [r7, #4]
 5959 235e 1B68     		ldr	r3, [r3]
 5960 2360 1B69     		ldr	r3, [r3, #16]
 5961 2362 03F04003 		and	r3, r3, #64
 5962 2366 002B     		cmp	r3, #0
 5963 2368 11D0     		beq	.L357
2803:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2804:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_TRIGGER) !=RESET)
 5964              		.loc 1 2804 0
 5965 236a 7B68     		ldr	r3, [r7, #4]
 5966 236c 1B68     		ldr	r3, [r3]
 5967 236e DB68     		ldr	r3, [r3, #12]
 5968 2370 03F04003 		and	r3, r3, #64
 5969 2374 002B     		cmp	r3, #0
 5970 2376 0AD0     		beq	.L357
2805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2806:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 5971              		.loc 1 2806 0
 5972 2378 7B68     		ldr	r3, [r7, #4]
 5973 237a 1B68     		ldr	r3, [r3]
 5974 237c 7A68     		ldr	r2, [r7, #4]
 5975 237e 1268     		ldr	r2, [r2]
 5976 2380 1269     		ldr	r2, [r2, #16]
 5977 2382 22F04002 		bic	r2, r2, #64
 5978 2386 1A61     		str	r2, [r3, #16]
2807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_TIM_TriggerCallback(htim);
 5979              		.loc 1 2807 0
 5980 2388 7868     		ldr	r0, [r7, #4]
 5981 238a FFF7FEFF 		bl	HAL_TIM_TriggerCallback
 5982              	.L357:
2808:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2809:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2810:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* TIM commutation event */
2811:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 5983              		.loc 1 2811 0
 5984 238e 7B68     		ldr	r3, [r7, #4]
 5985 2390 1B68     		ldr	r3, [r3]
 5986 2392 1B69     		ldr	r3, [r3, #16]
 5987 2394 03F02003 		and	r3, r3, #32
 5988 2398 002B     		cmp	r3, #0
 5989 239a 11D0     		beq	.L342
2812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2813:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if(__HAL_TIM_GET_ITSTATUS(htim, TIM_IT_COM) !=RESET)
 5990              		.loc 1 2813 0
 5991 239c 7B68     		ldr	r3, [r7, #4]
 5992 239e 1B68     		ldr	r3, [r3]
 5993 23a0 DB68     		ldr	r3, [r3, #12]
 5994 23a2 03F02003 		and	r3, r3, #32
 5995 23a6 002B     		cmp	r3, #0
 5996 23a8 0AD0     		beq	.L342
2814:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 5997              		.loc 1 2815 0
 5998 23aa 7B68     		ldr	r3, [r7, #4]
 5999 23ac 1B68     		ldr	r3, [r3]
 6000 23ae 7A68     		ldr	r2, [r7, #4]
 6001 23b0 1268     		ldr	r2, [r2]
 6002 23b2 1269     		ldr	r2, [r2, #16]
 6003 23b4 22F02002 		bic	r2, r2, #32
 6004 23b8 1A61     		str	r2, [r3, #16]
2816:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_TIMEx_CommutationCallback(htim);
 6005              		.loc 1 2816 0
 6006 23ba 7868     		ldr	r0, [r7, #4]
 6007 23bc FFF7FEFF 		bl	HAL_TIMEx_CommutationCallback
 6008              	.L342:
2817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2818:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2819:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 6009              		.loc 1 2819 0
 6010 23c0 0837     		adds	r7, r7, #8
 6011 23c2 BD46     		mov	sp, r7
 6012              		@ sp needed
 6013 23c4 80BD     		pop	{r7, pc}
 6014              		.cfi_endproc
 6015              	.LFE113:
 6017 23c6 00BF     		.align	2
 6018              		.global	HAL_TIM_OC_ConfigChannel
 6019              		.thumb
 6020              		.thumb_func
 6022              	HAL_TIM_OC_ConfigChannel:
 6023              	.LFB114:
2820:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2822:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
2823:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2825:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group8 Peripheral Control functions
2826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief   	Peripheral Control functions 
2827:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
2828:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim   
2829:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
2830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                    ##### Peripheral Control functions #####
2831:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================  
2832:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  [..] 
2833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    This section provides functions allowing to:
2834:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode. 
2835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Configure External Clock source.
2836:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Configure Complementary channels, break features and dead time.
2837:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Configure Master and the Slave synchronization.
2838:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Configure the DMA Burst Mode.
2839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
2840:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
2841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
2842:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2843:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2844:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare Channels according to the specified
2846:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
2847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Output Compare handle
2848:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sConfig: TIM Output Compare configuration structure
2849:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2850:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2852:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2854:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
2855:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2856:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, ui
2858:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 6024              		.loc 1 2858 0
 6025              		.cfi_startproc
 6026              		@ args = 0, pretend = 0, frame = 16
 6027              		@ frame_needed = 1, uses_anonymous_args = 0
 6028 23c8 80B5     		push	{r7, lr}
 6029              		.cfi_def_cfa_offset 8
 6030              		.cfi_offset 7, -8
 6031              		.cfi_offset 14, -4
 6032 23ca 84B0     		sub	sp, sp, #16
 6033              		.cfi_def_cfa_offset 24
 6034 23cc 00AF     		add	r7, sp, #0
 6035              		.cfi_def_cfa_register 7
 6036 23ce F860     		str	r0, [r7, #12]
 6037 23d0 B960     		str	r1, [r7, #8]
 6038 23d2 7A60     		str	r2, [r7, #4]
2859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */ 
2860:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel)); 
2861:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
2862:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
2863:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(sConfig->OCNPolarity));
2864:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
2865:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCNIDLE_STATE(sConfig->OCNIdleState));
2866:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCIDLE_STATE(sConfig->OCIdleState));
2867:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2868:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check input state */
2869:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim); 
 6039              		.loc 1 2869 0
 6040 23d4 FB68     		ldr	r3, [r7, #12]
 6041 23d6 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 6042 23da 012B     		cmp	r3, #1
 6043 23dc 01D1     		bne	.L360
 6044              		.loc 1 2869 0 is_stmt 0 discriminator 1
 6045 23de 0223     		movs	r3, #2
 6046 23e0 4EE0     		b	.L361
 6047              	.L360:
 6048              		.loc 1 2869 0 discriminator 2
 6049 23e2 FB68     		ldr	r3, [r7, #12]
 6050 23e4 0122     		movs	r2, #1
 6051 23e6 83F83820 		strb	r2, [r3, #56]
2870:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2871:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 6052              		.loc 1 2871 0 is_stmt 1 discriminator 2
 6053 23ea FB68     		ldr	r3, [r7, #12]
 6054 23ec 0222     		movs	r2, #2
 6055 23ee 83F83920 		strb	r2, [r3, #57]
2872:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2873:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 6056              		.loc 1 2873 0 discriminator 2
 6057 23f2 7B68     		ldr	r3, [r7, #4]
 6058 23f4 0C2B     		cmp	r3, #12
 6059 23f6 39D8     		bhi	.L369
 6060 23f8 01A2     		adr	r2, .L364
 6061 23fa 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6062 23fe 00BF     		.p2align 2
 6063              	.L364:
 6064 2400 35240000 		.word	.L363+1
 6065 2404 6D240000 		.word	.L369+1
 6066 2408 6D240000 		.word	.L369+1
 6067 240c 6D240000 		.word	.L369+1
 6068 2410 43240000 		.word	.L365+1
 6069 2414 6D240000 		.word	.L369+1
 6070 2418 6D240000 		.word	.L369+1
 6071 241c 6D240000 		.word	.L369+1
 6072 2420 51240000 		.word	.L366+1
 6073 2424 6D240000 		.word	.L369+1
 6074 2428 6D240000 		.word	.L369+1
 6075 242c 6D240000 		.word	.L369+1
 6076 2430 5F240000 		.word	.L367+1
 6077              	.L363:
2874:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2875:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
2876:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2877:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
2878:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the TIM Channel 1 in Output Compare */
2879:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
 6078              		.loc 1 2879 0
 6079 2434 FB68     		ldr	r3, [r7, #12]
 6080 2436 1B68     		ldr	r3, [r3]
 6081 2438 1846     		mov	r0, r3
 6082 243a B968     		ldr	r1, [r7, #8]
 6083 243c 01F012F9 		bl	TIM_OC1_SetConfig
2880:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2881:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6084              		.loc 1 2881 0
 6085 2440 15E0     		b	.L368
 6086              	.L365:
2882:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2883:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
2884:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2885:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2886:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the TIM Channel 2 in Output Compare */
2887:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
 6087              		.loc 1 2887 0
 6088 2442 FB68     		ldr	r3, [r7, #12]
 6089 2444 1B68     		ldr	r3, [r3]
 6090 2446 1846     		mov	r0, r3
 6091 2448 B968     		ldr	r1, [r7, #8]
 6092 244a FFF7FEFF 		bl	TIM_OC2_SetConfig
2888:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2889:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6093              		.loc 1 2889 0
 6094 244e 0EE0     		b	.L368
 6095              	.L366:
2890:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2891:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
2892:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2893:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
2894:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the TIM Channel 3 in Output Compare */
2895:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
 6096              		.loc 1 2895 0
 6097 2450 FB68     		ldr	r3, [r7, #12]
 6098 2452 1B68     		ldr	r3, [r3]
 6099 2454 1846     		mov	r0, r3
 6100 2456 B968     		ldr	r1, [r7, #8]
 6101 2458 01F0F0F9 		bl	TIM_OC3_SetConfig
2896:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2897:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6102              		.loc 1 2897 0
 6103 245c 07E0     		b	.L368
 6104              	.L367:
2898:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2899:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
2900:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
2901:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
2902:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the TIM Channel 4 in Output Compare */
2903:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
 6105              		.loc 1 2903 0
 6106 245e FB68     		ldr	r3, [r7, #12]
 6107 2460 1B68     		ldr	r3, [r3]
 6108 2462 1846     		mov	r0, r3
 6109 2464 B968     		ldr	r1, [r7, #8]
 6110 2466 01F061FA 		bl	TIM_OC4_SetConfig
2904:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
2905:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6111              		.loc 1 2905 0
 6112 246a 00E0     		b	.L368
 6113              	.L369:
2906:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2907:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
2908:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;    
 6114              		.loc 1 2908 0
 6115 246c 00BF     		nop
 6116              	.L368:
2909:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2910:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 6117              		.loc 1 2910 0
 6118 246e FB68     		ldr	r3, [r7, #12]
 6119 2470 0122     		movs	r2, #1
 6120 2472 83F83920 		strb	r2, [r3, #57]
2911:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2912:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim); 
 6121              		.loc 1 2912 0
 6122 2476 FB68     		ldr	r3, [r7, #12]
 6123 2478 0022     		movs	r2, #0
 6124 247a 83F83820 		strb	r2, [r3, #56]
2913:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2914:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 6125              		.loc 1 2914 0
 6126 247e 0023     		movs	r3, #0
 6127              	.L361:
2915:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 6128              		.loc 1 2915 0
 6129 2480 1846     		mov	r0, r3
 6130 2482 1037     		adds	r7, r7, #16
 6131 2484 BD46     		mov	sp, r7
 6132              		@ sp needed
 6133 2486 80BD     		pop	{r7, pc}
 6134              		.cfi_endproc
 6135              	.LFE114:
 6137              		.align	2
 6138              		.global	HAL_TIM_IC_ConfigChannel
 6139              		.thumb
 6140              		.thumb_func
 6142              	HAL_TIM_IC_ConfigChannel:
 6143              	.LFB115:
2916:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2917:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
2918:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Channels according to the specified
2919:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_IC_InitTypeDef.
2920:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM IC handle
2921:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sConfig: TIM Input Capture configuration structure
2922:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
2923:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
2924:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2925:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2926:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2927:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
2928:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
2929:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
2930:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, ui
2931:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 6144              		.loc 1 2931 0
 6145              		.cfi_startproc
 6146              		@ args = 0, pretend = 0, frame = 16
 6147              		@ frame_needed = 1, uses_anonymous_args = 0
 6148 2488 80B5     		push	{r7, lr}
 6149              		.cfi_def_cfa_offset 8
 6150              		.cfi_offset 7, -8
 6151              		.cfi_offset 14, -4
 6152 248a 84B0     		sub	sp, sp, #16
 6153              		.cfi_def_cfa_offset 24
 6154 248c 00AF     		add	r7, sp, #0
 6155              		.cfi_def_cfa_register 7
 6156 248e F860     		str	r0, [r7, #12]
 6157 2490 B960     		str	r1, [r7, #8]
 6158 2492 7A60     		str	r2, [r7, #4]
2932:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
2933:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
2934:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
2935:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
2936:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
2937:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
2938:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2939:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 6159              		.loc 1 2939 0
 6160 2494 FB68     		ldr	r3, [r7, #12]
 6161 2496 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 6162 249a 012B     		cmp	r3, #1
 6163 249c 01D1     		bne	.L371
 6164              		.loc 1 2939 0 is_stmt 0 discriminator 1
 6165 249e 0223     		movs	r3, #2
 6166 24a0 8AE0     		b	.L372
 6167              	.L371:
 6168              		.loc 1 2939 0 discriminator 2
 6169 24a2 FB68     		ldr	r3, [r7, #12]
 6170 24a4 0122     		movs	r2, #1
 6171 24a6 83F83820 		strb	r2, [r3, #56]
2940:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2941:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 6172              		.loc 1 2941 0 is_stmt 1 discriminator 2
 6173 24aa FB68     		ldr	r3, [r7, #12]
 6174 24ac 0222     		movs	r2, #2
 6175 24ae 83F83920 		strb	r2, [r3, #57]
2942:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
2943:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
 6176              		.loc 1 2943 0 discriminator 2
 6177 24b2 7B68     		ldr	r3, [r7, #4]
 6178 24b4 002B     		cmp	r3, #0
 6179 24b6 1BD1     		bne	.L373
2944:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2945:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* TI1 Configuration */
2946:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_TI1_SetConfig(htim->Instance,
 6180              		.loc 1 2946 0
 6181 24b8 FB68     		ldr	r3, [r7, #12]
 6182 24ba 1868     		ldr	r0, [r3]
 6183 24bc BB68     		ldr	r3, [r7, #8]
 6184 24be 1968     		ldr	r1, [r3]
 6185 24c0 BB68     		ldr	r3, [r7, #8]
 6186 24c2 5A68     		ldr	r2, [r3, #4]
 6187 24c4 BB68     		ldr	r3, [r7, #8]
 6188 24c6 DB68     		ldr	r3, [r3, #12]
 6189 24c8 FFF7FEFF 		bl	TIM_TI1_SetConfig
2947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICPolarity,
2948:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICSelection,
2949:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICFilter);
2950:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
2951:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the IC1PSC Bits */
2952:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 6190              		.loc 1 2952 0
 6191 24cc FB68     		ldr	r3, [r7, #12]
 6192 24ce 1B68     		ldr	r3, [r3]
 6193 24d0 FA68     		ldr	r2, [r7, #12]
 6194 24d2 1268     		ldr	r2, [r2]
 6195 24d4 9269     		ldr	r2, [r2, #24]
 6196 24d6 22F00C02 		bic	r2, r2, #12
 6197 24da 9A61     		str	r2, [r3, #24]
2953:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2954:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the IC1PSC value */
2955:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 6198              		.loc 1 2955 0
 6199 24dc FB68     		ldr	r3, [r7, #12]
 6200 24de 1B68     		ldr	r3, [r3]
 6201 24e0 FA68     		ldr	r2, [r7, #12]
 6202 24e2 1268     		ldr	r2, [r2]
 6203 24e4 9169     		ldr	r1, [r2, #24]
 6204 24e6 BA68     		ldr	r2, [r7, #8]
 6205 24e8 9268     		ldr	r2, [r2, #8]
 6206 24ea 0A43     		orrs	r2, r2, r1
 6207 24ec 9A61     		str	r2, [r3, #24]
 6208 24ee 5AE0     		b	.L374
 6209              	.L373:
2956:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
 6210              		.loc 1 2957 0
 6211 24f0 7B68     		ldr	r3, [r7, #4]
 6212 24f2 042B     		cmp	r3, #4
 6213 24f4 1CD1     		bne	.L375
2958:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2959:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* TI2 Configuration */
2960:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2961:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_TI2_SetConfig(htim->Instance, 
 6214              		.loc 1 2962 0
 6215 24f6 FB68     		ldr	r3, [r7, #12]
 6216 24f8 1868     		ldr	r0, [r3]
 6217 24fa BB68     		ldr	r3, [r7, #8]
 6218 24fc 1968     		ldr	r1, [r3]
 6219 24fe BB68     		ldr	r3, [r7, #8]
 6220 2500 5A68     		ldr	r2, [r3, #4]
 6221 2502 BB68     		ldr	r3, [r7, #8]
 6222 2504 DB68     		ldr	r3, [r3, #12]
 6223 2506 01F021FB 		bl	TIM_TI2_SetConfig
2963:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sConfig->ICPolarity,
2964:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sConfig->ICSelection,
2965:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sConfig->ICFilter);
2966:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
2967:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the IC2PSC Bits */
2968:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 6224              		.loc 1 2968 0
 6225 250a FB68     		ldr	r3, [r7, #12]
 6226 250c 1B68     		ldr	r3, [r3]
 6227 250e FA68     		ldr	r2, [r7, #12]
 6228 2510 1268     		ldr	r2, [r2]
 6229 2512 9269     		ldr	r2, [r2, #24]
 6230 2514 22F44062 		bic	r2, r2, #3072
 6231 2518 9A61     		str	r2, [r3, #24]
2969:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2970:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the IC2PSC value */
2971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8);
 6232              		.loc 1 2971 0
 6233 251a FB68     		ldr	r3, [r7, #12]
 6234 251c 1B68     		ldr	r3, [r3]
 6235 251e FA68     		ldr	r2, [r7, #12]
 6236 2520 1268     		ldr	r2, [r2]
 6237 2522 9169     		ldr	r1, [r2, #24]
 6238 2524 BA68     		ldr	r2, [r7, #8]
 6239 2526 9268     		ldr	r2, [r2, #8]
 6240 2528 1202     		lsls	r2, r2, #8
 6241 252a 0A43     		orrs	r2, r2, r1
 6242 252c 9A61     		str	r2, [r3, #24]
 6243 252e 3AE0     		b	.L374
 6244              	.L375:
2972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_3)
 6245              		.loc 1 2973 0
 6246 2530 7B68     		ldr	r3, [r7, #4]
 6247 2532 082B     		cmp	r3, #8
 6248 2534 1BD1     		bne	.L376
2974:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2975:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* TI3 Configuration */
2976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
2977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2978:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_TI3_SetConfig(htim->Instance,  
 6249              		.loc 1 2978 0
 6250 2536 FB68     		ldr	r3, [r7, #12]
 6251 2538 1868     		ldr	r0, [r3]
 6252 253a BB68     		ldr	r3, [r7, #8]
 6253 253c 1968     		ldr	r1, [r3]
 6254 253e BB68     		ldr	r3, [r7, #8]
 6255 2540 5A68     		ldr	r2, [r3, #4]
 6256 2542 BB68     		ldr	r3, [r7, #8]
 6257 2544 DB68     		ldr	r3, [r3, #12]
 6258 2546 01F073FB 		bl	TIM_TI3_SetConfig
2979:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICPolarity,
2980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICSelection,
2981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICFilter);
2982:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
2983:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the IC3PSC Bits */
2984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 6259              		.loc 1 2984 0
 6260 254a FB68     		ldr	r3, [r7, #12]
 6261 254c 1B68     		ldr	r3, [r3]
 6262 254e FA68     		ldr	r2, [r7, #12]
 6263 2550 1268     		ldr	r2, [r2]
 6264 2552 D269     		ldr	r2, [r2, #28]
 6265 2554 22F00C02 		bic	r2, r2, #12
 6266 2558 DA61     		str	r2, [r3, #28]
2985:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
2986:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the IC3PSC value */
2987:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 6267              		.loc 1 2987 0
 6268 255a FB68     		ldr	r3, [r7, #12]
 6269 255c 1B68     		ldr	r3, [r3]
 6270 255e FA68     		ldr	r2, [r7, #12]
 6271 2560 1268     		ldr	r2, [r2]
 6272 2562 D169     		ldr	r1, [r2, #28]
 6273 2564 BA68     		ldr	r2, [r7, #8]
 6274 2566 9268     		ldr	r2, [r2, #8]
 6275 2568 0A43     		orrs	r2, r2, r1
 6276 256a DA61     		str	r2, [r3, #28]
 6277 256c 1BE0     		b	.L374
 6278              	.L376:
2988:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
2989:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else
2990:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
2991:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* TI4 Configuration */
2992:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
2993:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
2994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_TI4_SetConfig(htim->Instance, 
 6279              		.loc 1 2994 0
 6280 256e FB68     		ldr	r3, [r7, #12]
 6281 2570 1868     		ldr	r0, [r3]
 6282 2572 BB68     		ldr	r3, [r7, #8]
 6283 2574 1968     		ldr	r1, [r3]
 6284 2576 BB68     		ldr	r3, [r7, #8]
 6285 2578 5A68     		ldr	r2, [r3, #4]
 6286 257a BB68     		ldr	r3, [r7, #8]
 6287 257c DB68     		ldr	r3, [r3, #12]
 6288 257e 01F093FB 		bl	TIM_TI4_SetConfig
2995:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICPolarity,
2996:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICSelection,
2997:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                sConfig->ICFilter);
2998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
2999:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the IC4PSC Bits */
3000:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 6289              		.loc 1 3000 0
 6290 2582 FB68     		ldr	r3, [r7, #12]
 6291 2584 1B68     		ldr	r3, [r3]
 6292 2586 FA68     		ldr	r2, [r7, #12]
 6293 2588 1268     		ldr	r2, [r2]
 6294 258a D269     		ldr	r2, [r2, #28]
 6295 258c 22F44062 		bic	r2, r2, #3072
 6296 2590 DA61     		str	r2, [r3, #28]
3001:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3002:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the IC4PSC value */
3003:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8);
 6297              		.loc 1 3003 0
 6298 2592 FB68     		ldr	r3, [r7, #12]
 6299 2594 1B68     		ldr	r3, [r3]
 6300 2596 FA68     		ldr	r2, [r7, #12]
 6301 2598 1268     		ldr	r2, [r2]
 6302 259a D169     		ldr	r1, [r2, #28]
 6303 259c BA68     		ldr	r2, [r7, #8]
 6304 259e 9268     		ldr	r2, [r2, #8]
 6305 25a0 1202     		lsls	r2, r2, #8
 6306 25a2 0A43     		orrs	r2, r2, r1
 6307 25a4 DA61     		str	r2, [r3, #28]
 6308              	.L374:
3004:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3005:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3006:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 6309              		.loc 1 3006 0
 6310 25a6 FB68     		ldr	r3, [r7, #12]
 6311 25a8 0122     		movs	r2, #1
 6312 25aa 83F83920 		strb	r2, [r3, #57]
3007:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 6313              		.loc 1 3008 0
 6314 25ae FB68     		ldr	r3, [r7, #12]
 6315 25b0 0022     		movs	r2, #0
 6316 25b2 83F83820 		strb	r2, [r3, #56]
3009:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3010:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK; 
 6317              		.loc 1 3010 0
 6318 25b6 0023     		movs	r3, #0
 6319              	.L372:
3011:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 6320              		.loc 1 3011 0
 6321 25b8 1846     		mov	r0, r3
 6322 25ba 1037     		adds	r7, r7, #16
 6323 25bc BD46     		mov	sp, r7
 6324              		@ sp needed
 6325 25be 80BD     		pop	{r7, pc}
 6326              		.cfi_endproc
 6327              	.LFE115:
 6329              		.align	2
 6330              		.global	HAL_TIM_PWM_ConfigChannel
 6331              		.thumb
 6332              		.thumb_func
 6334              	HAL_TIM_PWM_ConfigChannel:
 6335              	.LFB116:
3012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3013:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3014:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM PWM  channels according to the specified
3015:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
3016:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3017:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sConfig: TIM PWM configuration structure
3018:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
3019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
3020:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3021:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3022:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3023:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3024:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3025:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3026:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, u
3027:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 6336              		.loc 1 3027 0
 6337              		.cfi_startproc
 6338              		@ args = 0, pretend = 0, frame = 16
 6339              		@ frame_needed = 1, uses_anonymous_args = 0
 6340 25c0 80B5     		push	{r7, lr}
 6341              		.cfi_def_cfa_offset 8
 6342              		.cfi_offset 7, -8
 6343              		.cfi_offset 14, -4
 6344 25c2 84B0     		sub	sp, sp, #16
 6345              		.cfi_def_cfa_offset 24
 6346 25c4 00AF     		add	r7, sp, #0
 6347              		.cfi_def_cfa_register 7
 6348 25c6 F860     		str	r0, [r7, #12]
 6349 25c8 B960     		str	r1, [r7, #8]
 6350 25ca 7A60     		str	r2, [r7, #4]
3028:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 6351              		.loc 1 3028 0
 6352 25cc FB68     		ldr	r3, [r7, #12]
 6353 25ce 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 6354 25d2 012B     		cmp	r3, #1
 6355 25d4 01D1     		bne	.L378
 6356              		.loc 1 3028 0 is_stmt 0 discriminator 1
 6357 25d6 0223     		movs	r3, #2
 6358 25d8 B4E0     		b	.L379
 6359              	.L378:
 6360              		.loc 1 3028 0 discriminator 2
 6361 25da FB68     		ldr	r3, [r7, #12]
 6362 25dc 0122     		movs	r2, #1
 6363 25de 83F83820 		strb	r2, [r3, #56]
3029:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3030:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */ 
3031:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel)); 
3032:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
3033:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
3034:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(sConfig->OCNPolarity));
3035:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCNIDLE_STATE(sConfig->OCNIdleState));
3036:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OCIDLE_STATE(sConfig->OCIdleState));
3037:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3038:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 6364              		.loc 1 3038 0 is_stmt 1 discriminator 2
 6365 25e2 FB68     		ldr	r3, [r7, #12]
 6366 25e4 0222     		movs	r2, #2
 6367 25e6 83F83920 		strb	r2, [r3, #57]
3039:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3040:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 6368              		.loc 1 3040 0 discriminator 2
 6369 25ea 7B68     		ldr	r3, [r7, #4]
 6370 25ec 0C2B     		cmp	r3, #12
 6371 25ee 00F29F80 		bhi	.L387
 6372 25f2 01A2     		adr	r2, .L382
 6373 25f4 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6374              		.p2align 2
 6375              	.L382:
 6376 25f8 2D260000 		.word	.L381+1
 6377 25fc 31270000 		.word	.L387+1
 6378 2600 31270000 		.word	.L387+1
 6379 2604 31270000 		.word	.L387+1
 6380 2608 6D260000 		.word	.L383+1
 6381 260c 31270000 		.word	.L387+1
 6382 2610 31270000 		.word	.L387+1
 6383 2614 31270000 		.word	.L387+1
 6384 2618 AF260000 		.word	.L384+1
 6385 261c 31270000 		.word	.L387+1
 6386 2620 31270000 		.word	.L387+1
 6387 2624 31270000 		.word	.L387+1
 6388 2628 EF260000 		.word	.L385+1
 6389              	.L381:
3041:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3042:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
3043:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3044:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3045:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Channel 1 in PWM mode */
3046:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
 6390              		.loc 1 3046 0
 6391 262c FB68     		ldr	r3, [r7, #12]
 6392 262e 1B68     		ldr	r3, [r3]
 6393 2630 1846     		mov	r0, r3
 6394 2632 B968     		ldr	r1, [r7, #8]
 6395 2634 01F016F8 		bl	TIM_OC1_SetConfig
3047:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3048:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the Preload enable bit for channel1 */
3049:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 6396              		.loc 1 3049 0
 6397 2638 FB68     		ldr	r3, [r7, #12]
 6398 263a 1B68     		ldr	r3, [r3]
 6399 263c FA68     		ldr	r2, [r7, #12]
 6400 263e 1268     		ldr	r2, [r2]
 6401 2640 9269     		ldr	r2, [r2, #24]
 6402 2642 42F00802 		orr	r2, r2, #8
 6403 2646 9A61     		str	r2, [r3, #24]
3050:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3051:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Output Fast mode */
3052:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 6404              		.loc 1 3052 0
 6405 2648 FB68     		ldr	r3, [r7, #12]
 6406 264a 1B68     		ldr	r3, [r3]
 6407 264c FA68     		ldr	r2, [r7, #12]
 6408 264e 1268     		ldr	r2, [r2]
 6409 2650 9269     		ldr	r2, [r2, #24]
 6410 2652 22F00402 		bic	r2, r2, #4
 6411 2656 9A61     		str	r2, [r3, #24]
3053:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
 6412              		.loc 1 3053 0
 6413 2658 FB68     		ldr	r3, [r7, #12]
 6414 265a 1B68     		ldr	r3, [r3]
 6415 265c FA68     		ldr	r2, [r7, #12]
 6416 265e 1268     		ldr	r2, [r2]
 6417 2660 9169     		ldr	r1, [r2, #24]
 6418 2662 BA68     		ldr	r2, [r7, #8]
 6419 2664 1269     		ldr	r2, [r2, #16]
 6420 2666 0A43     		orrs	r2, r2, r1
 6421 2668 9A61     		str	r2, [r3, #24]
3054:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3055:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6422              		.loc 1 3055 0
 6423 266a 62E0     		b	.L386
 6424              	.L383:
3056:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3057:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
3058:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3059:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3060:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Channel 2 in PWM mode */
3061:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
 6425              		.loc 1 3061 0
 6426 266c FB68     		ldr	r3, [r7, #12]
 6427 266e 1B68     		ldr	r3, [r3]
 6428 2670 1846     		mov	r0, r3
 6429 2672 B968     		ldr	r1, [r7, #8]
 6430 2674 FFF7FEFF 		bl	TIM_OC2_SetConfig
3062:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3063:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the Preload enable bit for channel2 */
3064:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 6431              		.loc 1 3064 0
 6432 2678 FB68     		ldr	r3, [r7, #12]
 6433 267a 1B68     		ldr	r3, [r3]
 6434 267c FA68     		ldr	r2, [r7, #12]
 6435 267e 1268     		ldr	r2, [r2]
 6436 2680 9269     		ldr	r2, [r2, #24]
 6437 2682 42F40062 		orr	r2, r2, #2048
 6438 2686 9A61     		str	r2, [r3, #24]
3065:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3066:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Output Fast mode */
3067:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 6439              		.loc 1 3067 0
 6440 2688 FB68     		ldr	r3, [r7, #12]
 6441 268a 1B68     		ldr	r3, [r3]
 6442 268c FA68     		ldr	r2, [r7, #12]
 6443 268e 1268     		ldr	r2, [r2]
 6444 2690 9269     		ldr	r2, [r2, #24]
 6445 2692 22F48062 		bic	r2, r2, #1024
 6446 2696 9A61     		str	r2, [r3, #24]
3068:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 6447              		.loc 1 3068 0
 6448 2698 FB68     		ldr	r3, [r7, #12]
 6449 269a 1B68     		ldr	r3, [r3]
 6450 269c FA68     		ldr	r2, [r7, #12]
 6451 269e 1268     		ldr	r2, [r2]
 6452 26a0 9169     		ldr	r1, [r2, #24]
 6453 26a2 BA68     		ldr	r2, [r7, #8]
 6454 26a4 1269     		ldr	r2, [r2, #16]
 6455 26a6 1202     		lsls	r2, r2, #8
 6456 26a8 0A43     		orrs	r2, r2, r1
 6457 26aa 9A61     		str	r2, [r3, #24]
3069:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3070:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6458              		.loc 1 3070 0
 6459 26ac 41E0     		b	.L386
 6460              	.L384:
3071:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3072:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
3073:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3074:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3075:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Channel 3 in PWM mode */
3076:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
 6461              		.loc 1 3076 0
 6462 26ae FB68     		ldr	r3, [r7, #12]
 6463 26b0 1B68     		ldr	r3, [r3]
 6464 26b2 1846     		mov	r0, r3
 6465 26b4 B968     		ldr	r1, [r7, #8]
 6466 26b6 01F0C1F8 		bl	TIM_OC3_SetConfig
3077:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3078:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the Preload enable bit for channel3 */
3079:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 6467              		.loc 1 3079 0
 6468 26ba FB68     		ldr	r3, [r7, #12]
 6469 26bc 1B68     		ldr	r3, [r3]
 6470 26be FA68     		ldr	r2, [r7, #12]
 6471 26c0 1268     		ldr	r2, [r2]
 6472 26c2 D269     		ldr	r2, [r2, #28]
 6473 26c4 42F00802 		orr	r2, r2, #8
 6474 26c8 DA61     		str	r2, [r3, #28]
3080:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3081:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      /* Configure the Output Fast mode */
3082:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 6475              		.loc 1 3082 0
 6476 26ca FB68     		ldr	r3, [r7, #12]
 6477 26cc 1B68     		ldr	r3, [r3]
 6478 26ce FA68     		ldr	r2, [r7, #12]
 6479 26d0 1268     		ldr	r2, [r2]
 6480 26d2 D269     		ldr	r2, [r2, #28]
 6481 26d4 22F00402 		bic	r2, r2, #4
 6482 26d8 DA61     		str	r2, [r3, #28]
3083:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 6483              		.loc 1 3083 0
 6484 26da FB68     		ldr	r3, [r7, #12]
 6485 26dc 1B68     		ldr	r3, [r3]
 6486 26de FA68     		ldr	r2, [r7, #12]
 6487 26e0 1268     		ldr	r2, [r2]
 6488 26e2 D169     		ldr	r1, [r2, #28]
 6489 26e4 BA68     		ldr	r2, [r7, #8]
 6490 26e6 1269     		ldr	r2, [r2, #16]
 6491 26e8 0A43     		orrs	r2, r2, r1
 6492 26ea DA61     		str	r2, [r3, #28]
3084:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3085:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6493              		.loc 1 3085 0
 6494 26ec 21E0     		b	.L386
 6495              	.L385:
3086:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3087:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
3088:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3089:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3090:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the Channel 4 in PWM mode */
3091:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
 6496              		.loc 1 3091 0
 6497 26ee FB68     		ldr	r3, [r7, #12]
 6498 26f0 1B68     		ldr	r3, [r3]
 6499 26f2 1846     		mov	r0, r3
 6500 26f4 B968     		ldr	r1, [r7, #8]
 6501 26f6 01F019F9 		bl	TIM_OC4_SetConfig
3092:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3093:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the Preload enable bit for channel4 */
3094:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 6502              		.loc 1 3094 0
 6503 26fa FB68     		ldr	r3, [r7, #12]
 6504 26fc 1B68     		ldr	r3, [r3]
 6505 26fe FA68     		ldr	r2, [r7, #12]
 6506 2700 1268     		ldr	r2, [r2]
 6507 2702 D269     		ldr	r2, [r2, #28]
 6508 2704 42F40062 		orr	r2, r2, #2048
 6509 2708 DA61     		str	r2, [r3, #28]
3095:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3096:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      /* Configure the Output Fast mode */
3097:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 6510              		.loc 1 3097 0
 6511 270a FB68     		ldr	r3, [r7, #12]
 6512 270c 1B68     		ldr	r3, [r3]
 6513 270e FA68     		ldr	r2, [r7, #12]
 6514 2710 1268     		ldr	r2, [r2]
 6515 2712 D269     		ldr	r2, [r2, #28]
 6516 2714 22F48062 		bic	r2, r2, #1024
 6517 2718 DA61     		str	r2, [r3, #28]
3098:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 6518              		.loc 1 3098 0
 6519 271a FB68     		ldr	r3, [r7, #12]
 6520 271c 1B68     		ldr	r3, [r3]
 6521 271e FA68     		ldr	r2, [r7, #12]
 6522 2720 1268     		ldr	r2, [r2]
 6523 2722 D169     		ldr	r1, [r2, #28]
 6524 2724 BA68     		ldr	r2, [r7, #8]
 6525 2726 1269     		ldr	r2, [r2, #16]
 6526 2728 1202     		lsls	r2, r2, #8
 6527 272a 0A43     		orrs	r2, r2, r1
 6528 272c DA61     		str	r2, [r3, #28]
3099:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3100:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 6529              		.loc 1 3100 0
 6530 272e 00E0     		b	.L386
 6531              	.L387:
3101:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3102:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
3103:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;    
 6532              		.loc 1 3103 0
 6533 2730 00BF     		nop
 6534              	.L386:
3104:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3105:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3106:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 6535              		.loc 1 3106 0
 6536 2732 FB68     		ldr	r3, [r7, #12]
 6537 2734 0122     		movs	r2, #1
 6538 2736 83F83920 		strb	r2, [r3, #57]
3107:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3108:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 6539              		.loc 1 3108 0
 6540 273a FB68     		ldr	r3, [r7, #12]
 6541 273c 0022     		movs	r2, #0
 6542 273e 83F83820 		strb	r2, [r3, #56]
3109:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3110:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 6543              		.loc 1 3110 0
 6544 2742 0023     		movs	r3, #0
 6545              	.L379:
3111:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 6546              		.loc 1 3111 0
 6547 2744 1846     		mov	r0, r3
 6548 2746 1037     		adds	r7, r7, #16
 6549 2748 BD46     		mov	sp, r7
 6550              		@ sp needed
 6551 274a 80BD     		pop	{r7, pc}
 6552              		.cfi_endproc
 6553              	.LFE116:
 6555              		.align	2
 6556              		.global	HAL_TIM_OnePulse_ConfigChannel
 6557              		.thumb
 6558              		.thumb_func
 6560              	HAL_TIM_OnePulse_ConfigChannel:
 6561              	.LFB117:
3112:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3113:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3114:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Channels according to the specified
3115:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         parameters in the TIM_OnePulse_InitTypeDef.
3116:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM One Pulse handle
3117:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sConfig: TIM One Pulse configuration structure
3118:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OutputChannel : TIM Channels to be enabled
3119:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
3120:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3121:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3122:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  InputChannel : TIM Channels to be enabled
3123:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
3124:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3125:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3126:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3127:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3128:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef
3129:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 6562              		.loc 1 3129 0
 6563              		.cfi_startproc
 6564              		@ args = 0, pretend = 0, frame = 48
 6565              		@ frame_needed = 1, uses_anonymous_args = 0
 6566 274c 80B5     		push	{r7, lr}
 6567              		.cfi_def_cfa_offset 8
 6568              		.cfi_offset 7, -8
 6569              		.cfi_offset 14, -4
 6570 274e 8CB0     		sub	sp, sp, #48
 6571              		.cfi_def_cfa_offset 56
 6572 2750 00AF     		add	r7, sp, #0
 6573              		.cfi_def_cfa_register 7
 6574 2752 F860     		str	r0, [r7, #12]
 6575 2754 B960     		str	r1, [r7, #8]
 6576 2756 7A60     		str	r2, [r7, #4]
 6577 2758 3B60     		str	r3, [r7]
3130:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
3131:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3132:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3133:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
3134:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
3135:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3136:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(OutputChannel != InputChannel)  
 6578              		.loc 1 3136 0
 6579 275a 7A68     		ldr	r2, [r7, #4]
 6580 275c 3B68     		ldr	r3, [r7]
 6581 275e 9A42     		cmp	r2, r3
 6582 2760 00F0AF80 		beq	.L389
3137:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3138:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_LOCK(htim);
 6583              		.loc 1 3138 0
 6584 2764 FB68     		ldr	r3, [r7, #12]
 6585 2766 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 6586 276a 012B     		cmp	r3, #1
 6587 276c 01D1     		bne	.L390
 6588              		.loc 1 3138 0 is_stmt 0 discriminator 1
 6589 276e 0223     		movs	r3, #2
 6590 2770 A8E0     		b	.L400
 6591              	.L390:
 6592              		.loc 1 3138 0 discriminator 2
 6593 2772 FB68     		ldr	r3, [r7, #12]
 6594 2774 0122     		movs	r2, #1
 6595 2776 83F83820 		strb	r2, [r3, #56]
3139:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3140:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_BUSY;
 6596              		.loc 1 3140 0 is_stmt 1 discriminator 2
 6597 277a FB68     		ldr	r3, [r7, #12]
 6598 277c 0222     		movs	r2, #2
 6599 277e 83F83920 		strb	r2, [r3, #57]
3141:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3142:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Extract the Ouput compare configuration from sConfig structure */  
3143:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.OCMode = sConfig->OCMode;
 6600              		.loc 1 3143 0 discriminator 2
 6601 2782 BB68     		ldr	r3, [r7, #8]
 6602 2784 1B68     		ldr	r3, [r3]
 6603 2786 7B61     		str	r3, [r7, #20]
3144:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
 6604              		.loc 1 3144 0 discriminator 2
 6605 2788 BB68     		ldr	r3, [r7, #8]
 6606 278a 5B68     		ldr	r3, [r3, #4]
 6607 278c BB61     		str	r3, [r7, #24]
3145:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
 6608              		.loc 1 3145 0 discriminator 2
 6609 278e BB68     		ldr	r3, [r7, #8]
 6610 2790 9B68     		ldr	r3, [r3, #8]
 6611 2792 FB61     		str	r3, [r7, #28]
3146:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
 6612              		.loc 1 3146 0 discriminator 2
 6613 2794 BB68     		ldr	r3, [r7, #8]
 6614 2796 DB68     		ldr	r3, [r3, #12]
 6615 2798 3B62     		str	r3, [r7, #32]
3147:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
 6616              		.loc 1 3147 0 discriminator 2
 6617 279a BB68     		ldr	r3, [r7, #8]
 6618 279c 1B69     		ldr	r3, [r3, #16]
 6619 279e BB62     		str	r3, [r7, #40]
3148:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState; 
 6620              		.loc 1 3148 0 discriminator 2
 6621 27a0 BB68     		ldr	r3, [r7, #8]
 6622 27a2 5B69     		ldr	r3, [r3, #20]
 6623 27a4 FB62     		str	r3, [r7, #44]
3149:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3150:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     switch (OutputChannel)
 6624              		.loc 1 3150 0 discriminator 2
 6625 27a6 7B68     		ldr	r3, [r7, #4]
 6626 27a8 002B     		cmp	r3, #0
 6627 27aa 02D0     		beq	.L393
 6628 27ac 042B     		cmp	r3, #4
 6629 27ae 09D0     		beq	.L394
3151:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3152:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_1:
3153:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3154:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3155:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         TIM_OC1_SetConfig(htim->Instance, &temp1); 
3157:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
3159:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_2:
3160:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3161:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3162:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         TIM_OC2_SetConfig(htim->Instance, &temp1);
3164:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
3166:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       default:
3167:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;  
 6630              		.loc 1 3167 0 discriminator 2
 6631 27b0 11E0     		b	.L395
 6632              	.L393:
3156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 6633              		.loc 1 3156 0
 6634 27b2 FB68     		ldr	r3, [r7, #12]
 6635 27b4 1A68     		ldr	r2, [r3]
 6636 27b6 07F11403 		add	r3, r7, #20
 6637 27ba 1046     		mov	r0, r2
 6638 27bc 1946     		mov	r1, r3
 6639 27be 00F051FF 		bl	TIM_OC1_SetConfig
3158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_2:
 6640              		.loc 1 3158 0
 6641 27c2 08E0     		b	.L395
 6642              	.L394:
3163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 6643              		.loc 1 3163 0
 6644 27c4 FB68     		ldr	r3, [r7, #12]
 6645 27c6 1A68     		ldr	r2, [r3]
 6646 27c8 07F11403 		add	r3, r7, #20
 6647 27cc 1046     		mov	r0, r2
 6648 27ce 1946     		mov	r1, r3
 6649 27d0 FFF7FEFF 		bl	TIM_OC2_SetConfig
3165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       default:
 6650              		.loc 1 3165 0
 6651 27d4 00BF     		nop
 6652              	.L395:
3168:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     } 
3169:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     switch (InputChannel)
 6653              		.loc 1 3169 0
 6654 27d6 3B68     		ldr	r3, [r7]
 6655 27d8 002B     		cmp	r3, #0
 6656 27da 02D0     		beq	.L397
 6657 27dc 042B     		cmp	r3, #4
 6658 27de 33D0     		beq	.L398
3170:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3171:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_1:
3172:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3173:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3174:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
3176:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sConfig->ICSelection, sConfig->ICFilter);
3177:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
3178:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Reset the IC1PSC Bits */
3179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
3180:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3181:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Select the Trigger source */
3182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
3184:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3185:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Select the Slave Mode */      
3186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3188:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
3190:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_2:
3191:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3192:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3193:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
3195:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                  sConfig->ICSelection, sConfig->ICFilter);
3196:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                
3197:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Reset the IC2PSC Bits */
3198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
3199:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3200:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Select the Trigger source */
3201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
3203:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3204:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Select the Slave Mode */      
3205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3207:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
3209:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3210:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       default:
3211:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;  
 6659              		.loc 1 3211 0
 6660 27e0 65E0     		b	.L399
 6661              	.L397:
3175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sConfig->ICSelection, sConfig->ICFilter);
 6662              		.loc 1 3175 0
 6663 27e2 FB68     		ldr	r3, [r7, #12]
 6664 27e4 1868     		ldr	r0, [r3]
 6665 27e6 BB68     		ldr	r3, [r7, #8]
 6666 27e8 9969     		ldr	r1, [r3, #24]
 6667 27ea BB68     		ldr	r3, [r7, #8]
 6668 27ec DA69     		ldr	r2, [r3, #28]
 6669 27ee BB68     		ldr	r3, [r7, #8]
 6670 27f0 1B6A     		ldr	r3, [r3, #32]
 6671 27f2 FFF7FEFF 		bl	TIM_TI1_SetConfig
3179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 6672              		.loc 1 3179 0
 6673 27f6 FB68     		ldr	r3, [r7, #12]
 6674 27f8 1B68     		ldr	r3, [r3]
 6675 27fa FA68     		ldr	r2, [r7, #12]
 6676 27fc 1268     		ldr	r2, [r2]
 6677 27fe 9269     		ldr	r2, [r2, #24]
 6678 2800 22F00C02 		bic	r2, r2, #12
 6679 2804 9A61     		str	r2, [r3, #24]
3182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
 6680              		.loc 1 3182 0
 6681 2806 FB68     		ldr	r3, [r7, #12]
 6682 2808 1B68     		ldr	r3, [r3]
 6683 280a FA68     		ldr	r2, [r7, #12]
 6684 280c 1268     		ldr	r2, [r2]
 6685 280e 9268     		ldr	r2, [r2, #8]
 6686 2810 22F07002 		bic	r2, r2, #112
 6687 2814 9A60     		str	r2, [r3, #8]
3183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 6688              		.loc 1 3183 0
 6689 2816 FB68     		ldr	r3, [r7, #12]
 6690 2818 1B68     		ldr	r3, [r3]
 6691 281a FA68     		ldr	r2, [r7, #12]
 6692 281c 1268     		ldr	r2, [r2]
 6693 281e 9268     		ldr	r2, [r2, #8]
 6694 2820 42F05002 		orr	r2, r2, #80
 6695 2824 9A60     		str	r2, [r3, #8]
3186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 6696              		.loc 1 3186 0
 6697 2826 FB68     		ldr	r3, [r7, #12]
 6698 2828 1B68     		ldr	r3, [r3]
 6699 282a FA68     		ldr	r2, [r7, #12]
 6700 282c 1268     		ldr	r2, [r2]
 6701 282e 9268     		ldr	r2, [r2, #8]
 6702 2830 22F00702 		bic	r2, r2, #7
 6703 2834 9A60     		str	r2, [r3, #8]
3187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 6704              		.loc 1 3187 0
 6705 2836 FB68     		ldr	r3, [r7, #12]
 6706 2838 1B68     		ldr	r3, [r3]
 6707 283a FA68     		ldr	r2, [r7, #12]
 6708 283c 1268     		ldr	r2, [r2]
 6709 283e 9268     		ldr	r2, [r2, #8]
 6710 2840 42F00602 		orr	r2, r2, #6
 6711 2844 9A60     		str	r2, [r3, #8]
3189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       case TIM_CHANNEL_2:
 6712              		.loc 1 3189 0
 6713 2846 32E0     		b	.L399
 6714              	.L398:
3194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                  sConfig->ICSelection, sConfig->ICFilter);
 6715              		.loc 1 3194 0
 6716 2848 FB68     		ldr	r3, [r7, #12]
 6717 284a 1868     		ldr	r0, [r3]
 6718 284c BB68     		ldr	r3, [r7, #8]
 6719 284e 9969     		ldr	r1, [r3, #24]
 6720 2850 BB68     		ldr	r3, [r7, #8]
 6721 2852 DA69     		ldr	r2, [r3, #28]
 6722 2854 BB68     		ldr	r3, [r7, #8]
 6723 2856 1B6A     		ldr	r3, [r3, #32]
 6724 2858 01F078F9 		bl	TIM_TI2_SetConfig
3198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
 6725              		.loc 1 3198 0
 6726 285c FB68     		ldr	r3, [r7, #12]
 6727 285e 1B68     		ldr	r3, [r3]
 6728 2860 FA68     		ldr	r2, [r7, #12]
 6729 2862 1268     		ldr	r2, [r2]
 6730 2864 9269     		ldr	r2, [r2, #24]
 6731 2866 22F44062 		bic	r2, r2, #3072
 6732 286a 9A61     		str	r2, [r3, #24]
3201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
 6733              		.loc 1 3201 0
 6734 286c FB68     		ldr	r3, [r7, #12]
 6735 286e 1B68     		ldr	r3, [r3]
 6736 2870 FA68     		ldr	r2, [r7, #12]
 6737 2872 1268     		ldr	r2, [r2]
 6738 2874 9268     		ldr	r2, [r2, #8]
 6739 2876 22F07002 		bic	r2, r2, #112
 6740 287a 9A60     		str	r2, [r3, #8]
3202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 6741              		.loc 1 3202 0
 6742 287c FB68     		ldr	r3, [r7, #12]
 6743 287e 1B68     		ldr	r3, [r3]
 6744 2880 FA68     		ldr	r2, [r7, #12]
 6745 2882 1268     		ldr	r2, [r2]
 6746 2884 9268     		ldr	r2, [r2, #8]
 6747 2886 42F06002 		orr	r2, r2, #96
 6748 288a 9A60     		str	r2, [r3, #8]
3205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 6749              		.loc 1 3205 0
 6750 288c FB68     		ldr	r3, [r7, #12]
 6751 288e 1B68     		ldr	r3, [r3]
 6752 2890 FA68     		ldr	r2, [r7, #12]
 6753 2892 1268     		ldr	r2, [r2]
 6754 2894 9268     		ldr	r2, [r2, #8]
 6755 2896 22F00702 		bic	r2, r2, #7
 6756 289a 9A60     		str	r2, [r3, #8]
3206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 6757              		.loc 1 3206 0
 6758 289c FB68     		ldr	r3, [r7, #12]
 6759 289e 1B68     		ldr	r3, [r3]
 6760 28a0 FA68     		ldr	r2, [r7, #12]
 6761 28a2 1268     		ldr	r2, [r2]
 6762 28a4 9268     		ldr	r2, [r2, #8]
 6763 28a6 42F00602 		orr	r2, r2, #6
 6764 28aa 9A60     		str	r2, [r3, #8]
3208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 6765              		.loc 1 3208 0
 6766 28ac 00BF     		nop
 6767              	.L399:
3212:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3213:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3214:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_READY;
 6768              		.loc 1 3214 0
 6769 28ae FB68     		ldr	r3, [r7, #12]
 6770 28b0 0122     		movs	r2, #1
 6771 28b2 83F83920 		strb	r2, [r3, #57]
3215:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3216:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     __HAL_UNLOCK(htim);
 6772              		.loc 1 3216 0
 6773 28b6 FB68     		ldr	r3, [r7, #12]
 6774 28b8 0022     		movs	r2, #0
 6775 28ba 83F83820 		strb	r2, [r3, #56]
3217:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3218:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_OK;
 6776              		.loc 1 3218 0
 6777 28be 0023     		movs	r3, #0
 6778 28c0 00E0     		b	.L400
 6779              	.L389:
3219:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3220:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else
3221:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3222:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     return HAL_ERROR;
 6780              		.loc 1 3222 0
 6781 28c2 0123     		movs	r3, #1
 6782              	.L400:
3223:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3224:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 6783              		.loc 1 3224 0
 6784 28c4 1846     		mov	r0, r3
 6785 28c6 3037     		adds	r7, r7, #48
 6786 28c8 BD46     		mov	sp, r7
 6787              		@ sp needed
 6788 28ca 80BD     		pop	{r7, pc}
 6789              		.cfi_endproc
 6790              	.LFE117:
 6792              		.align	2
 6793              		.global	HAL_TIM_DMABurst_WriteStart
 6794              		.thumb
 6795              		.thumb_func
 6797              	HAL_TIM_DMABurst_WriteStart:
 6798              	.LFB118:
3225:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3226:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3227:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral  
3228:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3229:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstBaseAddress: TIM Base address from when the DMA will starts the Data write
3230:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameters can be on of the following values:
3231:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CR1  
3232:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CR2
3233:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_SMCR
3234:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_DIER
3235:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_SR
3236:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_EGR
3237:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCMR1
3238:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCMR2
3239:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCER
3240:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CNT   
3241:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_PSC   
3242:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_ARR
3243:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_RCR
3244:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR1
3245:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR2
3246:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR3  
3247:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR4
3248:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_BDTR
3249:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_DCR
3250:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstRequestSrc: TIM DMA Request sources
3251:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameters can be on of the following values:
3252:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
3253:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
3254:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
3255:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
3256:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
3257:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
3258:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
3259:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstBuffer: The Buffer address.
3260:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstLength: DMA Burst length. This parameter can be one value
3261:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
3262:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3263:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3264:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, u
3265:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                               uint32_t* BurstBuffer, uint32_t  BurstLength)
3266:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 6799              		.loc 1 3266 0
 6800              		.cfi_startproc
 6801              		@ args = 4, pretend = 0, frame = 16
 6802              		@ frame_needed = 1, uses_anonymous_args = 0
 6803 28cc 80B5     		push	{r7, lr}
 6804              		.cfi_def_cfa_offset 8
 6805              		.cfi_offset 7, -8
 6806              		.cfi_offset 14, -4
 6807 28ce 84B0     		sub	sp, sp, #16
 6808              		.cfi_def_cfa_offset 24
 6809 28d0 00AF     		add	r7, sp, #0
 6810              		.cfi_def_cfa_register 7
 6811 28d2 F860     		str	r0, [r7, #12]
 6812 28d4 B960     		str	r1, [r7, #8]
 6813 28d6 7A60     		str	r2, [r7, #4]
 6814 28d8 3B60     		str	r3, [r7]
3267:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3268:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
3269:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
3270:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3271:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
3272:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3273:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 6815              		.loc 1 3273 0
 6816 28da FB68     		ldr	r3, [r7, #12]
 6817 28dc 93F83930 		ldrb	r3, [r3, #57]
 6818 28e0 DBB2     		uxtb	r3, r3
 6819 28e2 022B     		cmp	r3, #2
 6820 28e4 01D1     		bne	.L402
3274:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3275:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 6821              		.loc 1 3275 0
 6822 28e6 0223     		movs	r3, #2
 6823 28e8 FEE0     		b	.L403
 6824              	.L402:
3276:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3277:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 6825              		.loc 1 3277 0
 6826 28ea FB68     		ldr	r3, [r7, #12]
 6827 28ec 93F83930 		ldrb	r3, [r3, #57]
 6828 28f0 DBB2     		uxtb	r3, r3
 6829 28f2 012B     		cmp	r3, #1
 6830 28f4 0BD1     		bne	.L404
3278:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3279:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if((BurstBuffer == 0 ) && (BurstLength > 0)) 
 6831              		.loc 1 3279 0
 6832 28f6 3B68     		ldr	r3, [r7]
 6833 28f8 002B     		cmp	r3, #0
 6834 28fa 04D1     		bne	.L405
 6835              		.loc 1 3279 0 is_stmt 0 discriminator 1
 6836 28fc BB69     		ldr	r3, [r7, #24]
 6837 28fe 002B     		cmp	r3, #0
 6838 2900 01D0     		beq	.L405
3280:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3281:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 6839              		.loc 1 3281 0 is_stmt 1
 6840 2902 0123     		movs	r3, #1
 6841 2904 F0E0     		b	.L403
 6842              	.L405:
3282:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3283:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
3284:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3285:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 6843              		.loc 1 3285 0
 6844 2906 FB68     		ldr	r3, [r7, #12]
 6845 2908 0222     		movs	r2, #2
 6846 290a 83F83920 		strb	r2, [r3, #57]
 6847              	.L404:
3286:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3287:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch(BurstRequestSrc)
 6848              		.loc 1 3288 0
 6849 290e 7B68     		ldr	r3, [r7, #4]
 6850 2910 B3F5006F 		cmp	r3, #2048
 6851 2914 69D0     		beq	.L407
 6852 2916 B3F5006F 		cmp	r3, #2048
 6853 291a 09D8     		bhi	.L408
 6854 291c B3F5007F 		cmp	r3, #512
 6855 2920 2DD0     		beq	.L409
 6856 2922 B3F5806F 		cmp	r3, #1024
 6857 2926 45D0     		beq	.L410
 6858 2928 B3F5807F 		cmp	r3, #256
 6859 292c 0CD0     		beq	.L411
3289:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3290:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_UPDATE:
3291:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3292:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
3294:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3295:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = HAL_TIM_DMAError ;
3297:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3298:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Insta
3300:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3302:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC1:
3303:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3304:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
3306:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3307:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
3309:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3310:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance
3312:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3314:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC2:
3315:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3316:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
3318:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3319:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
3321:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3322:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance
3324:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3326:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC3:
3327:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3328:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
3330:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3331:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = HAL_TIM_DMAError ;
3333:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3334:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance
3336:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3338:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC4:
3339:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3340:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = HAL_TIM_DMADelayPulseCplt;
3342:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3343:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = HAL_TIM_DMAError ;
3345:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3346:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance
3348:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3350:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_COM:
3351:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3352:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = HAL_TIMEx_DMACommutationCplt;
3354:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3355:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = HAL_TIM_DMAError ;
3357:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3358:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, (uint32_t)&htim->
3360:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3362:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
3363:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3364:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
3366:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3367:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = HAL_TIM_DMAError ;
3369:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3370:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Inst
3372:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3374:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
3375:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;  
 6860              		.loc 1 3375 0
 6861 292e C8E0     		b	.L415
 6862              	.L408:
3288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 6863              		.loc 1 3288 0
 6864 2930 B3F5005F 		cmp	r3, #8192
 6865 2934 00F08F80 		beq	.L412
 6866 2938 B3F5804F 		cmp	r3, #16384
 6867 293c 00F0A680 		beq	.L413
 6868 2940 B3F5805F 		cmp	r3, #4096
 6869 2944 6CD0     		beq	.L414
 6870              		.loc 1 3375 0
 6871 2946 BCE0     		b	.L415
 6872              	.L411:
3293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 6873              		.loc 1 3293 0
 6874 2948 FB68     		ldr	r3, [r7, #12]
 6875 294a DA69     		ldr	r2, [r3, #28]
 6876 294c 40F20003 		movw	r3, #:lower16:TIM_DMAPeriodElapsedCplt
 6877 2950 C0F20003 		movt	r3, #:upper16:TIM_DMAPeriodElapsedCplt
 6878 2954 D363     		str	r3, [r2, #60]
3296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 6879              		.loc 1 3296 0
 6880 2956 FB68     		ldr	r3, [r7, #12]
 6881 2958 DA69     		ldr	r2, [r3, #28]
 6882 295a 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 6883 295e C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 6884 2962 9364     		str	r3, [r2, #72]
3299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 6885              		.loc 1 3299 0
 6886 2964 FB68     		ldr	r3, [r7, #12]
 6887 2966 D869     		ldr	r0, [r3, #28]
 6888 2968 3968     		ldr	r1, [r7]
 6889 296a FB68     		ldr	r3, [r7, #12]
 6890 296c 1B68     		ldr	r3, [r3]
 6891 296e 4C33     		adds	r3, r3, #76
 6892 2970 1A46     		mov	r2, r3
 6893 2972 BB69     		ldr	r3, [r7, #24]
 6894 2974 1B0A     		lsrs	r3, r3, #8
 6895 2976 0133     		adds	r3, r3, #1
 6896 2978 FFF7FEFF 		bl	HAL_DMA_Start_IT
3301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC1:
 6897              		.loc 1 3301 0
 6898 297c A1E0     		b	.L415
 6899              	.L409:
3305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 6900              		.loc 1 3305 0
 6901 297e FB68     		ldr	r3, [r7, #12]
 6902 2980 1A6A     		ldr	r2, [r3, #32]
 6903 2982 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 6904 2986 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 6905 298a D363     		str	r3, [r2, #60]
3308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 6906              		.loc 1 3308 0
 6907 298c FB68     		ldr	r3, [r7, #12]
 6908 298e 1A6A     		ldr	r2, [r3, #32]
 6909 2990 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 6910 2994 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 6911 2998 9364     		str	r3, [r2, #72]
3311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 6912              		.loc 1 3311 0
 6913 299a FB68     		ldr	r3, [r7, #12]
 6914 299c 186A     		ldr	r0, [r3, #32]
 6915 299e 3968     		ldr	r1, [r7]
 6916 29a0 FB68     		ldr	r3, [r7, #12]
 6917 29a2 1B68     		ldr	r3, [r3]
 6918 29a4 4C33     		adds	r3, r3, #76
 6919 29a6 1A46     		mov	r2, r3
 6920 29a8 BB69     		ldr	r3, [r7, #24]
 6921 29aa 1B0A     		lsrs	r3, r3, #8
 6922 29ac 0133     		adds	r3, r3, #1
 6923 29ae FFF7FEFF 		bl	HAL_DMA_Start_IT
3313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC2:
 6924              		.loc 1 3313 0
 6925 29b2 86E0     		b	.L415
 6926              	.L410:
3317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 6927              		.loc 1 3317 0
 6928 29b4 FB68     		ldr	r3, [r7, #12]
 6929 29b6 5A6A     		ldr	r2, [r3, #36]
 6930 29b8 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 6931 29bc C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 6932 29c0 D363     		str	r3, [r2, #60]
3320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 6933              		.loc 1 3320 0
 6934 29c2 FB68     		ldr	r3, [r7, #12]
 6935 29c4 5A6A     		ldr	r2, [r3, #36]
 6936 29c6 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 6937 29ca C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 6938 29ce 9364     		str	r3, [r2, #72]
3323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 6939              		.loc 1 3323 0
 6940 29d0 FB68     		ldr	r3, [r7, #12]
 6941 29d2 586A     		ldr	r0, [r3, #36]
 6942 29d4 3968     		ldr	r1, [r7]
 6943 29d6 FB68     		ldr	r3, [r7, #12]
 6944 29d8 1B68     		ldr	r3, [r3]
 6945 29da 4C33     		adds	r3, r3, #76
 6946 29dc 1A46     		mov	r2, r3
 6947 29de BB69     		ldr	r3, [r7, #24]
 6948 29e0 1B0A     		lsrs	r3, r3, #8
 6949 29e2 0133     		adds	r3, r3, #1
 6950 29e4 FFF7FEFF 		bl	HAL_DMA_Start_IT
3325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC3:
 6951              		.loc 1 3325 0
 6952 29e8 6BE0     		b	.L415
 6953              	.L407:
3329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 6954              		.loc 1 3329 0
 6955 29ea FB68     		ldr	r3, [r7, #12]
 6956 29ec 9A6A     		ldr	r2, [r3, #40]
 6957 29ee 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 6958 29f2 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 6959 29f6 D363     		str	r3, [r2, #60]
3332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 6960              		.loc 1 3332 0
 6961 29f8 FB68     		ldr	r3, [r7, #12]
 6962 29fa 9A6A     		ldr	r2, [r3, #40]
 6963 29fc 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 6964 2a00 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 6965 2a04 9364     		str	r3, [r2, #72]
3335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 6966              		.loc 1 3335 0
 6967 2a06 FB68     		ldr	r3, [r7, #12]
 6968 2a08 986A     		ldr	r0, [r3, #40]
 6969 2a0a 3968     		ldr	r1, [r7]
 6970 2a0c FB68     		ldr	r3, [r7, #12]
 6971 2a0e 1B68     		ldr	r3, [r3]
 6972 2a10 4C33     		adds	r3, r3, #76
 6973 2a12 1A46     		mov	r2, r3
 6974 2a14 BB69     		ldr	r3, [r7, #24]
 6975 2a16 1B0A     		lsrs	r3, r3, #8
 6976 2a18 0133     		adds	r3, r3, #1
 6977 2a1a FFF7FEFF 		bl	HAL_DMA_Start_IT
3337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC4:
 6978              		.loc 1 3337 0
 6979 2a1e 50E0     		b	.L415
 6980              	.L414:
3341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 6981              		.loc 1 3341 0
 6982 2a20 FB68     		ldr	r3, [r7, #12]
 6983 2a22 DA6A     		ldr	r2, [r3, #44]
 6984 2a24 40F20003 		movw	r3, #:lower16:HAL_TIM_DMADelayPulseCplt
 6985 2a28 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMADelayPulseCplt
 6986 2a2c D363     		str	r3, [r2, #60]
3344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 6987              		.loc 1 3344 0
 6988 2a2e FB68     		ldr	r3, [r7, #12]
 6989 2a30 DA6A     		ldr	r2, [r3, #44]
 6990 2a32 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 6991 2a36 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 6992 2a3a 9364     		str	r3, [r2, #72]
3347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 6993              		.loc 1 3347 0
 6994 2a3c FB68     		ldr	r3, [r7, #12]
 6995 2a3e D86A     		ldr	r0, [r3, #44]
 6996 2a40 3968     		ldr	r1, [r7]
 6997 2a42 FB68     		ldr	r3, [r7, #12]
 6998 2a44 1B68     		ldr	r3, [r3]
 6999 2a46 4C33     		adds	r3, r3, #76
 7000 2a48 1A46     		mov	r2, r3
 7001 2a4a BB69     		ldr	r3, [r7, #24]
 7002 2a4c 1B0A     		lsrs	r3, r3, #8
 7003 2a4e 0133     		adds	r3, r3, #1
 7004 2a50 FFF7FEFF 		bl	HAL_DMA_Start_IT
3349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_COM:
 7005              		.loc 1 3349 0
 7006 2a54 35E0     		b	.L415
 7007              	.L412:
3353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7008              		.loc 1 3353 0
 7009 2a56 FB68     		ldr	r3, [r7, #12]
 7010 2a58 1A6B     		ldr	r2, [r3, #48]
 7011 2a5a 40F20003 		movw	r3, #:lower16:HAL_TIMEx_DMACommutationCplt
 7012 2a5e C0F20003 		movt	r3, #:upper16:HAL_TIMEx_DMACommutationCplt
 7013 2a62 D363     		str	r3, [r2, #60]
3356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7014              		.loc 1 3356 0
 7015 2a64 FB68     		ldr	r3, [r7, #12]
 7016 2a66 1A6B     		ldr	r2, [r3, #48]
 7017 2a68 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7018 2a6c C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7019 2a70 9364     		str	r3, [r2, #72]
3359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7020              		.loc 1 3359 0
 7021 2a72 FB68     		ldr	r3, [r7, #12]
 7022 2a74 186B     		ldr	r0, [r3, #48]
 7023 2a76 3968     		ldr	r1, [r7]
 7024 2a78 FB68     		ldr	r3, [r7, #12]
 7025 2a7a 1B68     		ldr	r3, [r3]
 7026 2a7c 4C33     		adds	r3, r3, #76
 7027 2a7e 1A46     		mov	r2, r3
 7028 2a80 BB69     		ldr	r3, [r7, #24]
 7029 2a82 1B0A     		lsrs	r3, r3, #8
 7030 2a84 0133     		adds	r3, r3, #1
 7031 2a86 FFF7FEFF 		bl	HAL_DMA_Start_IT
3361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
 7032              		.loc 1 3361 0
 7033 2a8a 1AE0     		b	.L415
 7034              	.L413:
3365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7035              		.loc 1 3365 0
 7036 2a8c FB68     		ldr	r3, [r7, #12]
 7037 2a8e 5A6B     		ldr	r2, [r3, #52]
 7038 2a90 40F20003 		movw	r3, #:lower16:TIM_DMATriggerCplt
 7039 2a94 C0F20003 		movt	r3, #:upper16:TIM_DMATriggerCplt
 7040 2a98 D363     		str	r3, [r2, #60]
3368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7041              		.loc 1 3368 0
 7042 2a9a FB68     		ldr	r3, [r7, #12]
 7043 2a9c 5A6B     		ldr	r2, [r3, #52]
 7044 2a9e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7045 2aa2 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7046 2aa6 9364     		str	r3, [r2, #72]
3371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7047              		.loc 1 3371 0
 7048 2aa8 FB68     		ldr	r3, [r7, #12]
 7049 2aaa 586B     		ldr	r0, [r3, #52]
 7050 2aac 3968     		ldr	r1, [r7]
 7051 2aae FB68     		ldr	r3, [r7, #12]
 7052 2ab0 1B68     		ldr	r3, [r3]
 7053 2ab2 4C33     		adds	r3, r3, #76
 7054 2ab4 1A46     		mov	r2, r3
 7055 2ab6 BB69     		ldr	r3, [r7, #24]
 7056 2ab8 1B0A     		lsrs	r3, r3, #8
 7057 2aba 0133     		adds	r3, r3, #1
 7058 2abc FFF7FEFF 		bl	HAL_DMA_Start_IT
3373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 7059              		.loc 1 3373 0
 7060 2ac0 00BF     		nop
 7061              	.L415:
3376:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3377:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* configure the DMA Burst Mode */
3378:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 7062              		.loc 1 3378 0
 7063 2ac2 FB68     		ldr	r3, [r7, #12]
 7064 2ac4 1B68     		ldr	r3, [r3]
 7065 2ac6 B968     		ldr	r1, [r7, #8]
 7066 2ac8 BA69     		ldr	r2, [r7, #24]
 7067 2aca 0A43     		orrs	r2, r2, r1
 7068 2acc 9A64     		str	r2, [r3, #72]
3379:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
3380:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Enable the TIM DMA Request */
3381:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);  
 7069              		.loc 1 3381 0
 7070 2ace FB68     		ldr	r3, [r7, #12]
 7071 2ad0 1B68     		ldr	r3, [r3]
 7072 2ad2 FA68     		ldr	r2, [r7, #12]
 7073 2ad4 1268     		ldr	r2, [r2]
 7074 2ad6 D168     		ldr	r1, [r2, #12]
 7075 2ad8 7A68     		ldr	r2, [r7, #4]
 7076 2ada 0A43     		orrs	r2, r2, r1
 7077 2adc DA60     		str	r2, [r3, #12]
3382:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
3383:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    htim->State = HAL_TIM_STATE_READY;
 7078              		.loc 1 3383 0
 7079 2ade FB68     		ldr	r3, [r7, #12]
 7080 2ae0 0122     		movs	r2, #1
 7081 2ae2 83F83920 		strb	r2, [r3, #57]
3384:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3385:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
3386:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 7082              		.loc 1 3386 0
 7083 2ae6 0023     		movs	r3, #0
 7084              	.L403:
3387:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 7085              		.loc 1 3387 0
 7086 2ae8 1846     		mov	r0, r3
 7087 2aea 1037     		adds	r7, r7, #16
 7088 2aec BD46     		mov	sp, r7
 7089              		@ sp needed
 7090 2aee 80BD     		pop	{r7, pc}
 7091              		.cfi_endproc
 7092              	.LFE118:
 7094              		.align	2
 7095              		.global	HAL_TIM_DMABurst_WriteStop
 7096              		.thumb
 7097              		.thumb_func
 7099              	HAL_TIM_DMABurst_WriteStop:
 7100              	.LFB119:
3388:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3389:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3390:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stops the TIM DMA Burst mode 
3391:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3392:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstRequestSrc: TIM DMA Request sources to disable
3393:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3394:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3395:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
3396:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 7101              		.loc 1 3396 0
 7102              		.cfi_startproc
 7103              		@ args = 0, pretend = 0, frame = 8
 7104              		@ frame_needed = 1, uses_anonymous_args = 0
 7105              		@ link register save eliminated.
 7106 2af0 80B4     		push	{r7}
 7107              		.cfi_def_cfa_offset 4
 7108              		.cfi_offset 7, -4
 7109 2af2 83B0     		sub	sp, sp, #12
 7110              		.cfi_def_cfa_offset 16
 7111 2af4 00AF     		add	r7, sp, #0
 7112              		.cfi_def_cfa_register 7
 7113 2af6 7860     		str	r0, [r7, #4]
 7114 2af8 3960     		str	r1, [r7]
3397:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3398:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3399:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3400:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Update DMA request */
3401:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 7115              		.loc 1 3401 0
 7116 2afa 7B68     		ldr	r3, [r7, #4]
 7117 2afc 1B68     		ldr	r3, [r3]
 7118 2afe 7A68     		ldr	r2, [r7, #4]
 7119 2b00 1268     		ldr	r2, [r2]
 7120 2b02 D168     		ldr	r1, [r2, #12]
 7121 2b04 3A68     		ldr	r2, [r7]
 7122 2b06 D243     		mvns	r2, r2
 7123 2b08 0A40     		ands	r2, r2, r1
 7124 2b0a DA60     		str	r2, [r3, #12]
3402:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3403:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
3404:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 7125              		.loc 1 3404 0
 7126 2b0c 0023     		movs	r3, #0
3405:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 7127              		.loc 1 3405 0
 7128 2b0e 1846     		mov	r0, r3
 7129 2b10 0C37     		adds	r7, r7, #12
 7130 2b12 BD46     		mov	sp, r7
 7131              		@ sp needed
 7132 2b14 5DF8047B 		ldr	r7, [sp], #4
 7133 2b18 7047     		bx	lr
 7134              		.cfi_endproc
 7135              	.LFE119:
 7137 2b1a 00BF     		.align	2
 7138              		.global	HAL_TIM_DMABurst_ReadStart
 7139              		.thumb
 7140              		.thumb_func
 7142              	HAL_TIM_DMABurst_ReadStart:
 7143              	.LFB120:
3406:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3407:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3408:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory 
3409:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3410:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstBaseAddress: TIM Base address from when the DMA will starts the Data read
3411:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameters can be on of the following values:
3412:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CR1  
3413:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CR2
3414:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_SMCR
3415:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_DIER
3416:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_SR
3417:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_EGR
3418:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCMR1
3419:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCMR2
3420:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCER
3421:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CNT   
3422:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_PSC   
3423:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_ARR
3424:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_RCR
3425:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR1
3426:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR2
3427:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR3  
3428:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_CCR4
3429:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_BDTR
3430:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMABase_DCR
3431:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstRequestSrc: TIM DMA Request sources
3432:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameters can be on of the following values:
3433:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
3434:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
3435:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
3436:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
3437:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
3438:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
3439:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
3440:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstBuffer: The Buffer address.
3441:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstLength: DMA Burst length. This parameter can be one value
3442:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
3443:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3444:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3445:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, ui
3446:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                              uint32_t  *BurstBuffer, uint32_t  BurstLength)
3447:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 7144              		.loc 1 3447 0
 7145              		.cfi_startproc
 7146              		@ args = 4, pretend = 0, frame = 16
 7147              		@ frame_needed = 1, uses_anonymous_args = 0
 7148 2b1c 80B5     		push	{r7, lr}
 7149              		.cfi_def_cfa_offset 8
 7150              		.cfi_offset 7, -8
 7151              		.cfi_offset 14, -4
 7152 2b1e 84B0     		sub	sp, sp, #16
 7153              		.cfi_def_cfa_offset 24
 7154 2b20 00AF     		add	r7, sp, #0
 7155              		.cfi_def_cfa_register 7
 7156 2b22 F860     		str	r0, [r7, #12]
 7157 2b24 B960     		str	r1, [r7, #8]
 7158 2b26 7A60     		str	r2, [r7, #4]
 7159 2b28 3B60     		str	r3, [r7]
3448:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3449:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
3450:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
3451:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3452:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
3453:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3454:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if((htim->State == HAL_TIM_STATE_BUSY))
 7160              		.loc 1 3454 0
 7161 2b2a FB68     		ldr	r3, [r7, #12]
 7162 2b2c 93F83930 		ldrb	r3, [r3, #57]
 7163 2b30 DBB2     		uxtb	r3, r3
 7164 2b32 022B     		cmp	r3, #2
 7165 2b34 01D1     		bne	.L419
3455:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3456:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      return HAL_BUSY;
 7166              		.loc 1 3456 0
 7167 2b36 0223     		movs	r3, #2
 7168 2b38 FEE0     		b	.L420
 7169              	.L419:
3457:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3458:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else if((htim->State == HAL_TIM_STATE_READY))
 7170              		.loc 1 3458 0
 7171 2b3a FB68     		ldr	r3, [r7, #12]
 7172 2b3c 93F83930 		ldrb	r3, [r3, #57]
 7173 2b40 DBB2     		uxtb	r3, r3
 7174 2b42 012B     		cmp	r3, #1
 7175 2b44 0BD1     		bne	.L421
3459:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3460:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     if((BurstBuffer == 0 ) && (BurstLength > 0)) 
 7176              		.loc 1 3460 0
 7177 2b46 3B68     		ldr	r3, [r7]
 7178 2b48 002B     		cmp	r3, #0
 7179 2b4a 04D1     		bne	.L422
 7180              		.loc 1 3460 0 is_stmt 0 discriminator 1
 7181 2b4c BB69     		ldr	r3, [r7, #24]
 7182 2b4e 002B     		cmp	r3, #0
 7183 2b50 01D0     		beq	.L422
3461:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3462:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       return HAL_ERROR;                                    
 7184              		.loc 1 3462 0 is_stmt 1
 7185 2b52 0123     		movs	r3, #1
 7186 2b54 F0E0     		b	.L420
 7187              	.L422:
3463:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3464:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     else
3465:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3466:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 7188              		.loc 1 3466 0
 7189 2b56 FB68     		ldr	r3, [r7, #12]
 7190 2b58 0222     		movs	r2, #2
 7191 2b5a 83F83920 		strb	r2, [r3, #57]
 7192              	.L421:
3467:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3468:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }  
3469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch(BurstRequestSrc)
 7193              		.loc 1 3469 0
 7194 2b5e 7B68     		ldr	r3, [r7, #4]
 7195 2b60 B3F5006F 		cmp	r3, #2048
 7196 2b64 69D0     		beq	.L424
 7197 2b66 B3F5006F 		cmp	r3, #2048
 7198 2b6a 09D8     		bhi	.L425
 7199 2b6c B3F5007F 		cmp	r3, #512
 7200 2b70 2DD0     		beq	.L426
 7201 2b72 B3F5806F 		cmp	r3, #1024
 7202 2b76 45D0     		beq	.L427
 7203 2b78 B3F5807F 		cmp	r3, #256
 7204 2b7c 0CD0     		beq	.L428
3470:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3471:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_UPDATE:
3472:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3473:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
3475:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3476:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = HAL_TIM_DMAError ;
3478:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3479:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
3481:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3483:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC1:
3484:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3485:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
3487:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3488:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = HAL_TIM_DMAError ;
3490:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3491:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)Burst
3493:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3495:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC2:
3496:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3497:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
3499:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3500:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = HAL_TIM_DMAError ;
3502:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3503:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)Burst
3505:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3507:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC3:
3508:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3509:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
3511:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3512:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = HAL_TIM_DMAError ;
3514:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3515:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)Burst
3517:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3519:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC4:
3520:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3521:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = HAL_TIM_DMACaptureCplt;
3523:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3524:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = HAL_TIM_DMAError ;
3526:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3527:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)Burst
3529:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3531:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_COM:
3532:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3533:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = HAL_TIMEx_DMACommutationCplt;
3535:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3536:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = HAL_TIM_DMAError ;
3538:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3539:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32
3541:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3543:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
3544:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
3547:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
3548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the DMA error callback */
3549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = HAL_TIM_DMAError ;
3550:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the DMA Stream */
3552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
3553:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3555:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
3556:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;  
 7205              		.loc 1 3556 0
 7206 2b7e C8E0     		b	.L432
 7207              	.L425:
3469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 7208              		.loc 1 3469 0
 7209 2b80 B3F5005F 		cmp	r3, #8192
 7210 2b84 00F08F80 		beq	.L429
 7211 2b88 B3F5804F 		cmp	r3, #16384
 7212 2b8c 00F0A680 		beq	.L430
 7213 2b90 B3F5805F 		cmp	r3, #4096
 7214 2b94 6CD0     		beq	.L431
 7215              		.loc 1 3556 0
 7216 2b96 BCE0     		b	.L432
 7217              	.L428:
3474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7218              		.loc 1 3474 0
 7219 2b98 FB68     		ldr	r3, [r7, #12]
 7220 2b9a DA69     		ldr	r2, [r3, #28]
 7221 2b9c 40F20003 		movw	r3, #:lower16:TIM_DMAPeriodElapsedCplt
 7222 2ba0 C0F20003 		movt	r3, #:upper16:TIM_DMAPeriodElapsedCplt
 7223 2ba4 D363     		str	r3, [r2, #60]
3477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7224              		.loc 1 3477 0
 7225 2ba6 FB68     		ldr	r3, [r7, #12]
 7226 2ba8 DA69     		ldr	r2, [r3, #28]
 7227 2baa 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7228 2bae C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7229 2bb2 9364     		str	r3, [r2, #72]
3480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7230              		.loc 1 3480 0
 7231 2bb4 FB68     		ldr	r3, [r7, #12]
 7232 2bb6 D869     		ldr	r0, [r3, #28]
 7233 2bb8 FB68     		ldr	r3, [r7, #12]
 7234 2bba 1B68     		ldr	r3, [r3]
 7235 2bbc 4C33     		adds	r3, r3, #76
 7236 2bbe 1946     		mov	r1, r3
 7237 2bc0 3A68     		ldr	r2, [r7]
 7238 2bc2 BB69     		ldr	r3, [r7, #24]
 7239 2bc4 1B0A     		lsrs	r3, r3, #8
 7240 2bc6 0133     		adds	r3, r3, #1
 7241 2bc8 FFF7FEFF 		bl	HAL_DMA_Start_IT
3482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC1:
 7242              		.loc 1 3482 0
 7243 2bcc A1E0     		b	.L432
 7244              	.L426:
3486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7245              		.loc 1 3486 0
 7246 2bce FB68     		ldr	r3, [r7, #12]
 7247 2bd0 1A6A     		ldr	r2, [r3, #32]
 7248 2bd2 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 7249 2bd6 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 7250 2bda D363     		str	r3, [r2, #60]
3489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7251              		.loc 1 3489 0
 7252 2bdc FB68     		ldr	r3, [r7, #12]
 7253 2bde 1A6A     		ldr	r2, [r3, #32]
 7254 2be0 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7255 2be4 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7256 2be8 9364     		str	r3, [r2, #72]
3492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7257              		.loc 1 3492 0
 7258 2bea FB68     		ldr	r3, [r7, #12]
 7259 2bec 186A     		ldr	r0, [r3, #32]
 7260 2bee FB68     		ldr	r3, [r7, #12]
 7261 2bf0 1B68     		ldr	r3, [r3]
 7262 2bf2 4C33     		adds	r3, r3, #76
 7263 2bf4 1946     		mov	r1, r3
 7264 2bf6 3A68     		ldr	r2, [r7]
 7265 2bf8 BB69     		ldr	r3, [r7, #24]
 7266 2bfa 1B0A     		lsrs	r3, r3, #8
 7267 2bfc 0133     		adds	r3, r3, #1
 7268 2bfe FFF7FEFF 		bl	HAL_DMA_Start_IT
3494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC2:
 7269              		.loc 1 3494 0
 7270 2c02 86E0     		b	.L432
 7271              	.L427:
3498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7272              		.loc 1 3498 0
 7273 2c04 FB68     		ldr	r3, [r7, #12]
 7274 2c06 5A6A     		ldr	r2, [r3, #36]
 7275 2c08 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 7276 2c0c C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 7277 2c10 D363     		str	r3, [r2, #60]
3501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7278              		.loc 1 3501 0
 7279 2c12 FB68     		ldr	r3, [r7, #12]
 7280 2c14 5A6A     		ldr	r2, [r3, #36]
 7281 2c16 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7282 2c1a C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7283 2c1e 9364     		str	r3, [r2, #72]
3504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7284              		.loc 1 3504 0
 7285 2c20 FB68     		ldr	r3, [r7, #12]
 7286 2c22 586A     		ldr	r0, [r3, #36]
 7287 2c24 FB68     		ldr	r3, [r7, #12]
 7288 2c26 1B68     		ldr	r3, [r3]
 7289 2c28 4C33     		adds	r3, r3, #76
 7290 2c2a 1946     		mov	r1, r3
 7291 2c2c 3A68     		ldr	r2, [r7]
 7292 2c2e BB69     		ldr	r3, [r7, #24]
 7293 2c30 1B0A     		lsrs	r3, r3, #8
 7294 2c32 0133     		adds	r3, r3, #1
 7295 2c34 FFF7FEFF 		bl	HAL_DMA_Start_IT
3506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC3:
 7296              		.loc 1 3506 0
 7297 2c38 6BE0     		b	.L432
 7298              	.L424:
3510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7299              		.loc 1 3510 0
 7300 2c3a FB68     		ldr	r3, [r7, #12]
 7301 2c3c 9A6A     		ldr	r2, [r3, #40]
 7302 2c3e 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 7303 2c42 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 7304 2c46 D363     		str	r3, [r2, #60]
3513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7305              		.loc 1 3513 0
 7306 2c48 FB68     		ldr	r3, [r7, #12]
 7307 2c4a 9A6A     		ldr	r2, [r3, #40]
 7308 2c4c 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7309 2c50 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7310 2c54 9364     		str	r3, [r2, #72]
3516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7311              		.loc 1 3516 0
 7312 2c56 FB68     		ldr	r3, [r7, #12]
 7313 2c58 986A     		ldr	r0, [r3, #40]
 7314 2c5a FB68     		ldr	r3, [r7, #12]
 7315 2c5c 1B68     		ldr	r3, [r3]
 7316 2c5e 4C33     		adds	r3, r3, #76
 7317 2c60 1946     		mov	r1, r3
 7318 2c62 3A68     		ldr	r2, [r7]
 7319 2c64 BB69     		ldr	r3, [r7, #24]
 7320 2c66 1B0A     		lsrs	r3, r3, #8
 7321 2c68 0133     		adds	r3, r3, #1
 7322 2c6a FFF7FEFF 		bl	HAL_DMA_Start_IT
3518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_CC4:
 7323              		.loc 1 3518 0
 7324 2c6e 50E0     		b	.L432
 7325              	.L431:
3522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7326              		.loc 1 3522 0
 7327 2c70 FB68     		ldr	r3, [r7, #12]
 7328 2c72 DA6A     		ldr	r2, [r3, #44]
 7329 2c74 40F20003 		movw	r3, #:lower16:HAL_TIM_DMACaptureCplt
 7330 2c78 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMACaptureCplt
 7331 2c7c D363     		str	r3, [r2, #60]
3525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7332              		.loc 1 3525 0
 7333 2c7e FB68     		ldr	r3, [r7, #12]
 7334 2c80 DA6A     		ldr	r2, [r3, #44]
 7335 2c82 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7336 2c86 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7337 2c8a 9364     		str	r3, [r2, #72]
3528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7338              		.loc 1 3528 0
 7339 2c8c FB68     		ldr	r3, [r7, #12]
 7340 2c8e D86A     		ldr	r0, [r3, #44]
 7341 2c90 FB68     		ldr	r3, [r7, #12]
 7342 2c92 1B68     		ldr	r3, [r3]
 7343 2c94 4C33     		adds	r3, r3, #76
 7344 2c96 1946     		mov	r1, r3
 7345 2c98 3A68     		ldr	r2, [r7]
 7346 2c9a BB69     		ldr	r3, [r7, #24]
 7347 2c9c 1B0A     		lsrs	r3, r3, #8
 7348 2c9e 0133     		adds	r3, r3, #1
 7349 2ca0 FFF7FEFF 		bl	HAL_DMA_Start_IT
3530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_COM:
 7350              		.loc 1 3530 0
 7351 2ca4 35E0     		b	.L432
 7352              	.L429:
3534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7353              		.loc 1 3534 0
 7354 2ca6 FB68     		ldr	r3, [r7, #12]
 7355 2ca8 1A6B     		ldr	r2, [r3, #48]
 7356 2caa 40F20003 		movw	r3, #:lower16:HAL_TIMEx_DMACommutationCplt
 7357 2cae C0F20003 		movt	r3, #:upper16:HAL_TIMEx_DMACommutationCplt
 7358 2cb2 D363     		str	r3, [r2, #60]
3537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7359              		.loc 1 3537 0
 7360 2cb4 FB68     		ldr	r3, [r7, #12]
 7361 2cb6 1A6B     		ldr	r2, [r3, #48]
 7362 2cb8 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7363 2cbc C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7364 2cc0 9364     		str	r3, [r2, #72]
3540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7365              		.loc 1 3540 0
 7366 2cc2 FB68     		ldr	r3, [r7, #12]
 7367 2cc4 186B     		ldr	r0, [r3, #48]
 7368 2cc6 FB68     		ldr	r3, [r7, #12]
 7369 2cc8 1B68     		ldr	r3, [r3]
 7370 2cca 4C33     		adds	r3, r3, #76
 7371 2ccc 1946     		mov	r1, r3
 7372 2cce 3A68     		ldr	r2, [r7]
 7373 2cd0 BB69     		ldr	r3, [r7, #24]
 7374 2cd2 1B0A     		lsrs	r3, r3, #8
 7375 2cd4 0133     		adds	r3, r3, #1
 7376 2cd6 FFF7FEFF 		bl	HAL_DMA_Start_IT
3542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
 7377              		.loc 1 3542 0
 7378 2cda 1AE0     		b	.L432
 7379              	.L430:
3546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
 7380              		.loc 1 3546 0
 7381 2cdc FB68     		ldr	r3, [r7, #12]
 7382 2cde 5A6B     		ldr	r2, [r3, #52]
 7383 2ce0 40F20003 		movw	r3, #:lower16:TIM_DMATriggerCplt
 7384 2ce4 C0F20003 		movt	r3, #:upper16:TIM_DMATriggerCplt
 7385 2ce8 D363     		str	r3, [r2, #60]
3549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
 7386              		.loc 1 3549 0
 7387 2cea FB68     		ldr	r3, [r7, #12]
 7388 2cec 5A6B     		ldr	r2, [r3, #52]
 7389 2cee 40F20003 		movw	r3, #:lower16:HAL_TIM_DMAError
 7390 2cf2 C0F20003 		movt	r3, #:upper16:HAL_TIM_DMAError
 7391 2cf6 9364     		str	r3, [r2, #72]
3552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7392              		.loc 1 3552 0
 7393 2cf8 FB68     		ldr	r3, [r7, #12]
 7394 2cfa 586B     		ldr	r0, [r3, #52]
 7395 2cfc FB68     		ldr	r3, [r7, #12]
 7396 2cfe 1B68     		ldr	r3, [r3]
 7397 2d00 4C33     		adds	r3, r3, #76
 7398 2d02 1946     		mov	r1, r3
 7399 2d04 3A68     		ldr	r2, [r7]
 7400 2d06 BB69     		ldr	r3, [r7, #24]
 7401 2d08 1B0A     		lsrs	r3, r3, #8
 7402 2d0a 0133     		adds	r3, r3, #1
 7403 2d0c FFF7FEFF 		bl	HAL_DMA_Start_IT
3554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
 7404              		.loc 1 3554 0
 7405 2d10 00BF     		nop
 7406              	.L432:
3557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3558:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* configure the DMA Burst Mode */
3560:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 7407              		.loc 1 3560 0
 7408 2d12 FB68     		ldr	r3, [r7, #12]
 7409 2d14 1B68     		ldr	r3, [r3]
 7410 2d16 B968     		ldr	r1, [r7, #8]
 7411 2d18 BA69     		ldr	r2, [r7, #24]
 7412 2d1a 0A43     		orrs	r2, r2, r1
 7413 2d1c 9A64     		str	r2, [r3, #72]
3561:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3562:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Enable the TIM DMA Request */
3563:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 7414              		.loc 1 3563 0
 7415 2d1e FB68     		ldr	r3, [r7, #12]
 7416 2d20 1B68     		ldr	r3, [r3]
 7417 2d22 FA68     		ldr	r2, [r7, #12]
 7418 2d24 1268     		ldr	r2, [r2]
 7419 2d26 D168     		ldr	r1, [r2, #12]
 7420 2d28 7A68     		ldr	r2, [r7, #4]
 7421 2d2a 0A43     		orrs	r2, r2, r1
 7422 2d2c DA60     		str	r2, [r3, #12]
3564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3565:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 7423              		.loc 1 3565 0
 7424 2d2e FB68     		ldr	r3, [r7, #12]
 7425 2d30 0122     		movs	r2, #1
 7426 2d32 83F83920 		strb	r2, [r3, #57]
3566:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
3568:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 7427              		.loc 1 3568 0
 7428 2d36 0023     		movs	r3, #0
 7429              	.L420:
3569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 7430              		.loc 1 3569 0
 7431 2d38 1846     		mov	r0, r3
 7432 2d3a 1037     		adds	r7, r7, #16
 7433 2d3c BD46     		mov	sp, r7
 7434              		@ sp needed
 7435 2d3e 80BD     		pop	{r7, pc}
 7436              		.cfi_endproc
 7437              	.LFE120:
 7439              		.align	2
 7440              		.global	HAL_TIM_DMABurst_ReadStop
 7441              		.thumb
 7442              		.thumb_func
 7444              	HAL_TIM_DMABurst_ReadStop:
 7445              	.LFB121:
3570:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3571:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Stop the DMA burst reading 
3573:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3574:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  BurstRequestSrc: TIM DMA Request sources to disable.
3575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3576:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3577:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
3578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 7446              		.loc 1 3578 0
 7447              		.cfi_startproc
 7448              		@ args = 0, pretend = 0, frame = 8
 7449              		@ frame_needed = 1, uses_anonymous_args = 0
 7450              		@ link register save eliminated.
 7451 2d40 80B4     		push	{r7}
 7452              		.cfi_def_cfa_offset 4
 7453              		.cfi_offset 7, -4
 7454 2d42 83B0     		sub	sp, sp, #12
 7455              		.cfi_def_cfa_offset 16
 7456 2d44 00AF     		add	r7, sp, #0
 7457              		.cfi_def_cfa_register 7
 7458 2d46 7860     		str	r0, [r7, #4]
 7459 2d48 3960     		str	r1, [r7]
3579:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3581:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3582:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the TIM Update DMA request */
3583:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 7460              		.loc 1 3583 0
 7461 2d4a 7B68     		ldr	r3, [r7, #4]
 7462 2d4c 1B68     		ldr	r3, [r3]
 7463 2d4e 7A68     		ldr	r2, [r7, #4]
 7464 2d50 1268     		ldr	r2, [r2]
 7465 2d52 D168     		ldr	r1, [r2, #12]
 7466 2d54 3A68     		ldr	r2, [r7]
 7467 2d56 D243     		mvns	r2, r2
 7468 2d58 0A40     		ands	r2, r2, r1
 7469 2d5a DA60     		str	r2, [r3, #12]
3584:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
3586:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 7470              		.loc 1 3586 0
 7471 2d5c 0023     		movs	r3, #0
3587:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 7472              		.loc 1 3587 0
 7473 2d5e 1846     		mov	r0, r3
 7474 2d60 0C37     		adds	r7, r7, #12
 7475 2d62 BD46     		mov	sp, r7
 7476              		@ sp needed
 7477 2d64 5DF8047B 		ldr	r7, [sp], #4
 7478 2d68 7047     		bx	lr
 7479              		.cfi_endproc
 7480              	.LFE121:
 7482 2d6a 00BF     		.align	2
 7483              		.global	HAL_TIM_GenerateEvent
 7484              		.thumb
 7485              		.thumb_func
 7487              	HAL_TIM_GenerateEvent:
 7488              	.LFB122:
3588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3589:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3590:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Generate a software event
3591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3592:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  EventSource: specifies the event source.
3593:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
3594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
3595:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
3596:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
3597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
3598:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
3599:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
3600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
3601:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
3602:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
3603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
3604:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3605:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */ 
3606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
3608:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 7489              		.loc 1 3608 0
 7490              		.cfi_startproc
 7491              		@ args = 0, pretend = 0, frame = 8
 7492              		@ frame_needed = 1, uses_anonymous_args = 0
 7493              		@ link register save eliminated.
 7494 2d6c 80B4     		push	{r7}
 7495              		.cfi_def_cfa_offset 4
 7496              		.cfi_offset 7, -4
 7497 2d6e 83B0     		sub	sp, sp, #12
 7498              		.cfi_def_cfa_offset 16
 7499 2d70 00AF     		add	r7, sp, #0
 7500              		.cfi_def_cfa_register 7
 7501 2d72 7860     		str	r0, [r7, #4]
 7502 2d74 3960     		str	r1, [r7]
3609:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
3611:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(EventSource));
3612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3613:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Process Locked */
3614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 7503              		.loc 1 3614 0
 7504 2d76 7B68     		ldr	r3, [r7, #4]
 7505 2d78 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 7506 2d7c 012B     		cmp	r3, #1
 7507 2d7e 01D1     		bne	.L436
 7508              		.loc 1 3614 0 is_stmt 0 discriminator 1
 7509 2d80 0223     		movs	r3, #2
 7510 2d82 14E0     		b	.L437
 7511              	.L436:
 7512              		.loc 1 3614 0 discriminator 2
 7513 2d84 7B68     		ldr	r3, [r7, #4]
 7514 2d86 0122     		movs	r2, #1
 7515 2d88 83F83820 		strb	r2, [r3, #56]
3615:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3616:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the TIM state */
3617:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 7516              		.loc 1 3617 0 is_stmt 1 discriminator 2
 7517 2d8c 7B68     		ldr	r3, [r7, #4]
 7518 2d8e 0222     		movs	r2, #2
 7519 2d90 83F83920 		strb	r2, [r3, #57]
3618:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3619:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the event sources */
3620:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->EGR = EventSource;
 7520              		.loc 1 3620 0 discriminator 2
 7521 2d94 7B68     		ldr	r3, [r7, #4]
 7522 2d96 1B68     		ldr	r3, [r3]
 7523 2d98 3A68     		ldr	r2, [r7]
 7524 2d9a 5A61     		str	r2, [r3, #20]
3621:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3622:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Change the TIM state */
3623:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 7525              		.loc 1 3623 0 discriminator 2
 7526 2d9c 7B68     		ldr	r3, [r7, #4]
 7527 2d9e 0122     		movs	r2, #1
 7528 2da0 83F83920 		strb	r2, [r3, #57]
3624:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3625:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 7529              		.loc 1 3625 0 discriminator 2
 7530 2da4 7B68     		ldr	r3, [r7, #4]
 7531 2da6 0022     		movs	r2, #0
 7532 2da8 83F83820 		strb	r2, [r3, #56]
3626:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3627:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Return function status */
3628:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 7533              		.loc 1 3628 0 discriminator 2
 7534 2dac 0023     		movs	r3, #0
 7535              	.L437:
3629:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 7536              		.loc 1 3629 0
 7537 2dae 1846     		mov	r0, r3
 7538 2db0 0C37     		adds	r7, r7, #12
 7539 2db2 BD46     		mov	sp, r7
 7540              		@ sp needed
 7541 2db4 5DF8047B 		ldr	r7, [sp], #4
 7542 2db8 7047     		bx	lr
 7543              		.cfi_endproc
 7544              	.LFE122:
 7546 2dba 00BF     		.align	2
 7547              		.global	HAL_TIM_ConfigOCrefClear
 7548              		.thumb
 7549              		.thumb_func
 7551              	HAL_TIM_ConfigOCrefClear:
 7552              	.LFB123:
3630:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3631:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3632:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configures the OCRef clear feature
3633:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3634:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sClearInputConfig: pointer to a TIM_ClearInputConfigTypeDef structure that
3635:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         contains the OCREF clear feature and parameters for the TIM peripheral. 
3636:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel: specifies the TIM Channel
3637:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
3638:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
3639:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
3640:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
3641:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
3642:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3643:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */ 
3644:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * s
3645:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** { 
 7553              		.loc 1 3645 0
 7554              		.cfi_startproc
 7555              		@ args = 0, pretend = 0, frame = 16
 7556              		@ frame_needed = 1, uses_anonymous_args = 0
 7557 2dbc 80B5     		push	{r7, lr}
 7558              		.cfi_def_cfa_offset 8
 7559              		.cfi_offset 7, -8
 7560              		.cfi_offset 14, -4
 7561 2dbe 84B0     		sub	sp, sp, #16
 7562              		.cfi_def_cfa_offset 24
 7563 2dc0 00AF     		add	r7, sp, #0
 7564              		.cfi_def_cfa_register 7
 7565 2dc2 F860     		str	r0, [r7, #12]
 7566 2dc4 B960     		str	r1, [r7, #8]
 7567 2dc6 7A60     		str	r2, [r7, #4]
3646:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3647:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3648:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
3649:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
3650:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
3651:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
3652:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
3653:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
3654:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Process Locked */
3655:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 7568              		.loc 1 3655 0
 7569 2dc8 FB68     		ldr	r3, [r7, #12]
 7570 2dca 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 7571 2dce 012B     		cmp	r3, #1
 7572 2dd0 01D1     		bne	.L439
 7573              		.loc 1 3655 0 is_stmt 0 discriminator 1
 7574 2dd2 0223     		movs	r3, #2
 7575 2dd4 98E0     		b	.L440
 7576              	.L439:
 7577              		.loc 1 3655 0 discriminator 2
 7578 2dd6 FB68     		ldr	r3, [r7, #12]
 7579 2dd8 0122     		movs	r2, #1
 7580 2dda 83F83820 		strb	r2, [r3, #56]
3656:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3657:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 7581              		.loc 1 3657 0 is_stmt 1 discriminator 2
 7582 2dde FB68     		ldr	r3, [r7, #12]
 7583 2de0 0222     		movs	r2, #2
 7584 2de2 83F83920 		strb	r2, [r3, #57]
3658:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3659:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(sClearInputConfig->ClearInputSource == TIM_CLEARINPUTSOURCE_ETR)
 7585              		.loc 1 3659 0 discriminator 2
 7586 2de6 BB68     		ldr	r3, [r7, #8]
 7587 2de8 5B68     		ldr	r3, [r3, #4]
 7588 2dea 012B     		cmp	r3, #1
 7589 2dec 09D1     		bne	.L441
3660:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3661:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIM_ETR_SetConfig(htim->Instance, 
 7590              		.loc 1 3661 0
 7591 2dee FB68     		ldr	r3, [r7, #12]
 7592 2df0 1868     		ldr	r0, [r3]
 7593 2df2 BB68     		ldr	r3, [r7, #8]
 7594 2df4 D968     		ldr	r1, [r3, #12]
 7595 2df6 BB68     		ldr	r3, [r7, #8]
 7596 2df8 9A68     		ldr	r2, [r3, #8]
 7597 2dfa BB68     		ldr	r3, [r7, #8]
 7598 2dfc 1B69     		ldr	r3, [r3, #16]
 7599 2dfe 00F0AFFF 		bl	TIM_ETR_SetConfig
 7600              	.L441:
3662:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sClearInputConfig->ClearInputPrescaler,
3663:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sClearInputConfig->ClearInputPolarity,
3664:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                       sClearInputConfig->ClearInputFilter);
3665:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3666:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3667:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 7601              		.loc 1 3667 0
 7602 2e02 7B68     		ldr	r3, [r7, #4]
 7603 2e04 0C2B     		cmp	r3, #12
 7604 2e06 75D8     		bhi	.L457
 7605 2e08 01A2     		adr	r2, .L444
 7606 2e0a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 7607 2e0e 00BF     		.p2align 2
 7608              	.L444:
 7609 2e10 452E0000 		.word	.L443+1
 7610 2e14 F52E0000 		.word	.L457+1
 7611 2e18 F52E0000 		.word	.L457+1
 7612 2e1c F52E0000 		.word	.L457+1
 7613 2e20 712E0000 		.word	.L445+1
 7614 2e24 F52E0000 		.word	.L457+1
 7615 2e28 F52E0000 		.word	.L457+1
 7616 2e2c F52E0000 		.word	.L457+1
 7617 2e30 9D2E0000 		.word	.L446+1
 7618 2e34 F52E0000 		.word	.L457+1
 7619 2e38 F52E0000 		.word	.L457+1
 7620 2e3c F52E0000 		.word	.L457+1
 7621 2e40 C92E0000 		.word	.L447+1
 7622              	.L443:
3668:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3669:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
3670:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {        
3671:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if(sClearInputConfig->ClearInputState != RESET)  
 7623              		.loc 1 3671 0
 7624 2e44 BB68     		ldr	r3, [r7, #8]
 7625 2e46 1B68     		ldr	r3, [r3]
 7626 2e48 002B     		cmp	r3, #0
 7627 2e4a 08D0     		beq	.L448
3672:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3673:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Enable the Ocref clear feature for Channel 1 */
3674:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 |= TIM_CCMR1_OC1CE;
 7628              		.loc 1 3674 0
 7629 2e4c FB68     		ldr	r3, [r7, #12]
 7630 2e4e 1B68     		ldr	r3, [r3]
 7631 2e50 FA68     		ldr	r2, [r7, #12]
 7632 2e52 1268     		ldr	r2, [r2]
 7633 2e54 9269     		ldr	r2, [r2, #24]
 7634 2e56 42F08002 		orr	r2, r2, #128
 7635 2e5a 9A61     		str	r2, [r3, #24]
3675:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3676:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
3677:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3678:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Disable the Ocref clear feature for Channel 1 */
3679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;      
3680:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3681:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }    
3682:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 7636              		.loc 1 3682 0
 7637 2e5c 4BE0     		b	.L450
 7638              	.L448:
3679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 7639              		.loc 1 3679 0
 7640 2e5e FB68     		ldr	r3, [r7, #12]
 7641 2e60 1B68     		ldr	r3, [r3]
 7642 2e62 FA68     		ldr	r2, [r7, #12]
 7643 2e64 1268     		ldr	r2, [r2]
 7644 2e66 9269     		ldr	r2, [r2, #24]
 7645 2e68 22F08002 		bic	r2, r2, #128
 7646 2e6c 9A61     		str	r2, [r3, #24]
 7647              		.loc 1 3682 0
 7648 2e6e 42E0     		b	.L450
 7649              	.L445:
3683:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:    
3684:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     { 
3685:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
3686:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if(sClearInputConfig->ClearInputState != RESET)  
 7650              		.loc 1 3686 0
 7651 2e70 BB68     		ldr	r3, [r7, #8]
 7652 2e72 1B68     		ldr	r3, [r3]
 7653 2e74 002B     		cmp	r3, #0
 7654 2e76 08D0     		beq	.L451
3687:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3688:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Enable the Ocref clear feature for Channel 2 */
3689:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 7655              		.loc 1 3689 0
 7656 2e78 FB68     		ldr	r3, [r7, #12]
 7657 2e7a 1B68     		ldr	r3, [r3]
 7658 2e7c FA68     		ldr	r2, [r7, #12]
 7659 2e7e 1268     		ldr	r2, [r2]
 7660 2e80 9269     		ldr	r2, [r2, #24]
 7661 2e82 42F40042 		orr	r2, r2, #32768
 7662 2e86 9A61     		str	r2, [r3, #24]
3690:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3691:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
3692:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3693:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Disable the Ocref clear feature for Channel 2 */
3694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;      
3695:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3696:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     } 
3697:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 7663              		.loc 1 3697 0
 7664 2e88 35E0     		b	.L450
 7665              	.L451:
3694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 7666              		.loc 1 3694 0
 7667 2e8a FB68     		ldr	r3, [r7, #12]
 7668 2e8c 1B68     		ldr	r3, [r3]
 7669 2e8e FA68     		ldr	r2, [r7, #12]
 7670 2e90 1268     		ldr	r2, [r2]
 7671 2e92 9269     		ldr	r2, [r2, #24]
 7672 2e94 22F40042 		bic	r2, r2, #32768
 7673 2e98 9A61     		str	r2, [r3, #24]
 7674              		.loc 1 3697 0
 7675 2e9a 2CE0     		b	.L450
 7676              	.L446:
3698:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:   
3699:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3700:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3701:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if(sClearInputConfig->ClearInputState != RESET)  
 7677              		.loc 1 3701 0
 7678 2e9c BB68     		ldr	r3, [r7, #8]
 7679 2e9e 1B68     		ldr	r3, [r3]
 7680 2ea0 002B     		cmp	r3, #0
 7681 2ea2 08D0     		beq	.L453
3702:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3703:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Enable the Ocref clear feature for Channel 3 */
3704:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR2 |= TIM_CCMR2_OC3CE;
 7682              		.loc 1 3704 0
 7683 2ea4 FB68     		ldr	r3, [r7, #12]
 7684 2ea6 1B68     		ldr	r3, [r3]
 7685 2ea8 FA68     		ldr	r2, [r7, #12]
 7686 2eaa 1268     		ldr	r2, [r2]
 7687 2eac D269     		ldr	r2, [r2, #28]
 7688 2eae 42F08002 		orr	r2, r2, #128
 7689 2eb2 DA61     		str	r2, [r3, #28]
3705:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3706:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
3707:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3708:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Disable the Ocref clear feature for Channel 3 */
3709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;      
3710:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3711:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     } 
3712:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 7690              		.loc 1 3712 0
 7691 2eb4 1FE0     		b	.L450
 7692              	.L453:
3709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 7693              		.loc 1 3709 0
 7694 2eb6 FB68     		ldr	r3, [r7, #12]
 7695 2eb8 1B68     		ldr	r3, [r3]
 7696 2eba FA68     		ldr	r2, [r7, #12]
 7697 2ebc 1268     		ldr	r2, [r2]
 7698 2ebe D269     		ldr	r2, [r2, #28]
 7699 2ec0 22F08002 		bic	r2, r2, #128
 7700 2ec4 DA61     		str	r2, [r3, #28]
 7701              		.loc 1 3712 0
 7702 2ec6 16E0     		b	.L450
 7703              	.L447:
3713:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:    
3714:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {  
3715:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3716:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       if(sClearInputConfig->ClearInputState != RESET)  
 7704              		.loc 1 3716 0
 7705 2ec8 BB68     		ldr	r3, [r7, #8]
 7706 2eca 1B68     		ldr	r3, [r3]
 7707 2ecc 002B     		cmp	r3, #0
 7708 2ece 08D0     		beq	.L455
3717:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3718:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Enable the Ocref clear feature for Channel 4 */
3719:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR2 |= TIM_CCMR2_OC4CE;
 7709              		.loc 1 3719 0
 7710 2ed0 FB68     		ldr	r3, [r7, #12]
 7711 2ed2 1B68     		ldr	r3, [r3]
 7712 2ed4 FA68     		ldr	r2, [r7, #12]
 7713 2ed6 1268     		ldr	r2, [r2]
 7714 2ed8 D269     		ldr	r2, [r2, #28]
 7715 2eda 42F40042 		orr	r2, r2, #32768
 7716 2ede DA61     		str	r2, [r3, #28]
3720:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3721:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       else
3722:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       {
3723:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         /* Disable the Ocref clear feature for Channel 4 */
3724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****         htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;      
3725:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
3726:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     } 
3727:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 7717              		.loc 1 3727 0
 7718 2ee0 09E0     		b	.L450
 7719              	.L455:
3724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       }
 7720              		.loc 1 3724 0
 7721 2ee2 FB68     		ldr	r3, [r7, #12]
 7722 2ee4 1B68     		ldr	r3, [r3]
 7723 2ee6 FA68     		ldr	r2, [r7, #12]
 7724 2ee8 1268     		ldr	r2, [r2]
 7725 2eea D269     		ldr	r2, [r2, #28]
 7726 2eec 22F40042 		bic	r2, r2, #32768
 7727 2ef0 DA61     		str	r2, [r3, #28]
 7728              		.loc 1 3727 0
 7729 2ef2 00E0     		b	.L450
 7730              	.L457:
3728:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:  
3729:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 7731              		.loc 1 3729 0
 7732 2ef4 00BF     		nop
 7733              	.L450:
3730:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
3731:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3732:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 7734              		.loc 1 3732 0
 7735 2ef6 FB68     		ldr	r3, [r7, #12]
 7736 2ef8 0122     		movs	r2, #1
 7737 2efa 83F83920 		strb	r2, [r3, #57]
3733:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3734:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 7738              		.loc 1 3734 0
 7739 2efe FB68     		ldr	r3, [r7, #12]
 7740 2f00 0022     		movs	r2, #0
 7741 2f02 83F83820 		strb	r2, [r3, #56]
3735:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3736:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;  
 7742              		.loc 1 3736 0
 7743 2f06 0023     		movs	r3, #0
 7744              	.L440:
3737:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }  
 7745              		.loc 1 3737 0
 7746 2f08 1846     		mov	r0, r3
 7747 2f0a 1037     		adds	r7, r7, #16
 7748 2f0c BD46     		mov	sp, r7
 7749              		@ sp needed
 7750 2f0e 80BD     		pop	{r7, pc}
 7751              		.cfi_endproc
 7752              	.LFE123:
 7754              		.align	2
 7755              		.global	HAL_TIM_ConfigClockSource
 7756              		.thumb
 7757              		.thumb_func
 7759              	HAL_TIM_ConfigClockSource:
 7760              	.LFB124:
3738:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3739:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3740:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief   Configures the clock source to be used
3741:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
3742:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
3743:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         contains the clock source information for the TIM peripheral. 
3744:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3745:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */ 
3746:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sCloc
3747:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 7761              		.loc 1 3747 0
 7762              		.cfi_startproc
 7763              		@ args = 0, pretend = 0, frame = 16
 7764              		@ frame_needed = 1, uses_anonymous_args = 0
 7765 2f10 80B5     		push	{r7, lr}
 7766              		.cfi_def_cfa_offset 8
 7767              		.cfi_offset 7, -8
 7768              		.cfi_offset 14, -4
 7769 2f12 84B0     		sub	sp, sp, #16
 7770              		.cfi_def_cfa_offset 24
 7771 2f14 00AF     		add	r7, sp, #0
 7772              		.cfi_def_cfa_register 7
 7773 2f16 7860     		str	r0, [r7, #4]
 7774 2f18 3960     		str	r1, [r7]
3748:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpsmcr = 0;
 7775              		.loc 1 3748 0
 7776 2f1a 0023     		movs	r3, #0
 7777 2f1c FB60     		str	r3, [r7, #12]
3749:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3750:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Process Locked */
3751:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 7778              		.loc 1 3751 0
 7779 2f1e 7B68     		ldr	r3, [r7, #4]
 7780 2f20 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 7781 2f24 012B     		cmp	r3, #1
 7782 2f26 01D1     		bne	.L459
 7783              		.loc 1 3751 0 is_stmt 0 discriminator 1
 7784 2f28 0223     		movs	r3, #2
 7785 2f2a CFE0     		b	.L460
 7786              	.L459:
 7787              		.loc 1 3751 0 discriminator 2
 7788 2f2c 7B68     		ldr	r3, [r7, #4]
 7789 2f2e 0122     		movs	r2, #1
 7790 2f30 83F83820 		strb	r2, [r3, #56]
3752:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3753:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 7791              		.loc 1 3753 0 is_stmt 1 discriminator 2
 7792 2f34 7B68     		ldr	r3, [r7, #4]
 7793 2f36 0222     		movs	r2, #2
 7794 2f38 83F83920 		strb	r2, [r3, #57]
3754:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3755:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3756:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
3757:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
3758:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
3759:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
3760:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3761:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
3762:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
 7795              		.loc 1 3762 0 discriminator 2
 7796 2f3c 7B68     		ldr	r3, [r7, #4]
 7797 2f3e 1B68     		ldr	r3, [r3]
 7798 2f40 9B68     		ldr	r3, [r3, #8]
 7799 2f42 FB60     		str	r3, [r7, #12]
3763:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 7800              		.loc 1 3763 0 discriminator 2
 7801 2f44 FB68     		ldr	r3, [r7, #12]
 7802 2f46 23F07703 		bic	r3, r3, #119
 7803 2f4a FB60     		str	r3, [r7, #12]
3764:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 7804              		.loc 1 3764 0 discriminator 2
 7805 2f4c FB68     		ldr	r3, [r7, #12]
 7806 2f4e 23F47F43 		bic	r3, r3, #65280
 7807 2f52 FB60     		str	r3, [r7, #12]
3765:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 7808              		.loc 1 3765 0 discriminator 2
 7809 2f54 7B68     		ldr	r3, [r7, #4]
 7810 2f56 1B68     		ldr	r3, [r3]
 7811 2f58 FA68     		ldr	r2, [r7, #12]
 7812 2f5a 9A60     		str	r2, [r3, #8]
3766:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (sClockSourceConfig->ClockSource)
 7813              		.loc 1 3767 0 discriminator 2
 7814 2f5c 3B68     		ldr	r3, [r7]
 7815 2f5e 1B68     		ldr	r3, [r3]
 7816 2f60 402B     		cmp	r3, #64
 7817 2f62 7CD0     		beq	.L462
 7818 2f64 402B     		cmp	r3, #64
 7819 2f66 0FD8     		bhi	.L463
 7820 2f68 102B     		cmp	r3, #16
 7821 2f6a 00F09180 		beq	.L464
 7822 2f6e 102B     		cmp	r3, #16
 7823 2f70 03D8     		bhi	.L465
 7824 2f72 002B     		cmp	r3, #0
 7825 2f74 00F08580 		beq	.L466
3768:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3769:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_INTERNAL:
3770:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     { 
3771:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_INSTANCE(htim->Instance));      
3772:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable slave mode to clock the prescaler directly with the internal clock */
3773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3774:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3776:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3777:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE1:
3778:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3779:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
3780:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the ETR Clock source */
3781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance, 
3782:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler, 
3783:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity, 
3784:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
3785:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Get the TIMx SMCR register value */
3786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpsmcr = htim->Instance->SMCR;
3787:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Reset the SMS and TS Bits */
3788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
3789:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Select the External clock mode1 and the ETRF trigger */
3790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
3791:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Write to TIMx SMCR */
3792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->SMCR = tmpsmcr;
3793:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3795:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3796:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE2:
3797:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3798:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
3799:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the ETR Clock source */
3800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance, 
3801:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler, 
3802:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
3803:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
3804:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Enable the External clock mode2 */
3805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->SMCR |= TIM_SMCR_ECE;
3806:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3808:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3809:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1:
3810:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3811:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance, 
3813:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity, 
3814:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
3815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
3816:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3818:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI2:
3819:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3820:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance, 
3822:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity, 
3823:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
3824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
3825:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3827:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1ED:
3828:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3829:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance, 
3831:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
3832:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
3833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
3834:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3836:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR0:
3837:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3838:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
3840:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3842:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR1:
3843:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3844:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
3846:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3848:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR2:
3849:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3850:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
3852:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3854:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR3:
3855:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3856:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
3858:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3860:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3861:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
3862:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;    
 7826              		.loc 1 3862 0 discriminator 2
 7827 2f78 9FE0     		b	.L475
 7828              	.L465:
3767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 7829              		.loc 1 3767 0 discriminator 2
 7830 2f7a 202B     		cmp	r3, #32
 7831 2f7c 00F08F80 		beq	.L467
 7832 2f80 302B     		cmp	r3, #48
 7833 2f82 00F09380 		beq	.L468
 7834              		.loc 1 3862 0 discriminator 2
 7835 2f86 98E0     		b	.L475
 7836              	.L463:
3767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 7837              		.loc 1 3767 0 discriminator 2
 7838 2f88 702B     		cmp	r3, #112
 7839 2f8a 16D0     		beq	.L469
 7840 2f8c 702B     		cmp	r3, #112
 7841 2f8e 04D8     		bhi	.L470
 7842 2f90 502B     		cmp	r3, #80
 7843 2f92 40D0     		beq	.L471
 7844 2f94 602B     		cmp	r3, #96
 7845 2f96 50D0     		beq	.L472
 7846              		.loc 1 3862 0 discriminator 2
 7847 2f98 8FE0     		b	.L475
 7848              	.L470:
3767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 7849              		.loc 1 3767 0 discriminator 2
 7850 2f9a B3F5805F 		cmp	r3, #4096
 7851 2f9e 03D0     		beq	.L473
 7852 2fa0 B3F5005F 		cmp	r3, #8192
 7853 2fa4 24D0     		beq	.L474
 7854              		.loc 1 3862 0 discriminator 2
 7855 2fa6 88E0     		b	.L475
 7856              	.L473:
3773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7857              		.loc 1 3773 0
 7858 2fa8 7B68     		ldr	r3, [r7, #4]
 7859 2faa 1B68     		ldr	r3, [r3]
 7860 2fac 7A68     		ldr	r2, [r7, #4]
 7861 2fae 1268     		ldr	r2, [r2]
 7862 2fb0 9268     		ldr	r2, [r2, #8]
 7863 2fb2 22F00702 		bic	r2, r2, #7
 7864 2fb6 9A60     		str	r2, [r3, #8]
3775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 7865              		.loc 1 3775 0
 7866 2fb8 7FE0     		b	.L475
 7867              	.L469:
3781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler, 
 7868              		.loc 1 3781 0
 7869 2fba 7B68     		ldr	r3, [r7, #4]
 7870 2fbc 1868     		ldr	r0, [r3]
 7871 2fbe 3B68     		ldr	r3, [r7]
 7872 2fc0 9968     		ldr	r1, [r3, #8]
 7873 2fc2 3B68     		ldr	r3, [r7]
 7874 2fc4 5A68     		ldr	r2, [r3, #4]
 7875 2fc6 3B68     		ldr	r3, [r7]
 7876 2fc8 DB68     		ldr	r3, [r3, #12]
 7877 2fca 00F0C9FE 		bl	TIM_ETR_SetConfig
3786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Reset the SMS and TS Bits */
 7878              		.loc 1 3786 0
 7879 2fce 7B68     		ldr	r3, [r7, #4]
 7880 2fd0 1B68     		ldr	r3, [r3]
 7881 2fd2 9B68     		ldr	r3, [r3, #8]
 7882 2fd4 FB60     		str	r3, [r7, #12]
3788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Select the External clock mode1 and the ETRF trigger */
 7883              		.loc 1 3788 0
 7884 2fd6 FB68     		ldr	r3, [r7, #12]
 7885 2fd8 23F07703 		bic	r3, r3, #119
 7886 2fdc FB60     		str	r3, [r7, #12]
3790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Write to TIMx SMCR */
 7887              		.loc 1 3790 0
 7888 2fde FB68     		ldr	r3, [r7, #12]
 7889 2fe0 43F07703 		orr	r3, r3, #119
 7890 2fe4 FB60     		str	r3, [r7, #12]
3792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7891              		.loc 1 3792 0
 7892 2fe6 7B68     		ldr	r3, [r7, #4]
 7893 2fe8 1B68     		ldr	r3, [r3]
 7894 2fea FA68     		ldr	r2, [r7, #12]
 7895 2fec 9A60     		str	r2, [r3, #8]
3794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 7896              		.loc 1 3794 0
 7897 2fee 64E0     		b	.L475
 7898              	.L474:
3800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler, 
 7899              		.loc 1 3800 0
 7900 2ff0 7B68     		ldr	r3, [r7, #4]
 7901 2ff2 1868     		ldr	r0, [r3]
 7902 2ff4 3B68     		ldr	r3, [r7]
 7903 2ff6 9968     		ldr	r1, [r3, #8]
 7904 2ff8 3B68     		ldr	r3, [r7]
 7905 2ffa 5A68     		ldr	r2, [r3, #4]
 7906 2ffc 3B68     		ldr	r3, [r7]
 7907 2ffe DB68     		ldr	r3, [r3, #12]
 7908 3000 00F0AEFE 		bl	TIM_ETR_SetConfig
3805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7909              		.loc 1 3805 0
 7910 3004 7B68     		ldr	r3, [r7, #4]
 7911 3006 1B68     		ldr	r3, [r3]
 7912 3008 7A68     		ldr	r2, [r7, #4]
 7913 300a 1268     		ldr	r2, [r2]
 7914 300c 9268     		ldr	r2, [r2, #8]
 7915 300e 42F48042 		orr	r2, r2, #16384
 7916 3012 9A60     		str	r2, [r3, #8]
3807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 7917              		.loc 1 3807 0
 7918 3014 51E0     		b	.L475
 7919              	.L471:
3812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity, 
 7920              		.loc 1 3812 0
 7921 3016 7B68     		ldr	r3, [r7, #4]
 7922 3018 1968     		ldr	r1, [r3]
 7923 301a 3B68     		ldr	r3, [r7]
 7924 301c 5A68     		ldr	r2, [r3, #4]
 7925 301e 3B68     		ldr	r3, [r7]
 7926 3020 DB68     		ldr	r3, [r3, #12]
 7927 3022 0846     		mov	r0, r1
 7928 3024 1146     		mov	r1, r2
 7929 3026 1A46     		mov	r2, r3
 7930 3028 00F05EFD 		bl	TIM_TI1_ConfigInputStage
3815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7931              		.loc 1 3815 0
 7932 302c 7B68     		ldr	r3, [r7, #4]
 7933 302e 1B68     		ldr	r3, [r3]
 7934 3030 1846     		mov	r0, r3
 7935 3032 5021     		movs	r1, #80
 7936 3034 00F076FE 		bl	TIM_ITRx_SetConfig
3817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI2:
 7937              		.loc 1 3817 0
 7938 3038 3FE0     		b	.L475
 7939              	.L472:
3821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity, 
 7940              		.loc 1 3821 0
 7941 303a 7B68     		ldr	r3, [r7, #4]
 7942 303c 1968     		ldr	r1, [r3]
 7943 303e 3B68     		ldr	r3, [r7]
 7944 3040 5A68     		ldr	r2, [r3, #4]
 7945 3042 3B68     		ldr	r3, [r7]
 7946 3044 DB68     		ldr	r3, [r3, #12]
 7947 3046 0846     		mov	r0, r1
 7948 3048 1146     		mov	r1, r2
 7949 304a 1A46     		mov	r2, r3
 7950 304c 00F0BCFD 		bl	TIM_TI2_ConfigInputStage
3824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7951              		.loc 1 3824 0
 7952 3050 7B68     		ldr	r3, [r7, #4]
 7953 3052 1B68     		ldr	r3, [r3]
 7954 3054 1846     		mov	r0, r3
 7955 3056 6021     		movs	r1, #96
 7956 3058 00F064FE 		bl	TIM_ITRx_SetConfig
3826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1ED:
 7957              		.loc 1 3826 0
 7958 305c 2DE0     		b	.L475
 7959              	.L462:
3830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
 7960              		.loc 1 3830 0
 7961 305e 7B68     		ldr	r3, [r7, #4]
 7962 3060 1968     		ldr	r1, [r3]
 7963 3062 3B68     		ldr	r3, [r7]
 7964 3064 5A68     		ldr	r2, [r3, #4]
 7965 3066 3B68     		ldr	r3, [r7]
 7966 3068 DB68     		ldr	r3, [r3, #12]
 7967 306a 0846     		mov	r0, r1
 7968 306c 1146     		mov	r1, r2
 7969 306e 1A46     		mov	r2, r3
 7970 3070 00F03AFD 		bl	TIM_TI1_ConfigInputStage
3833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7971              		.loc 1 3833 0
 7972 3074 7B68     		ldr	r3, [r7, #4]
 7973 3076 1B68     		ldr	r3, [r3]
 7974 3078 1846     		mov	r0, r3
 7975 307a 4021     		movs	r1, #64
 7976 307c 00F052FE 		bl	TIM_ITRx_SetConfig
3835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR0:
 7977              		.loc 1 3835 0
 7978 3080 1BE0     		b	.L475
 7979              	.L466:
3839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7980              		.loc 1 3839 0
 7981 3082 7B68     		ldr	r3, [r7, #4]
 7982 3084 1B68     		ldr	r3, [r3]
 7983 3086 1846     		mov	r0, r3
 7984 3088 0021     		movs	r1, #0
 7985 308a 00F04BFE 		bl	TIM_ITRx_SetConfig
3841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR1:
 7986              		.loc 1 3841 0
 7987 308e 14E0     		b	.L475
 7988              	.L464:
3845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7989              		.loc 1 3845 0
 7990 3090 7B68     		ldr	r3, [r7, #4]
 7991 3092 1B68     		ldr	r3, [r3]
 7992 3094 1846     		mov	r0, r3
 7993 3096 1021     		movs	r1, #16
 7994 3098 00F044FE 		bl	TIM_ITRx_SetConfig
3847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR2:
 7995              		.loc 1 3847 0
 7996 309c 0DE0     		b	.L475
 7997              	.L467:
3851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 7998              		.loc 1 3851 0
 7999 309e 7B68     		ldr	r3, [r7, #4]
 8000 30a0 1B68     		ldr	r3, [r3]
 8001 30a2 1846     		mov	r0, r3
 8002 30a4 2021     		movs	r1, #32
 8003 30a6 00F03DFE 		bl	TIM_ITRx_SetConfig
3853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR3:
 8004              		.loc 1 3853 0
 8005 30aa 06E0     		b	.L475
 8006              	.L468:
3857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
 8007              		.loc 1 3857 0
 8008 30ac 7B68     		ldr	r3, [r7, #4]
 8009 30ae 1B68     		ldr	r3, [r3]
 8010 30b0 1846     		mov	r0, r3
 8011 30b2 3021     		movs	r1, #48
 8012 30b4 00F036FE 		bl	TIM_ITRx_SetConfig
3859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8013              		.loc 1 3859 0
 8014 30b8 00BF     		nop
 8015              	.L475:
3863:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
3864:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 8016              		.loc 1 3864 0
 8017 30ba 7B68     		ldr	r3, [r7, #4]
 8018 30bc 0122     		movs	r2, #1
 8019 30be 83F83920 		strb	r2, [r3, #57]
3865:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3866:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 8020              		.loc 1 3866 0
 8021 30c2 7B68     		ldr	r3, [r7, #4]
 8022 30c4 0022     		movs	r2, #0
 8023 30c6 83F83820 		strb	r2, [r3, #56]
3867:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3868:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 8024              		.loc 1 3868 0
 8025 30ca 0023     		movs	r3, #0
 8026              	.L460:
3869:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8027              		.loc 1 3869 0
 8028 30cc 1846     		mov	r0, r3
 8029 30ce 1037     		adds	r7, r7, #16
 8030 30d0 BD46     		mov	sp, r7
 8031              		@ sp needed
 8032 30d2 80BD     		pop	{r7, pc}
 8033              		.cfi_endproc
 8034              	.LFE124:
 8036              		.align	2
 8037              		.global	HAL_TIM_ConfigTI1Input
 8038              		.thumb
 8039              		.thumb_func
 8041              	HAL_TIM_ConfigTI1Input:
 8042              	.LFB125:
3870:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3871:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3872:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Selects the signal connected to the TI1 input: direct from CH1_input
3873:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         or a XOR combination between CH1_input, CH2_input & CH3_input
3874:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle.
3875:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TI1_Selection: Indicate whether or not channel 1 is connected to the
3876:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         output of a XOR gate.
3877:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         This parameter can be one of the following values:
3878:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
3879:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
3880:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            pins are connected to the TI1 input (XOR combination)
3881:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3882:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3883:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
3884:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8043              		.loc 1 3884 0
 8044              		.cfi_startproc
 8045              		@ args = 0, pretend = 0, frame = 16
 8046              		@ frame_needed = 1, uses_anonymous_args = 0
 8047              		@ link register save eliminated.
 8048 30d4 80B4     		push	{r7}
 8049              		.cfi_def_cfa_offset 4
 8050              		.cfi_offset 7, -4
 8051 30d6 85B0     		sub	sp, sp, #20
 8052              		.cfi_def_cfa_offset 24
 8053 30d8 00AF     		add	r7, sp, #0
 8054              		.cfi_def_cfa_register 7
 8055 30da 7860     		str	r0, [r7, #4]
 8056 30dc 3960     		str	r1, [r7]
3885:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr2 = 0;
 8057              		.loc 1 3885 0
 8058 30de 0023     		movs	r3, #0
 8059 30e0 FB60     		str	r3, [r7, #12]
3886:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3887:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3888:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_XOR_INSTANCE(htim->Instance)); 
3889:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
3890:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3891:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
3892:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 = htim->Instance->CR2;
 8060              		.loc 1 3892 0
 8061 30e2 7B68     		ldr	r3, [r7, #4]
 8062 30e4 1B68     		ldr	r3, [r3]
 8063 30e6 5B68     		ldr	r3, [r3, #4]
 8064 30e8 FB60     		str	r3, [r7, #12]
3893:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3894:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the TI1 selection */
3895:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 &= ~TIM_CR2_TI1S;
 8065              		.loc 1 3895 0
 8066 30ea FB68     		ldr	r3, [r7, #12]
 8067 30ec 23F08003 		bic	r3, r3, #128
 8068 30f0 FB60     		str	r3, [r7, #12]
3896:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3897:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the the TI1 selection */
3898:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 |= TI1_Selection;
 8069              		.loc 1 3898 0
 8070 30f2 FA68     		ldr	r2, [r7, #12]
 8071 30f4 3B68     		ldr	r3, [r7]
 8072 30f6 1343     		orrs	r3, r3, r2
 8073 30f8 FB60     		str	r3, [r7, #12]
3899:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3900:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMxCR2 */
3901:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->CR2 = tmpcr2;
 8074              		.loc 1 3901 0
 8075 30fa 7B68     		ldr	r3, [r7, #4]
 8076 30fc 1B68     		ldr	r3, [r3]
 8077 30fe FA68     		ldr	r2, [r7, #12]
 8078 3100 5A60     		str	r2, [r3, #4]
3902:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3903:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 8079              		.loc 1 3903 0
 8080 3102 0023     		movs	r3, #0
3904:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8081              		.loc 1 3904 0
 8082 3104 1846     		mov	r0, r3
 8083 3106 1437     		adds	r7, r7, #20
 8084 3108 BD46     		mov	sp, r7
 8085              		@ sp needed
 8086 310a 5DF8047B 		ldr	r7, [sp], #4
 8087 310e 7047     		bx	lr
 8088              		.cfi_endproc
 8089              	.LFE125:
 8091              		.align	2
 8092              		.global	HAL_TIM_SlaveConfigSynchronization
 8093              		.thumb
 8094              		.thumb_func
 8096              	HAL_TIM_SlaveConfigSynchronization:
 8097              	.LFB126:
3905:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3906:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
3907:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configures the TIM in Slave mode
3908:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle.
3909:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  sSlaveConfig: pointer to a TIM_SlaveConfigTypeDef structure that
3910:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         contains the selected trigger (internal trigger input, filtered
3911:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         timer input or external trigger input) and the ) and the Slave 
3912:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
3913:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL status
3914:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
3915:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDe
3916:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8098              		.loc 1 3916 0
 8099              		.cfi_startproc
 8100              		@ args = 0, pretend = 0, frame = 24
 8101              		@ frame_needed = 1, uses_anonymous_args = 0
 8102 3110 80B5     		push	{r7, lr}
 8103              		.cfi_def_cfa_offset 8
 8104              		.cfi_offset 7, -8
 8105              		.cfi_offset 14, -4
 8106 3112 86B0     		sub	sp, sp, #24
 8107              		.cfi_def_cfa_offset 32
 8108 3114 00AF     		add	r7, sp, #0
 8109              		.cfi_def_cfa_register 7
 8110 3116 7860     		str	r0, [r7, #4]
 8111 3118 3960     		str	r1, [r7]
3917:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpsmcr  = 0;
 8112              		.loc 1 3917 0
 8113 311a 0023     		movs	r3, #0
 8114 311c 7B61     		str	r3, [r7, #20]
3918:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 8115              		.loc 1 3918 0
 8116 311e 0023     		movs	r3, #0
 8117 3120 3B61     		str	r3, [r7, #16]
3919:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 8118              		.loc 1 3919 0
 8119 3122 0023     		movs	r3, #0
 8120 3124 FB60     		str	r3, [r7, #12]
3920:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3921:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
3922:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
3923:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
3924:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
3925:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
3926:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 8121              		.loc 1 3926 0
 8122 3126 7B68     		ldr	r3, [r7, #4]
 8123 3128 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 8124 312c 012B     		cmp	r3, #1
 8125 312e 01D1     		bne	.L479
 8126              		.loc 1 3926 0 is_stmt 0 discriminator 1
 8127 3130 0223     		movs	r3, #2
 8128 3132 90E0     		b	.L480
 8129              	.L479:
 8130              		.loc 1 3926 0 discriminator 2
 8131 3134 7B68     		ldr	r3, [r7, #4]
 8132 3136 0122     		movs	r2, #1
 8133 3138 83F83820 		strb	r2, [r3, #56]
3927:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3928:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 8134              		.loc 1 3928 0 is_stmt 1 discriminator 2
 8135 313c 7B68     		ldr	r3, [r7, #4]
 8136 313e 0222     		movs	r2, #2
 8137 3140 83F83920 		strb	r2, [r3, #57]
3929:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3930:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
3931:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
 8138              		.loc 1 3931 0 discriminator 2
 8139 3144 7B68     		ldr	r3, [r7, #4]
 8140 3146 1B68     		ldr	r3, [r3]
 8141 3148 9B68     		ldr	r3, [r3, #8]
 8142 314a 7B61     		str	r3, [r7, #20]
3932:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3933:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Trigger Selection Bits */
3934:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_TS;
 8143              		.loc 1 3934 0 discriminator 2
 8144 314c 7B69     		ldr	r3, [r7, #20]
 8145 314e 23F07003 		bic	r3, r3, #112
 8146 3152 7B61     		str	r3, [r7, #20]
3935:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Input Trigger source */
3936:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->InputTrigger;
 8147              		.loc 1 3936 0 discriminator 2
 8148 3154 3B68     		ldr	r3, [r7]
 8149 3156 5B68     		ldr	r3, [r3, #4]
 8150 3158 7A69     		ldr	r2, [r7, #20]
 8151 315a 1343     		orrs	r3, r3, r2
 8152 315c 7B61     		str	r3, [r7, #20]
3937:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3938:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the slave mode Bits */
3939:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_SMS;
 8153              		.loc 1 3939 0 discriminator 2
 8154 315e 7B69     		ldr	r3, [r7, #20]
 8155 3160 23F00703 		bic	r3, r3, #7
 8156 3164 7B61     		str	r3, [r7, #20]
3940:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the slave mode */
3941:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->SlaveMode;
 8157              		.loc 1 3941 0 discriminator 2
 8158 3166 3B68     		ldr	r3, [r7]
 8159 3168 1B68     		ldr	r3, [r3]
 8160 316a 7A69     		ldr	r2, [r7, #20]
 8161 316c 1343     		orrs	r3, r3, r2
 8162 316e 7B61     		str	r3, [r7, #20]
3942:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3943:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx SMCR */
3944:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 8163              		.loc 1 3944 0 discriminator 2
 8164 3170 7B68     		ldr	r3, [r7, #4]
 8165 3172 1B68     		ldr	r3, [r3]
 8166 3174 7A69     		ldr	r2, [r7, #20]
 8167 3176 9A60     		str	r2, [r3, #8]
3945:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
3946:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Configure the trigger prescaler, filter, and polarity */
3947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (sSlaveConfig->InputTrigger)
 8168              		.loc 1 3947 0 discriminator 2
 8169 3178 3B68     		ldr	r3, [r7]
 8170 317a 5B68     		ldr	r3, [r3, #4]
 8171 317c 302B     		cmp	r3, #48
 8172 317e 5AD0     		beq	.L493
 8173 3180 302B     		cmp	r3, #48
 8174 3182 06D8     		bhi	.L483
 8175 3184 102B     		cmp	r3, #16
 8176 3186 58D0     		beq	.L494
 8177 3188 202B     		cmp	r3, #32
 8178 318a 58D0     		beq	.L495
 8179 318c 002B     		cmp	r3, #0
 8180 318e 58D0     		beq	.L496
3948:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
3949:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_ETRF:
3950:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3951:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
3952:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
3953:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
3954:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
3955:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
3956:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure the ETR Trigger source */
3957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance, 
3958:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler, 
3959:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sSlaveConfig->TriggerPolarity, 
3960:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sSlaveConfig->TriggerFilter);
3961:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3963:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3964:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_TI1F_ED:
3965:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3966:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
3967:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3968:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
3969:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3970:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Disable the Channel 1: Reset the CC1E Bit */
3971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccer = htim->Instance->CCER;
3972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
3973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;    
3974:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3975:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Set the filter */
3976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccmr1 &= ~TIM_CCMR1_IC1F;
3977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4);
3978:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
3979:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Write to TIMx CCMR1 and CCER registers */
3980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCMR1 = tmpccmr1;
3981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;                               
3982:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                
3983:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3985:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
3986:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_TI1FP1:
3987:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
3988:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
3989:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3990:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
3991:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
3992:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
3993:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure TI1 Filter and Polarity */
3994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
3995:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
3996:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                sSlaveConfig->TriggerFilter);
3997:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
3998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
3999:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4000:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_TI2FP2:
4001:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4002:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
4003:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4004:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
4005:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
4006:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4007:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Configure TI2 Filter and Polarity */
4008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance,
4009:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                 sSlaveConfig->TriggerPolarity,
4010:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                 sSlaveConfig->TriggerFilter);
4011:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
4013:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4014:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_ITR0:
4015:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4016:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameter */
4017:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4018:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
4020:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4021:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_ITR1:
4022:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4023:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameter */
4024:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4025:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4026:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
4027:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4028:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_ITR2:
4029:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4030:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameter */
4031:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4032:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4033:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
4034:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4035:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   case TIM_TS_ITR3:
4036:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4037:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameter */
4038:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4039:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4040:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
4041:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        
4042:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   default:
4043:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;
 8181              		.loc 1 4043 0 discriminator 2
 8182 3190 58E0     		b	.L492
 8183              	.L483:
3947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 8184              		.loc 1 3947 0 discriminator 2
 8185 3192 502B     		cmp	r3, #80
 8186 3194 37D0     		beq	.L487
 8187 3196 502B     		cmp	r3, #80
 8188 3198 02D8     		bhi	.L488
 8189 319a 402B     		cmp	r3, #64
 8190 319c 10D0     		beq	.L489
 8191              		.loc 1 4043 0 discriminator 2
 8192 319e 51E0     		b	.L492
 8193              	.L488:
3947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
 8194              		.loc 1 3947 0 discriminator 2
 8195 31a0 602B     		cmp	r3, #96
 8196 31a2 3CD0     		beq	.L490
 8197 31a4 702B     		cmp	r3, #112
 8198 31a6 00D0     		beq	.L491
 8199              		.loc 1 4043 0 discriminator 2
 8200 31a8 4CE0     		b	.L492
 8201              	.L491:
3957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler, 
 8202              		.loc 1 3957 0
 8203 31aa 7B68     		ldr	r3, [r7, #4]
 8204 31ac 1868     		ldr	r0, [r3]
 8205 31ae 3B68     		ldr	r3, [r7]
 8206 31b0 D968     		ldr	r1, [r3, #12]
 8207 31b2 3B68     		ldr	r3, [r7]
 8208 31b4 9A68     		ldr	r2, [r3, #8]
 8209 31b6 3B68     		ldr	r3, [r7]
 8210 31b8 1B69     		ldr	r3, [r3, #16]
 8211 31ba 00F0D1FD 		bl	TIM_ETR_SetConfig
3962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8212              		.loc 1 3962 0
 8213 31be 41E0     		b	.L492
 8214              	.L489:
3971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8215              		.loc 1 3971 0
 8216 31c0 7B68     		ldr	r3, [r7, #4]
 8217 31c2 1B68     		ldr	r3, [r3]
 8218 31c4 1B6A     		ldr	r3, [r3, #32]
 8219 31c6 FB60     		str	r3, [r7, #12]
3972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;    
 8220              		.loc 1 3972 0
 8221 31c8 7B68     		ldr	r3, [r7, #4]
 8222 31ca 1B68     		ldr	r3, [r3]
 8223 31cc 7A68     		ldr	r2, [r7, #4]
 8224 31ce 1268     		ldr	r2, [r2]
 8225 31d0 126A     		ldr	r2, [r2, #32]
 8226 31d2 22F00102 		bic	r2, r2, #1
 8227 31d6 1A62     		str	r2, [r3, #32]
3973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 8228              		.loc 1 3973 0
 8229 31d8 7B68     		ldr	r3, [r7, #4]
 8230 31da 1B68     		ldr	r3, [r3]
 8231 31dc 9B69     		ldr	r3, [r3, #24]
 8232 31de 3B61     		str	r3, [r7, #16]
3976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4);
 8233              		.loc 1 3976 0
 8234 31e0 3B69     		ldr	r3, [r7, #16]
 8235 31e2 23F0F003 		bic	r3, r3, #240
 8236 31e6 3B61     		str	r3, [r7, #16]
3977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
 8237              		.loc 1 3977 0
 8238 31e8 3B68     		ldr	r3, [r7]
 8239 31ea 1B69     		ldr	r3, [r3, #16]
 8240 31ec 1B01     		lsls	r3, r3, #4
 8241 31ee 3A69     		ldr	r2, [r7, #16]
 8242 31f0 1343     		orrs	r3, r3, r2
 8243 31f2 3B61     		str	r3, [r7, #16]
3980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;                               
 8244              		.loc 1 3980 0
 8245 31f4 7B68     		ldr	r3, [r7, #4]
 8246 31f6 1B68     		ldr	r3, [r3]
 8247 31f8 3A69     		ldr	r2, [r7, #16]
 8248 31fa 9A61     		str	r2, [r3, #24]
3981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                
 8249              		.loc 1 3981 0
 8250 31fc 7B68     		ldr	r3, [r7, #4]
 8251 31fe 1B68     		ldr	r3, [r3]
 8252 3200 FA68     		ldr	r2, [r7, #12]
 8253 3202 1A62     		str	r2, [r3, #32]
3984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8254              		.loc 1 3984 0
 8255 3204 1EE0     		b	.L492
 8256              	.L487:
3994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
 8257              		.loc 1 3994 0
 8258 3206 7B68     		ldr	r3, [r7, #4]
 8259 3208 1968     		ldr	r1, [r3]
 8260 320a 3B68     		ldr	r3, [r7]
 8261 320c 9A68     		ldr	r2, [r3, #8]
 8262 320e 3B68     		ldr	r3, [r7]
 8263 3210 1B69     		ldr	r3, [r3, #16]
 8264 3212 0846     		mov	r0, r1
 8265 3214 1146     		mov	r1, r2
 8266 3216 1A46     		mov	r2, r3
 8267 3218 00F066FC 		bl	TIM_TI1_ConfigInputStage
3998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8268              		.loc 1 3998 0
 8269 321c 12E0     		b	.L492
 8270              	.L490:
4008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                                 sSlaveConfig->TriggerPolarity,
 8271              		.loc 1 4008 0
 8272 321e 7B68     		ldr	r3, [r7, #4]
 8273 3220 1968     		ldr	r1, [r3]
 8274 3222 3B68     		ldr	r3, [r7]
 8275 3224 9A68     		ldr	r2, [r3, #8]
 8276 3226 3B68     		ldr	r3, [r7]
 8277 3228 1B69     		ldr	r3, [r3, #16]
 8278 322a 0846     		mov	r0, r1
 8279 322c 1146     		mov	r1, r2
 8280 322e 1A46     		mov	r2, r3
 8281 3230 00F0CAFC 		bl	TIM_TI2_ConfigInputStage
4012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8282              		.loc 1 4012 0
 8283 3234 06E0     		b	.L492
 8284              	.L493:
4040:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****        
 8285              		.loc 1 4040 0
 8286 3236 00BF     		nop
 8287 3238 04E0     		b	.L492
 8288              	.L494:
4026:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8289              		.loc 1 4026 0
 8290 323a 00BF     		nop
 8291 323c 02E0     		b	.L492
 8292              	.L495:
4033:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8293              		.loc 1 4033 0
 8294 323e 00BF     		nop
 8295 3240 00E0     		b	.L492
 8296              	.L496:
4019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
 8297              		.loc 1 4019 0
 8298 3242 00BF     		nop
 8299              	.L492:
4044:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4045:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4046:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 8300              		.loc 1 4046 0
 8301 3244 7B68     		ldr	r3, [r7, #4]
 8302 3246 0122     		movs	r2, #1
 8303 3248 83F83920 		strb	r2, [r3, #57]
4047:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
4048:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);  
 8304              		.loc 1 4048 0
 8305 324c 7B68     		ldr	r3, [r7, #4]
 8306 324e 0022     		movs	r2, #0
 8307 3250 83F83820 		strb	r2, [r3, #56]
4049:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4050:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return HAL_OK;
 8308              		.loc 1 4050 0
 8309 3254 0023     		movs	r3, #0
 8310              	.L480:
4051:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 8311              		.loc 1 4051 0
 8312 3256 1846     		mov	r0, r3
 8313 3258 1837     		adds	r7, r7, #24
 8314 325a BD46     		mov	sp, r7
 8315              		@ sp needed
 8316 325c 80BD     		pop	{r7, pc}
 8317              		.cfi_endproc
 8318              	.LFE126:
 8320 325e 00BF     		.align	2
 8321              		.global	HAL_TIM_ReadCapturedValue
 8322              		.thumb
 8323              		.thumb_func
 8325              	HAL_TIM_ReadCapturedValue:
 8326              	.LFB127:
4052:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4053:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4054:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Read the captured value from Capture Compare unit
4055:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle.
4056:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel : TIM Channels to be enabled
4057:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4058:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
4059:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
4060:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
4061:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
4062:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval Captured value
4063:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4064:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
4065:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8327              		.loc 1 4065 0
 8328              		.cfi_startproc
 8329              		@ args = 0, pretend = 0, frame = 16
 8330              		@ frame_needed = 1, uses_anonymous_args = 0
 8331              		@ link register save eliminated.
 8332 3260 80B4     		push	{r7}
 8333              		.cfi_def_cfa_offset 4
 8334              		.cfi_offset 7, -4
 8335 3262 85B0     		sub	sp, sp, #20
 8336              		.cfi_def_cfa_offset 24
 8337 3264 00AF     		add	r7, sp, #0
 8338              		.cfi_def_cfa_register 7
 8339 3266 7860     		str	r0, [r7, #4]
 8340 3268 3960     		str	r1, [r7]
4066:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpreg = 0;
 8341              		.loc 1 4066 0
 8342 326a 0023     		movs	r3, #0
 8343 326c FB60     		str	r3, [r7, #12]
4067:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4068:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_LOCK(htim);
 8344              		.loc 1 4068 0
 8345 326e 7B68     		ldr	r3, [r7, #4]
 8346 3270 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 8347 3274 012B     		cmp	r3, #1
 8348 3276 01D1     		bne	.L498
 8349              		.loc 1 4068 0 is_stmt 0 discriminator 1
 8350 3278 0223     		movs	r3, #2
 8351 327a 3DE0     		b	.L499
 8352              	.L498:
 8353              		.loc 1 4068 0 discriminator 2
 8354 327c 7B68     		ldr	r3, [r7, #4]
 8355 327e 0122     		movs	r2, #1
 8356 3280 83F83820 		strb	r2, [r3, #56]
4069:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4070:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   switch (Channel)
 8357              		.loc 1 4070 0 is_stmt 1 discriminator 2
 8358 3284 3B68     		ldr	r3, [r7]
 8359 3286 0C2B     		cmp	r3, #12
 8360 3288 30D8     		bhi	.L507
 8361 328a 01A2     		adr	r2, .L502
 8362 328c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 8363              		.p2align 2
 8364              	.L502:
 8365 3290 C5320000 		.word	.L501+1
 8366 3294 ED320000 		.word	.L507+1
 8367 3298 ED320000 		.word	.L507+1
 8368 329c ED320000 		.word	.L507+1
 8369 32a0 CF320000 		.word	.L503+1
 8370 32a4 ED320000 		.word	.L507+1
 8371 32a8 ED320000 		.word	.L507+1
 8372 32ac ED320000 		.word	.L507+1
 8373 32b0 D9320000 		.word	.L504+1
 8374 32b4 ED320000 		.word	.L507+1
 8375 32b8 ED320000 		.word	.L507+1
 8376 32bc ED320000 		.word	.L507+1
 8377 32c0 E3320000 		.word	.L505+1
 8378              	.L501:
4071:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4072:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_1:
4073:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4074:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
4075:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4076:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4077:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Return the capture 1 value */
4078:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpreg = htim->Instance->CCR1;
 8379              		.loc 1 4078 0
 8380 32c4 7B68     		ldr	r3, [r7, #4]
 8381 32c6 1B68     		ldr	r3, [r3]
 8382 32c8 5B6B     		ldr	r3, [r3, #52]
 8383 32ca FB60     		str	r3, [r7, #12]
4079:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4080:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 8384              		.loc 1 4080 0
 8385 32cc 0FE0     		b	.L506
 8386              	.L503:
4081:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4082:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_2:
4083:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4084:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
4085:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4086:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4087:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Return the capture 2 value */
4088:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpreg = htim->Instance->CCR2;
 8387              		.loc 1 4088 0
 8388 32ce 7B68     		ldr	r3, [r7, #4]
 8389 32d0 1B68     		ldr	r3, [r3]
 8390 32d2 9B6B     		ldr	r3, [r3, #56]
 8391 32d4 FB60     		str	r3, [r7, #12]
4089:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4090:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 8392              		.loc 1 4090 0
 8393 32d6 0AE0     		b	.L506
 8394              	.L504:
4091:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4092:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4093:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_3:
4094:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4095:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
4096:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
4097:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4098:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Return the capture 3 value */
4099:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpreg = htim->Instance->CCR3;
 8395              		.loc 1 4099 0
 8396 32d8 7B68     		ldr	r3, [r7, #4]
 8397 32da 1B68     		ldr	r3, [r3]
 8398 32dc DB6B     		ldr	r3, [r3, #60]
 8399 32de FB60     		str	r3, [r7, #12]
4100:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4101:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 8400              		.loc 1 4101 0
 8401 32e0 05E0     		b	.L506
 8402              	.L505:
4102:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4103:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4104:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     case TIM_CHANNEL_4:
4105:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     {
4106:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Check the parameters */
4107:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
4108:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4109:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       /* Return the capture 4 value */
4110:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       tmpreg = htim->Instance->CCR4;
 8403              		.loc 1 4110 0
 8404 32e2 7B68     		ldr	r3, [r7, #4]
 8405 32e4 1B68     		ldr	r3, [r3]
 8406 32e6 1B6C     		ldr	r3, [r3, #64]
 8407 32e8 FB60     		str	r3, [r7, #12]
4111:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       
4112:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****       break;
 8408              		.loc 1 4112 0
 8409 32ea 00E0     		b	.L506
 8410              	.L507:
4113:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     }
4114:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4115:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     default:
4116:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     break;  
 8411              		.loc 1 4116 0
 8412 32ec 00BF     		nop
 8413              	.L506:
4117:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4118:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      
4119:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   __HAL_UNLOCK(htim);  
 8414              		.loc 1 4119 0
 8415 32ee 7B68     		ldr	r3, [r7, #4]
 8416 32f0 0022     		movs	r2, #0
 8417 32f2 83F83820 		strb	r2, [r3, #56]
4120:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return tmpreg;
 8418              		.loc 1 4120 0
 8419 32f6 FB68     		ldr	r3, [r7, #12]
 8420              	.L499:
4121:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8421              		.loc 1 4121 0
 8422 32f8 1846     		mov	r0, r3
 8423 32fa 1437     		adds	r7, r7, #20
 8424 32fc BD46     		mov	sp, r7
 8425              		@ sp needed
 8426 32fe 5DF8047B 		ldr	r7, [sp], #4
 8427 3302 7047     		bx	lr
 8428              		.cfi_endproc
 8429              	.LFE127:
 8431              		.align	2
 8432              		.weak	HAL_TIM_PeriodElapsedCallback
 8433              		.thumb
 8434              		.thumb_func
 8436              	HAL_TIM_PeriodElapsedCallback:
 8437              	.LFB128:
4122:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4123:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4124:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
4125:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4126:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4127:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group9 TIM Callbacks functions
4128:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief    TIM Callbacks functions 
4129:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
4130:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim   
4131:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
4132:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         ##### TIM Callbacks functions #####
4133:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================  
4134:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  [..]  
4135:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    This section provides TIM callback functions:
4136:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Timer Period elapsed callback
4137:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Timer Output Compare callback
4138:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Timer Input capture callback
4139:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Timer Trigger callback
4140:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    (+) Timer Error callback
4141:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4142:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
4143:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
4144:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4145:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4146:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4147:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Period elapsed callback in non blocking mode 
4148:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
4149:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4150:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4151:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
4152:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8438              		.loc 1 4152 0
 8439              		.cfi_startproc
 8440              		@ args = 0, pretend = 0, frame = 8
 8441              		@ frame_needed = 1, uses_anonymous_args = 0
 8442              		@ link register save eliminated.
 8443 3304 80B4     		push	{r7}
 8444              		.cfi_def_cfa_offset 4
 8445              		.cfi_offset 7, -4
 8446 3306 83B0     		sub	sp, sp, #12
 8447              		.cfi_def_cfa_offset 16
 8448 3308 00AF     		add	r7, sp, #0
 8449              		.cfi_def_cfa_register 7
 8450 330a 7860     		str	r0, [r7, #4]
4153:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4154:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
4155:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4156:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4157:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8451              		.loc 1 4157 0
 8452 330c 0C37     		adds	r7, r7, #12
 8453 330e BD46     		mov	sp, r7
 8454              		@ sp needed
 8455 3310 5DF8047B 		ldr	r7, [sp], #4
 8456 3314 7047     		bx	lr
 8457              		.cfi_endproc
 8458              	.LFE128:
 8460 3316 00BF     		.align	2
 8461              		.weak	HAL_TIM_OC_DelayElapsedCallback
 8462              		.thumb
 8463              		.thumb_func
 8465              	HAL_TIM_OC_DelayElapsedCallback:
 8466              	.LFB129:
4158:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4159:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Output Compare callback in non blocking mode 
4160:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM OC handle
4161:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4162:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4163:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
4164:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8467              		.loc 1 4164 0
 8468              		.cfi_startproc
 8469              		@ args = 0, pretend = 0, frame = 8
 8470              		@ frame_needed = 1, uses_anonymous_args = 0
 8471              		@ link register save eliminated.
 8472 3318 80B4     		push	{r7}
 8473              		.cfi_def_cfa_offset 4
 8474              		.cfi_offset 7, -4
 8475 331a 83B0     		sub	sp, sp, #12
 8476              		.cfi_def_cfa_offset 16
 8477 331c 00AF     		add	r7, sp, #0
 8478              		.cfi_def_cfa_register 7
 8479 331e 7860     		str	r0, [r7, #4]
4165:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4166:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
4167:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4168:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8480              		.loc 1 4168 0
 8481 3320 0C37     		adds	r7, r7, #12
 8482 3322 BD46     		mov	sp, r7
 8483              		@ sp needed
 8484 3324 5DF8047B 		ldr	r7, [sp], #4
 8485 3328 7047     		bx	lr
 8486              		.cfi_endproc
 8487              	.LFE129:
 8489 332a 00BF     		.align	2
 8490              		.weak	HAL_TIM_IC_CaptureCallback
 8491              		.thumb
 8492              		.thumb_func
 8494              	HAL_TIM_IC_CaptureCallback:
 8495              	.LFB130:
4169:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4170:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Input Capture callback in non blocking mode 
4171:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM IC handle
4172:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4173:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4174:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
4175:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8496              		.loc 1 4175 0
 8497              		.cfi_startproc
 8498              		@ args = 0, pretend = 0, frame = 8
 8499              		@ frame_needed = 1, uses_anonymous_args = 0
 8500              		@ link register save eliminated.
 8501 332c 80B4     		push	{r7}
 8502              		.cfi_def_cfa_offset 4
 8503              		.cfi_offset 7, -4
 8504 332e 83B0     		sub	sp, sp, #12
 8505              		.cfi_def_cfa_offset 16
 8506 3330 00AF     		add	r7, sp, #0
 8507              		.cfi_def_cfa_register 7
 8508 3332 7860     		str	r0, [r7, #4]
4176:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4177:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
4178:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4179:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8509              		.loc 1 4179 0
 8510 3334 0C37     		adds	r7, r7, #12
 8511 3336 BD46     		mov	sp, r7
 8512              		@ sp needed
 8513 3338 5DF8047B 		ldr	r7, [sp], #4
 8514 333c 7047     		bx	lr
 8515              		.cfi_endproc
 8516              	.LFE130:
 8518 333e 00BF     		.align	2
 8519              		.weak	HAL_TIM_PWM_PulseFinishedCallback
 8520              		.thumb
 8521              		.thumb_func
 8523              	HAL_TIM_PWM_PulseFinishedCallback:
 8524              	.LFB131:
4180:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4181:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4182:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  PWM Pulse finished callback in non blocking mode 
4183:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
4184:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4185:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4186:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
4187:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8525              		.loc 1 4187 0
 8526              		.cfi_startproc
 8527              		@ args = 0, pretend = 0, frame = 8
 8528              		@ frame_needed = 1, uses_anonymous_args = 0
 8529              		@ link register save eliminated.
 8530 3340 80B4     		push	{r7}
 8531              		.cfi_def_cfa_offset 4
 8532              		.cfi_offset 7, -4
 8533 3342 83B0     		sub	sp, sp, #12
 8534              		.cfi_def_cfa_offset 16
 8535 3344 00AF     		add	r7, sp, #0
 8536              		.cfi_def_cfa_register 7
 8537 3346 7860     		str	r0, [r7, #4]
4188:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4189:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
4190:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4191:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8538              		.loc 1 4191 0
 8539 3348 0C37     		adds	r7, r7, #12
 8540 334a BD46     		mov	sp, r7
 8541              		@ sp needed
 8542 334c 5DF8047B 		ldr	r7, [sp], #4
 8543 3350 7047     		bx	lr
 8544              		.cfi_endproc
 8545              	.LFE131:
 8547 3352 00BF     		.align	2
 8548              		.weak	HAL_TIM_TriggerCallback
 8549              		.thumb
 8550              		.thumb_func
 8552              	HAL_TIM_TriggerCallback:
 8553              	.LFB132:
4192:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4193:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4194:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Hall Trigger detection callback in non blocking mode 
4195:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
4196:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4197:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4198:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
4199:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8554              		.loc 1 4199 0
 8555              		.cfi_startproc
 8556              		@ args = 0, pretend = 0, frame = 8
 8557              		@ frame_needed = 1, uses_anonymous_args = 0
 8558              		@ link register save eliminated.
 8559 3354 80B4     		push	{r7}
 8560              		.cfi_def_cfa_offset 4
 8561              		.cfi_offset 7, -4
 8562 3356 83B0     		sub	sp, sp, #12
 8563              		.cfi_def_cfa_offset 16
 8564 3358 00AF     		add	r7, sp, #0
 8565              		.cfi_def_cfa_register 7
 8566 335a 7860     		str	r0, [r7, #4]
4200:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4201:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_TriggerCallback could be implemented in the user file
4202:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4203:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8567              		.loc 1 4203 0
 8568 335c 0C37     		adds	r7, r7, #12
 8569 335e BD46     		mov	sp, r7
 8570              		@ sp needed
 8571 3360 5DF8047B 		ldr	r7, [sp], #4
 8572 3364 7047     		bx	lr
 8573              		.cfi_endproc
 8574              	.LFE132:
 8576 3366 00BF     		.align	2
 8577              		.weak	HAL_TIM_ErrorCallback
 8578              		.thumb
 8579              		.thumb_func
 8581              	HAL_TIM_ErrorCallback:
 8582              	.LFB133:
4204:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4205:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4206:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Timer error callback in non blocking mode 
4207:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim : TIM handle
4208:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4209:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4210:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** __weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
4211:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8583              		.loc 1 4211 0
 8584              		.cfi_startproc
 8585              		@ args = 0, pretend = 0, frame = 8
 8586              		@ frame_needed = 1, uses_anonymous_args = 0
 8587              		@ link register save eliminated.
 8588 3368 80B4     		push	{r7}
 8589              		.cfi_def_cfa_offset 4
 8590              		.cfi_offset 7, -4
 8591 336a 83B0     		sub	sp, sp, #12
 8592              		.cfi_def_cfa_offset 16
 8593 336c 00AF     		add	r7, sp, #0
 8594              		.cfi_def_cfa_register 7
 8595 336e 7860     		str	r0, [r7, #4]
4212:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
4213:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****             the HAL_TIM_ErrorCallback could be implemented in the user file
4214:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    */
4215:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8596              		.loc 1 4215 0
 8597 3370 0C37     		adds	r7, r7, #12
 8598 3372 BD46     		mov	sp, r7
 8599              		@ sp needed
 8600 3374 5DF8047B 		ldr	r7, [sp], #4
 8601 3378 7047     		bx	lr
 8602              		.cfi_endproc
 8603              	.LFE133:
 8605 337a 00BF     		.align	2
 8606              		.global	HAL_TIM_Base_GetState
 8607              		.thumb
 8608              		.thumb_func
 8610              	HAL_TIM_Base_GetState:
 8611              	.LFB134:
4216:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4217:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4218:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
4219:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4220:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4221:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /** @defgroup TIM_Group10 Peripheral State functions 
4222:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *  @brief   Peripheral State functions 
4223:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  *
4224:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @verbatim   
4225:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================
4226:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                         ##### Peripheral State functions #####
4227:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   ==============================================================================  
4228:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   [..]
4229:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     This subsection permit to get in run-time the status of the peripheral 
4230:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     and the data flow.
4231:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4232:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** @endverbatim
4233:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @{
4234:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4235:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4236:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4237:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM Base state
4238:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Base handle
4239:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4240:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4241:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
4242:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8612              		.loc 1 4242 0
 8613              		.cfi_startproc
 8614              		@ args = 0, pretend = 0, frame = 8
 8615              		@ frame_needed = 1, uses_anonymous_args = 0
 8616              		@ link register save eliminated.
 8617 337c 80B4     		push	{r7}
 8618              		.cfi_def_cfa_offset 4
 8619              		.cfi_offset 7, -4
 8620 337e 83B0     		sub	sp, sp, #12
 8621              		.cfi_def_cfa_offset 16
 8622 3380 00AF     		add	r7, sp, #0
 8623              		.cfi_def_cfa_register 7
 8624 3382 7860     		str	r0, [r7, #4]
4243:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8625              		.loc 1 4243 0
 8626 3384 7B68     		ldr	r3, [r7, #4]
 8627 3386 93F83930 		ldrb	r3, [r3, #57]
 8628 338a DBB2     		uxtb	r3, r3
4244:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8629              		.loc 1 4244 0
 8630 338c 1846     		mov	r0, r3
 8631 338e 0C37     		adds	r7, r7, #12
 8632 3390 BD46     		mov	sp, r7
 8633              		@ sp needed
 8634 3392 5DF8047B 		ldr	r7, [sp], #4
 8635 3396 7047     		bx	lr
 8636              		.cfi_endproc
 8637              	.LFE134:
 8639              		.align	2
 8640              		.global	HAL_TIM_OC_GetState
 8641              		.thumb
 8642              		.thumb_func
 8644              	HAL_TIM_OC_GetState:
 8645              	.LFB135:
4245:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4246:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4247:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM OC state
4248:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Ouput Compare handle
4249:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4250:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4251:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
4252:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8646              		.loc 1 4252 0
 8647              		.cfi_startproc
 8648              		@ args = 0, pretend = 0, frame = 8
 8649              		@ frame_needed = 1, uses_anonymous_args = 0
 8650              		@ link register save eliminated.
 8651 3398 80B4     		push	{r7}
 8652              		.cfi_def_cfa_offset 4
 8653              		.cfi_offset 7, -4
 8654 339a 83B0     		sub	sp, sp, #12
 8655              		.cfi_def_cfa_offset 16
 8656 339c 00AF     		add	r7, sp, #0
 8657              		.cfi_def_cfa_register 7
 8658 339e 7860     		str	r0, [r7, #4]
4253:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8659              		.loc 1 4253 0
 8660 33a0 7B68     		ldr	r3, [r7, #4]
 8661 33a2 93F83930 		ldrb	r3, [r3, #57]
 8662 33a6 DBB2     		uxtb	r3, r3
4254:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8663              		.loc 1 4254 0
 8664 33a8 1846     		mov	r0, r3
 8665 33aa 0C37     		adds	r7, r7, #12
 8666 33ac BD46     		mov	sp, r7
 8667              		@ sp needed
 8668 33ae 5DF8047B 		ldr	r7, [sp], #4
 8669 33b2 7047     		bx	lr
 8670              		.cfi_endproc
 8671              	.LFE135:
 8673              		.align	2
 8674              		.global	HAL_TIM_PWM_GetState
 8675              		.thumb
 8676              		.thumb_func
 8678              	HAL_TIM_PWM_GetState:
 8679              	.LFB136:
4255:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4256:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4257:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM PWM state
4258:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM handle
4259:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4260:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4261:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
4262:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8680              		.loc 1 4262 0
 8681              		.cfi_startproc
 8682              		@ args = 0, pretend = 0, frame = 8
 8683              		@ frame_needed = 1, uses_anonymous_args = 0
 8684              		@ link register save eliminated.
 8685 33b4 80B4     		push	{r7}
 8686              		.cfi_def_cfa_offset 4
 8687              		.cfi_offset 7, -4
 8688 33b6 83B0     		sub	sp, sp, #12
 8689              		.cfi_def_cfa_offset 16
 8690 33b8 00AF     		add	r7, sp, #0
 8691              		.cfi_def_cfa_register 7
 8692 33ba 7860     		str	r0, [r7, #4]
4263:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8693              		.loc 1 4263 0
 8694 33bc 7B68     		ldr	r3, [r7, #4]
 8695 33be 93F83930 		ldrb	r3, [r3, #57]
 8696 33c2 DBB2     		uxtb	r3, r3
4264:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8697              		.loc 1 4264 0
 8698 33c4 1846     		mov	r0, r3
 8699 33c6 0C37     		adds	r7, r7, #12
 8700 33c8 BD46     		mov	sp, r7
 8701              		@ sp needed
 8702 33ca 5DF8047B 		ldr	r7, [sp], #4
 8703 33ce 7047     		bx	lr
 8704              		.cfi_endproc
 8705              	.LFE136:
 8707              		.align	2
 8708              		.global	HAL_TIM_IC_GetState
 8709              		.thumb
 8710              		.thumb_func
 8712              	HAL_TIM_IC_GetState:
 8713              	.LFB137:
4265:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4266:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4267:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM Input Capture state
4268:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM IC handle
4269:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4270:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4271:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
4272:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8714              		.loc 1 4272 0
 8715              		.cfi_startproc
 8716              		@ args = 0, pretend = 0, frame = 8
 8717              		@ frame_needed = 1, uses_anonymous_args = 0
 8718              		@ link register save eliminated.
 8719 33d0 80B4     		push	{r7}
 8720              		.cfi_def_cfa_offset 4
 8721              		.cfi_offset 7, -4
 8722 33d2 83B0     		sub	sp, sp, #12
 8723              		.cfi_def_cfa_offset 16
 8724 33d4 00AF     		add	r7, sp, #0
 8725              		.cfi_def_cfa_register 7
 8726 33d6 7860     		str	r0, [r7, #4]
4273:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8727              		.loc 1 4273 0
 8728 33d8 7B68     		ldr	r3, [r7, #4]
 8729 33da 93F83930 		ldrb	r3, [r3, #57]
 8730 33de DBB2     		uxtb	r3, r3
4274:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8731              		.loc 1 4274 0
 8732 33e0 1846     		mov	r0, r3
 8733 33e2 0C37     		adds	r7, r7, #12
 8734 33e4 BD46     		mov	sp, r7
 8735              		@ sp needed
 8736 33e6 5DF8047B 		ldr	r7, [sp], #4
 8737 33ea 7047     		bx	lr
 8738              		.cfi_endproc
 8739              	.LFE137:
 8741              		.align	2
 8742              		.global	HAL_TIM_OnePulse_GetState
 8743              		.thumb
 8744              		.thumb_func
 8746              	HAL_TIM_OnePulse_GetState:
 8747              	.LFB138:
4275:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4276:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4277:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM One Pulse Mode state
4278:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM OPM handle
4279:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4280:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4281:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
4282:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8748              		.loc 1 4282 0
 8749              		.cfi_startproc
 8750              		@ args = 0, pretend = 0, frame = 8
 8751              		@ frame_needed = 1, uses_anonymous_args = 0
 8752              		@ link register save eliminated.
 8753 33ec 80B4     		push	{r7}
 8754              		.cfi_def_cfa_offset 4
 8755              		.cfi_offset 7, -4
 8756 33ee 83B0     		sub	sp, sp, #12
 8757              		.cfi_def_cfa_offset 16
 8758 33f0 00AF     		add	r7, sp, #0
 8759              		.cfi_def_cfa_register 7
 8760 33f2 7860     		str	r0, [r7, #4]
4283:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8761              		.loc 1 4283 0
 8762 33f4 7B68     		ldr	r3, [r7, #4]
 8763 33f6 93F83930 		ldrb	r3, [r3, #57]
 8764 33fa DBB2     		uxtb	r3, r3
4284:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8765              		.loc 1 4284 0
 8766 33fc 1846     		mov	r0, r3
 8767 33fe 0C37     		adds	r7, r7, #12
 8768 3400 BD46     		mov	sp, r7
 8769              		@ sp needed
 8770 3402 5DF8047B 		ldr	r7, [sp], #4
 8771 3406 7047     		bx	lr
 8772              		.cfi_endproc
 8773              	.LFE138:
 8775              		.align	2
 8776              		.global	HAL_TIM_Encoder_GetState
 8777              		.thumb
 8778              		.thumb_func
 8780              	HAL_TIM_Encoder_GetState:
 8781              	.LFB139:
4285:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4286:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4287:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Return the TIM Encoder Mode state
4288:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  htim: TIM Encoder handle
4289:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval HAL state
4290:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4291:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
4292:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8782              		.loc 1 4292 0
 8783              		.cfi_startproc
 8784              		@ args = 0, pretend = 0, frame = 8
 8785              		@ frame_needed = 1, uses_anonymous_args = 0
 8786              		@ link register save eliminated.
 8787 3408 80B4     		push	{r7}
 8788              		.cfi_def_cfa_offset 4
 8789              		.cfi_offset 7, -4
 8790 340a 83B0     		sub	sp, sp, #12
 8791              		.cfi_def_cfa_offset 16
 8792 340c 00AF     		add	r7, sp, #0
 8793              		.cfi_def_cfa_register 7
 8794 340e 7860     		str	r0, [r7, #4]
4293:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   return htim->State;
 8795              		.loc 1 4293 0
 8796 3410 7B68     		ldr	r3, [r7, #4]
 8797 3412 93F83930 		ldrb	r3, [r3, #57]
 8798 3416 DBB2     		uxtb	r3, r3
4294:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8799              		.loc 1 4294 0
 8800 3418 1846     		mov	r0, r3
 8801 341a 0C37     		adds	r7, r7, #12
 8802 341c BD46     		mov	sp, r7
 8803              		@ sp needed
 8804 341e 5DF8047B 		ldr	r7, [sp], #4
 8805 3422 7047     		bx	lr
 8806              		.cfi_endproc
 8807              	.LFE139:
 8809              		.align	2
 8810              		.global	HAL_TIM_DMAError
 8811              		.thumb
 8812              		.thumb_func
 8814              	HAL_TIM_DMAError:
 8815              	.LFB140:
4295:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4296:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4297:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @}
4298:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4299:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4300:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4301:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  TIM DMA error callback 
4302:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : pointer to DMA handle.
4303:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4304:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4305:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void HAL_TIM_DMAError(DMA_HandleTypeDef *hdma)
4306:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8816              		.loc 1 4306 0
 8817              		.cfi_startproc
 8818              		@ args = 0, pretend = 0, frame = 16
 8819              		@ frame_needed = 1, uses_anonymous_args = 0
 8820 3424 80B5     		push	{r7, lr}
 8821              		.cfi_def_cfa_offset 8
 8822              		.cfi_offset 7, -8
 8823              		.cfi_offset 14, -4
 8824 3426 84B0     		sub	sp, sp, #16
 8825              		.cfi_def_cfa_offset 24
 8826 3428 00AF     		add	r7, sp, #0
 8827              		.cfi_def_cfa_register 7
 8828 342a 7860     		str	r0, [r7, #4]
4307:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8829              		.loc 1 4307 0
 8830 342c 7B68     		ldr	r3, [r7, #4]
 8831 342e 9B6B     		ldr	r3, [r3, #56]
 8832 3430 FB60     		str	r3, [r7, #12]
4308:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4309:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 8833              		.loc 1 4309 0
 8834 3432 FB68     		ldr	r3, [r7, #12]
 8835 3434 0122     		movs	r2, #1
 8836 3436 83F83920 		strb	r2, [r3, #57]
4310:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
4311:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_ErrorCallback(htim);
 8837              		.loc 1 4311 0
 8838 343a F868     		ldr	r0, [r7, #12]
 8839 343c FFF7FEFF 		bl	HAL_TIM_ErrorCallback
4312:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8840              		.loc 1 4312 0
 8841 3440 1037     		adds	r7, r7, #16
 8842 3442 BD46     		mov	sp, r7
 8843              		@ sp needed
 8844 3444 80BD     		pop	{r7, pc}
 8845              		.cfi_endproc
 8846              	.LFE140:
 8848 3446 00BF     		.align	2
 8849              		.global	HAL_TIM_DMADelayPulseCplt
 8850              		.thumb
 8851              		.thumb_func
 8853              	HAL_TIM_DMADelayPulseCplt:
 8854              	.LFB141:
4313:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4314:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4315:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  TIM DMA Delay Pulse complete callback. 
4316:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : pointer to DMA handle.
4317:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4318:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4319:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void HAL_TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
4320:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8855              		.loc 1 4320 0
 8856              		.cfi_startproc
 8857              		@ args = 0, pretend = 0, frame = 16
 8858              		@ frame_needed = 1, uses_anonymous_args = 0
 8859 3448 80B5     		push	{r7, lr}
 8860              		.cfi_def_cfa_offset 8
 8861              		.cfi_offset 7, -8
 8862              		.cfi_offset 14, -4
 8863 344a 84B0     		sub	sp, sp, #16
 8864              		.cfi_def_cfa_offset 24
 8865 344c 00AF     		add	r7, sp, #0
 8866              		.cfi_def_cfa_register 7
 8867 344e 7860     		str	r0, [r7, #4]
4321:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8868              		.loc 1 4321 0
 8869 3450 7B68     		ldr	r3, [r7, #4]
 8870 3452 9B6B     		ldr	r3, [r3, #56]
 8871 3454 FB60     		str	r3, [r7, #12]
4322:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4323:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY; 
 8872              		.loc 1 4323 0
 8873 3456 FB68     		ldr	r3, [r7, #12]
 8874 3458 0122     		movs	r2, #1
 8875 345a 83F83920 		strb	r2, [r3, #57]
4324:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4325:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_PWM_PulseFinishedCallback(htim);
 8876              		.loc 1 4325 0
 8877 345e F868     		ldr	r0, [r7, #12]
 8878 3460 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
4326:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8879              		.loc 1 4326 0
 8880 3464 1037     		adds	r7, r7, #16
 8881 3466 BD46     		mov	sp, r7
 8882              		@ sp needed
 8883 3468 80BD     		pop	{r7, pc}
 8884              		.cfi_endproc
 8885              	.LFE141:
 8887 346a 00BF     		.align	2
 8888              		.global	HAL_TIM_DMACaptureCplt
 8889              		.thumb
 8890              		.thumb_func
 8892              	HAL_TIM_DMACaptureCplt:
 8893              	.LFB142:
4327:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4328:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  TIM DMA Capture complete callback. 
4329:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : pointer to DMA handle.
4330:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4331:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4332:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void HAL_TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
4333:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8894              		.loc 1 4333 0
 8895              		.cfi_startproc
 8896              		@ args = 0, pretend = 0, frame = 16
 8897              		@ frame_needed = 1, uses_anonymous_args = 0
 8898 346c 80B5     		push	{r7, lr}
 8899              		.cfi_def_cfa_offset 8
 8900              		.cfi_offset 7, -8
 8901              		.cfi_offset 14, -4
 8902 346e 84B0     		sub	sp, sp, #16
 8903              		.cfi_def_cfa_offset 24
 8904 3470 00AF     		add	r7, sp, #0
 8905              		.cfi_def_cfa_register 7
 8906 3472 7860     		str	r0, [r7, #4]
4334:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8907              		.loc 1 4334 0
 8908 3474 7B68     		ldr	r3, [r7, #4]
 8909 3476 9B6B     		ldr	r3, [r3, #56]
 8910 3478 FB60     		str	r3, [r7, #12]
4335:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4336:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    htim->State= HAL_TIM_STATE_READY; 
 8911              		.loc 1 4336 0
 8912 347a FB68     		ldr	r3, [r7, #12]
 8913 347c 0122     		movs	r2, #1
 8914 347e 83F83920 		strb	r2, [r3, #57]
4337:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4338:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_IC_CaptureCallback(htim);
 8915              		.loc 1 4338 0
 8916 3482 F868     		ldr	r0, [r7, #12]
 8917 3484 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
4339:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4340:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8918              		.loc 1 4340 0
 8919 3488 1037     		adds	r7, r7, #16
 8920 348a BD46     		mov	sp, r7
 8921              		@ sp needed
 8922 348c 80BD     		pop	{r7, pc}
 8923              		.cfi_endproc
 8924              	.LFE142:
 8926 348e 00BF     		.align	2
 8927              		.thumb
 8928              		.thumb_func
 8930              	TIM_DMAPeriodElapsedCplt:
 8931              	.LFB143:
4341:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4342:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4343:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  TIM DMA Period Elapse complete callback. 
4344:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : pointer to DMA handle.
4345:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4346:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4347:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
4348:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8932              		.loc 1 4348 0
 8933              		.cfi_startproc
 8934              		@ args = 0, pretend = 0, frame = 16
 8935              		@ frame_needed = 1, uses_anonymous_args = 0
 8936 3490 80B5     		push	{r7, lr}
 8937              		.cfi_def_cfa_offset 8
 8938              		.cfi_offset 7, -8
 8939              		.cfi_offset 14, -4
 8940 3492 84B0     		sub	sp, sp, #16
 8941              		.cfi_def_cfa_offset 24
 8942 3494 00AF     		add	r7, sp, #0
 8943              		.cfi_def_cfa_register 7
 8944 3496 7860     		str	r0, [r7, #4]
4349:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8945              		.loc 1 4349 0
 8946 3498 7B68     		ldr	r3, [r7, #4]
 8947 349a 9B6B     		ldr	r3, [r3, #56]
 8948 349c FB60     		str	r3, [r7, #12]
4350:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4351:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY;
 8949              		.loc 1 4351 0
 8950 349e FB68     		ldr	r3, [r7, #12]
 8951 34a0 0122     		movs	r2, #1
 8952 34a2 83F83920 		strb	r2, [r3, #57]
4352:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4353:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_PeriodElapsedCallback(htim);
 8953              		.loc 1 4353 0
 8954 34a6 F868     		ldr	r0, [r7, #12]
 8955 34a8 FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
4354:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8956              		.loc 1 4354 0
 8957 34ac 1037     		adds	r7, r7, #16
 8958 34ae BD46     		mov	sp, r7
 8959              		@ sp needed
 8960 34b0 80BD     		pop	{r7, pc}
 8961              		.cfi_endproc
 8962              	.LFE143:
 8964 34b2 00BF     		.align	2
 8965              		.thumb
 8966              		.thumb_func
 8968              	TIM_DMATriggerCplt:
 8969              	.LFB144:
4355:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4356:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4357:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  TIM DMA Trigger callback. 
4358:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  hdma : pointer to DMA handle.
4359:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4360:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4361:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
4362:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 8970              		.loc 1 4362 0
 8971              		.cfi_startproc
 8972              		@ args = 0, pretend = 0, frame = 16
 8973              		@ frame_needed = 1, uses_anonymous_args = 0
 8974 34b4 80B5     		push	{r7, lr}
 8975              		.cfi_def_cfa_offset 8
 8976              		.cfi_offset 7, -8
 8977              		.cfi_offset 14, -4
 8978 34b6 84B0     		sub	sp, sp, #16
 8979              		.cfi_def_cfa_offset 24
 8980 34b8 00AF     		add	r7, sp, #0
 8981              		.cfi_def_cfa_register 7
 8982 34ba 7860     		str	r0, [r7, #4]
4363:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;  
 8983              		.loc 1 4363 0
 8984 34bc 7B68     		ldr	r3, [r7, #4]
 8985 34be 9B6B     		ldr	r3, [r3, #56]
 8986 34c0 FB60     		str	r3, [r7, #12]
4364:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4365:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   htim->State= HAL_TIM_STATE_READY; 
 8987              		.loc 1 4365 0
 8988 34c2 FB68     		ldr	r3, [r7, #12]
 8989 34c4 0122     		movs	r2, #1
 8990 34c6 83F83920 		strb	r2, [r3, #57]
4366:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4367:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   HAL_TIM_TriggerCallback(htim);
 8991              		.loc 1 4367 0
 8992 34ca F868     		ldr	r0, [r7, #12]
 8993 34cc FFF7FEFF 		bl	HAL_TIM_TriggerCallback
4368:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 8994              		.loc 1 4368 0
 8995 34d0 1037     		adds	r7, r7, #16
 8996 34d2 BD46     		mov	sp, r7
 8997              		@ sp needed
 8998 34d4 80BD     		pop	{r7, pc}
 8999              		.cfi_endproc
 9000              	.LFE144:
 9002 34d6 00BF     		.align	2
 9003              		.global	TIM_Base_SetConfig
 9004              		.thumb
 9005              		.thumb_func
 9007              	TIM_Base_SetConfig:
 9008              	.LFB145:
4369:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4370:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4371:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Time Base configuration
4372:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx: TIM periheral
4373:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4374:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4375:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
4376:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9009              		.loc 1 4376 0
 9010              		.cfi_startproc
 9011              		@ args = 0, pretend = 0, frame = 16
 9012              		@ frame_needed = 1, uses_anonymous_args = 0
 9013              		@ link register save eliminated.
 9014 34d8 80B4     		push	{r7}
 9015              		.cfi_def_cfa_offset 4
 9016              		.cfi_offset 7, -4
 9017 34da 85B0     		sub	sp, sp, #20
 9018              		.cfi_def_cfa_offset 24
 9019 34dc 00AF     		add	r7, sp, #0
 9020              		.cfi_def_cfa_register 7
 9021 34de 7860     		str	r0, [r7, #4]
 9022 34e0 3960     		str	r1, [r7]
4377:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr1 = 0;
 9023              		.loc 1 4377 0
 9024 34e2 0023     		movs	r3, #0
 9025 34e4 FB60     		str	r3, [r7, #12]
4378:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr1 = TIMx->CR1;
 9026              		.loc 1 4378 0
 9027 34e6 7B68     		ldr	r3, [r7, #4]
 9028 34e8 1B68     		ldr	r3, [r3]
 9029 34ea FB60     		str	r3, [r7, #12]
4379:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4380:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set TIM Time Base Unit parameters ---------------------------------------*/
4381:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 9030              		.loc 1 4381 0
 9031 34ec 7A68     		ldr	r2, [r7, #4]
 9032 34ee 0023     		movs	r3, #0
 9033 34f0 C4F20103 		movt	r3, 16385
 9034 34f4 9A42     		cmp	r2, r3
 9035 34f6 1FD0     		beq	.L532
 9036              		.loc 1 4381 0 is_stmt 0 discriminator 2
 9037 34f8 7B68     		ldr	r3, [r7, #4]
 9038 34fa B3F1804F 		cmp	r3, #1073741824
 9039 34fe 1BD0     		beq	.L532
 9040              		.loc 1 4381 0 discriminator 1
 9041 3500 7A68     		ldr	r2, [r7, #4]
 9042 3502 4FF48063 		mov	r3, #1024
 9043 3506 C4F20003 		movt	r3, 16384
 9044 350a 9A42     		cmp	r2, r3
 9045 350c 14D0     		beq	.L532
 9046 350e 7A68     		ldr	r2, [r7, #4]
 9047 3510 4FF40063 		mov	r3, #2048
 9048 3514 C4F20003 		movt	r3, 16384
 9049 3518 9A42     		cmp	r2, r3
 9050 351a 0DD0     		beq	.L532
 9051 351c 7A68     		ldr	r2, [r7, #4]
 9052 351e 4FF44063 		mov	r3, #3072
 9053 3522 C4F20003 		movt	r3, 16384
 9054 3526 9A42     		cmp	r2, r3
 9055 3528 06D0     		beq	.L532
 9056 352a 7A68     		ldr	r2, [r7, #4]
 9057 352c 4FF48063 		mov	r3, #1024
 9058 3530 C4F20103 		movt	r3, 16385
 9059 3534 9A42     		cmp	r2, r3
 9060 3536 01D1     		bne	.L533
 9061              	.L532:
 9062 3538 0123     		movs	r3, #1
 9063 353a 00E0     		b	.L534
 9064              	.L533:
 9065              		.loc 1 4381 0 discriminator 3
 9066 353c 0023     		movs	r3, #0
 9067              	.L534:
 9068              		.loc 1 4381 0 discriminator 4
 9069 353e 002B     		cmp	r3, #0
 9070 3540 08D0     		beq	.L535
4382:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4383:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Select the Counter Mode */
4384:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 9071              		.loc 1 4384 0 is_stmt 1
 9072 3542 FB68     		ldr	r3, [r7, #12]
 9073 3544 23F07003 		bic	r3, r3, #112
 9074 3548 FB60     		str	r3, [r7, #12]
4385:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
 9075              		.loc 1 4385 0
 9076 354a 3B68     		ldr	r3, [r7]
 9077 354c 5B68     		ldr	r3, [r3, #4]
 9078 354e FA68     		ldr	r2, [r7, #12]
 9079 3550 1343     		orrs	r3, r3, r2
 9080 3552 FB60     		str	r3, [r7, #12]
 9081              	.L535:
4386:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4387:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
4388:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 9082              		.loc 1 4388 0
 9083 3554 7A68     		ldr	r2, [r7, #4]
 9084 3556 0023     		movs	r3, #0
 9085 3558 C4F20103 		movt	r3, 16385
 9086 355c 9A42     		cmp	r2, r3
 9087 355e 49D0     		beq	.L536
 9088              		.loc 1 4388 0 is_stmt 0 discriminator 2
 9089 3560 7B68     		ldr	r3, [r7, #4]
 9090 3562 B3F1804F 		cmp	r3, #1073741824
 9091 3566 45D0     		beq	.L536
 9092              		.loc 1 4388 0 discriminator 1
 9093 3568 7A68     		ldr	r2, [r7, #4]
 9094 356a 4FF48063 		mov	r3, #1024
 9095 356e C4F20003 		movt	r3, 16384
 9096 3572 9A42     		cmp	r2, r3
 9097 3574 3ED0     		beq	.L536
 9098 3576 7A68     		ldr	r2, [r7, #4]
 9099 3578 4FF40063 		mov	r3, #2048
 9100 357c C4F20003 		movt	r3, 16384
 9101 3580 9A42     		cmp	r2, r3
 9102 3582 37D0     		beq	.L536
 9103 3584 7A68     		ldr	r2, [r7, #4]
 9104 3586 4FF44063 		mov	r3, #3072
 9105 358a C4F20003 		movt	r3, 16384
 9106 358e 9A42     		cmp	r2, r3
 9107 3590 30D0     		beq	.L536
 9108 3592 7A68     		ldr	r2, [r7, #4]
 9109 3594 4FF48063 		mov	r3, #1024
 9110 3598 C4F20103 		movt	r3, 16385
 9111 359c 9A42     		cmp	r2, r3
 9112 359e 29D0     		beq	.L536
 9113 35a0 7A68     		ldr	r2, [r7, #4]
 9114 35a2 4FF48043 		mov	r3, #16384
 9115 35a6 C4F20103 		movt	r3, 16385
 9116 35aa 9A42     		cmp	r2, r3
 9117 35ac 22D0     		beq	.L536
 9118 35ae 7A68     		ldr	r2, [r7, #4]
 9119 35b0 4FF48843 		mov	r3, #17408
 9120 35b4 C4F20103 		movt	r3, 16385
 9121 35b8 9A42     		cmp	r2, r3
 9122 35ba 1BD0     		beq	.L536
 9123 35bc 7A68     		ldr	r2, [r7, #4]
 9124 35be 4FF49043 		mov	r3, #18432
 9125 35c2 C4F20103 		movt	r3, 16385
 9126 35c6 9A42     		cmp	r2, r3
 9127 35c8 14D0     		beq	.L536
 9128 35ca 7A68     		ldr	r2, [r7, #4]
 9129 35cc 4FF4C053 		mov	r3, #6144
 9130 35d0 C4F20003 		movt	r3, 16384
 9131 35d4 9A42     		cmp	r2, r3
 9132 35d6 0DD0     		beq	.L536
 9133 35d8 7A68     		ldr	r2, [r7, #4]
 9134 35da 4FF4E053 		mov	r3, #7168
 9135 35de C4F20003 		movt	r3, 16384
 9136 35e2 9A42     		cmp	r2, r3
 9137 35e4 06D0     		beq	.L536
 9138 35e6 7A68     		ldr	r2, [r7, #4]
 9139 35e8 4FF40053 		mov	r3, #8192
 9140 35ec C4F20003 		movt	r3, 16384
 9141 35f0 9A42     		cmp	r2, r3
 9142 35f2 01D1     		bne	.L537
 9143              	.L536:
 9144 35f4 0123     		movs	r3, #1
 9145 35f6 00E0     		b	.L538
 9146              	.L537:
 9147              		.loc 1 4388 0 discriminator 3
 9148 35f8 0023     		movs	r3, #0
 9149              	.L538:
 9150              		.loc 1 4388 0 discriminator 4
 9151 35fa 002B     		cmp	r3, #0
 9152 35fc 08D0     		beq	.L539
4389:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4390:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the clock division */
4391:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr1 &= ~TIM_CR1_CKD;
 9153              		.loc 1 4391 0 is_stmt 1
 9154 35fe FB68     		ldr	r3, [r7, #12]
 9155 3600 23F44073 		bic	r3, r3, #768
 9156 3604 FB60     		str	r3, [r7, #12]
4392:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
 9157              		.loc 1 4392 0
 9158 3606 3B68     		ldr	r3, [r7]
 9159 3608 DB68     		ldr	r3, [r3, #12]
 9160 360a FA68     		ldr	r2, [r7, #12]
 9161 360c 1343     		orrs	r3, r3, r2
 9162 360e FB60     		str	r3, [r7, #12]
 9163              	.L539:
4393:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4394:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4395:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CR1 = tmpcr1;
 9164              		.loc 1 4395 0
 9165 3610 7B68     		ldr	r3, [r7, #4]
 9166 3612 FA68     		ldr	r2, [r7, #12]
 9167 3614 1A60     		str	r2, [r3]
4396:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4397:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Autoreload value */
4398:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->ARR = (uint32_t)Structure->Period ;
 9168              		.loc 1 4398 0
 9169 3616 3B68     		ldr	r3, [r7]
 9170 3618 9A68     		ldr	r2, [r3, #8]
 9171 361a 7B68     		ldr	r3, [r7, #4]
 9172 361c DA62     		str	r2, [r3, #44]
4399:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
4400:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Prescaler value */
4401:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->PSC = (uint32_t)Structure->Prescaler;
 9173              		.loc 1 4401 0
 9174 361e 3B68     		ldr	r3, [r7]
 9175 3620 1A68     		ldr	r2, [r3]
 9176 3622 7B68     		ldr	r3, [r7, #4]
 9177 3624 9A62     		str	r2, [r3, #40]
4402:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4403:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 9178              		.loc 1 4403 0
 9179 3626 7A68     		ldr	r2, [r7, #4]
 9180 3628 0023     		movs	r3, #0
 9181 362a C4F20103 		movt	r3, 16385
 9182 362e 9A42     		cmp	r2, r3
 9183 3630 06D0     		beq	.L540
 9184              		.loc 1 4403 0 is_stmt 0 discriminator 2
 9185 3632 7A68     		ldr	r2, [r7, #4]
 9186 3634 4FF48063 		mov	r3, #1024
 9187 3638 C4F20103 		movt	r3, 16385
 9188 363c 9A42     		cmp	r2, r3
 9189 363e 01D1     		bne	.L541
 9190              	.L540:
 9191              		.loc 1 4403 0 discriminator 1
 9192 3640 0123     		movs	r3, #1
 9193 3642 00E0     		b	.L542
 9194              	.L541:
 9195              		.loc 1 4403 0 discriminator 3
 9196 3644 0023     		movs	r3, #0
 9197              	.L542:
 9198              		.loc 1 4403 0 discriminator 4
 9199 3646 002B     		cmp	r3, #0
 9200 3648 03D0     		beq	.L543
4404:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4405:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Repetition Counter value */
4406:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     TIMx->RCR = Structure->RepetitionCounter;
 9201              		.loc 1 4406 0 is_stmt 1
 9202 364a 3B68     		ldr	r3, [r7]
 9203 364c 1A69     		ldr	r2, [r3, #16]
 9204 364e 7B68     		ldr	r3, [r7, #4]
 9205 3650 1A63     		str	r2, [r3, #48]
 9206              	.L543:
4407:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4408:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4409:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Generate an update event to reload the Prescaler 
4410:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediatly */
4411:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->EGR = TIM_EGR_UG;
 9207              		.loc 1 4411 0
 9208 3652 7B68     		ldr	r3, [r7, #4]
 9209 3654 0122     		movs	r2, #1
 9210 3656 5A61     		str	r2, [r3, #20]
4412:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 9211              		.loc 1 4412 0
 9212 3658 1437     		adds	r7, r7, #20
 9213 365a BD46     		mov	sp, r7
 9214              		@ sp needed
 9215 365c 5DF8047B 		ldr	r7, [sp], #4
 9216 3660 7047     		bx	lr
 9217              		.cfi_endproc
 9218              	.LFE145:
 9220 3662 00BF     		.align	2
 9221              		.thumb
 9222              		.thumb_func
 9224              	TIM_OC1_SetConfig:
 9225              	.LFB146:
4413:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4414:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4415:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Time Ouput Compare 1 configuration
4416:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4417:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OC_Config: The ouput configuration structure
4418:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4419:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4420:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
4421:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9226              		.loc 1 4421 0
 9227              		.cfi_startproc
 9228              		@ args = 0, pretend = 0, frame = 24
 9229              		@ frame_needed = 1, uses_anonymous_args = 0
 9230              		@ link register save eliminated.
 9231 3664 80B4     		push	{r7}
 9232              		.cfi_def_cfa_offset 4
 9233              		.cfi_offset 7, -4
 9234 3666 87B0     		sub	sp, sp, #28
 9235              		.cfi_def_cfa_offset 32
 9236 3668 00AF     		add	r7, sp, #0
 9237              		.cfi_def_cfa_register 7
 9238 366a 7860     		str	r0, [r7, #4]
 9239 366c 3960     		str	r1, [r7]
4422:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmrx = 0;
 9240              		.loc 1 4422 0
 9241 366e 0023     		movs	r3, #0
 9242 3670 FB60     		str	r3, [r7, #12]
4423:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 9243              		.loc 1 4423 0
 9244 3672 0023     		movs	r3, #0
 9245 3674 7B61     		str	r3, [r7, #20]
4424:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr2 = 0;  
 9246              		.loc 1 4424 0
 9247 3676 0023     		movs	r3, #0
 9248 3678 3B61     		str	r3, [r7, #16]
4425:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4426:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
4427:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 9249              		.loc 1 4427 0
 9250 367a 7B68     		ldr	r3, [r7, #4]
 9251 367c 1B6A     		ldr	r3, [r3, #32]
 9252 367e 23F00102 		bic	r2, r3, #1
 9253 3682 7B68     		ldr	r3, [r7, #4]
 9254 3684 1A62     		str	r2, [r3, #32]
4428:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4429:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCER register value */
4430:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 9255              		.loc 1 4430 0
 9256 3686 7B68     		ldr	r3, [r7, #4]
 9257 3688 1B6A     		ldr	r3, [r3, #32]
 9258 368a 7B61     		str	r3, [r7, #20]
4431:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
4432:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 = TIMx->CR2;
 9259              		.loc 1 4432 0
 9260 368c 7B68     		ldr	r3, [r7, #4]
 9261 368e 5B68     		ldr	r3, [r3, #4]
 9262 3690 3B61     		str	r3, [r7, #16]
4433:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4434:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
4435:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
 9263              		.loc 1 4435 0
 9264 3692 7B68     		ldr	r3, [r7, #4]
 9265 3694 9B69     		ldr	r3, [r3, #24]
 9266 3696 FB60     		str	r3, [r7, #12]
4436:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4437:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
4438:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC1M;
 9267              		.loc 1 4438 0
 9268 3698 FB68     		ldr	r3, [r7, #12]
 9269 369a 23F07003 		bic	r3, r3, #112
 9270 369e FB60     		str	r3, [r7, #12]
4439:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC1S;
 9271              		.loc 1 4439 0
 9272 36a0 FB68     		ldr	r3, [r7, #12]
 9273 36a2 23F00303 		bic	r3, r3, #3
 9274 36a6 FB60     		str	r3, [r7, #12]
4440:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Output Compare Mode */
4441:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 9275              		.loc 1 4441 0
 9276 36a8 3B68     		ldr	r3, [r7]
 9277 36aa 1B68     		ldr	r3, [r3]
 9278 36ac FA68     		ldr	r2, [r7, #12]
 9279 36ae 1343     		orrs	r3, r3, r2
 9280 36b0 FB60     		str	r3, [r7, #12]
4442:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4443:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Polarity level */
4444:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC1P;
 9281              		.loc 1 4444 0
 9282 36b2 7B69     		ldr	r3, [r7, #20]
 9283 36b4 23F00203 		bic	r3, r3, #2
 9284 36b8 7B61     		str	r3, [r7, #20]
4445:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Output Compare Polarity */
4446:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= OC_Config->OCPolarity;
 9285              		.loc 1 4446 0
 9286 36ba 3B68     		ldr	r3, [r7]
 9287 36bc 9B68     		ldr	r3, [r3, #8]
 9288 36be 7A69     		ldr	r2, [r7, #20]
 9289 36c0 1343     		orrs	r3, r3, r2
 9290 36c2 7B61     		str	r3, [r7, #20]
4447:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4448:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4449:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 9291              		.loc 1 4449 0
 9292 36c4 7A68     		ldr	r2, [r7, #4]
 9293 36c6 0023     		movs	r3, #0
 9294 36c8 C4F20103 		movt	r3, 16385
 9295 36cc 9A42     		cmp	r2, r3
 9296 36ce 06D0     		beq	.L545
 9297              		.loc 1 4449 0 is_stmt 0 discriminator 2
 9298 36d0 7A68     		ldr	r2, [r7, #4]
 9299 36d2 4FF48063 		mov	r3, #1024
 9300 36d6 C4F20103 		movt	r3, 16385
 9301 36da 9A42     		cmp	r2, r3
 9302 36dc 01D1     		bne	.L546
 9303              	.L545:
 9304              		.loc 1 4449 0 discriminator 1
 9305 36de 0123     		movs	r3, #1
 9306 36e0 00E0     		b	.L547
 9307              	.L546:
 9308              		.loc 1 4449 0 discriminator 3
 9309 36e2 0023     		movs	r3, #0
 9310              	.L547:
 9311              		.loc 1 4449 0 discriminator 4
 9312 36e4 002B     		cmp	r3, #0
 9313 36e6 1ED0     		beq	.L548
4450:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {   
4451:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N Polarity level */
4452:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NP;
 9314              		.loc 1 4452 0 is_stmt 1
 9315 36e8 7B69     		ldr	r3, [r7, #20]
 9316 36ea 23F00803 		bic	r3, r3, #8
 9317 36ee 7B61     		str	r3, [r7, #20]
4453:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Polarity */
4454:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer |= OC_Config->OCNPolarity;
 9318              		.loc 1 4454 0
 9319 36f0 3B68     		ldr	r3, [r7]
 9320 36f2 DB68     		ldr	r3, [r3, #12]
 9321 36f4 7A69     		ldr	r2, [r7, #20]
 9322 36f6 1343     		orrs	r3, r3, r2
 9323 36f8 7B61     		str	r3, [r7, #20]
4455:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N State */
4456:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NE;
 9324              		.loc 1 4456 0
 9325 36fa 7B69     		ldr	r3, [r7, #20]
 9326 36fc 23F00403 		bic	r3, r3, #4
 9327 3700 7B61     		str	r3, [r7, #20]
4457:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4458:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
4459:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1;
 9328              		.loc 1 4459 0
 9329 3702 3B69     		ldr	r3, [r7, #16]
 9330 3704 23F48073 		bic	r3, r3, #256
 9331 3708 3B61     		str	r3, [r7, #16]
4460:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1N;
 9332              		.loc 1 4460 0
 9333 370a 3B69     		ldr	r3, [r7, #16]
 9334 370c 23F40073 		bic	r3, r3, #512
 9335 3710 3B61     		str	r3, [r7, #16]
4461:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output Idle state */
4462:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCIdleState;
 9336              		.loc 1 4462 0
 9337 3712 3B68     		ldr	r3, [r7]
 9338 3714 5B69     		ldr	r3, [r3, #20]
 9339 3716 3A69     		ldr	r2, [r7, #16]
 9340 3718 1343     		orrs	r3, r3, r2
 9341 371a 3B61     		str	r3, [r7, #16]
4463:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Idle state */
4464:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCNIdleState;
 9342              		.loc 1 4464 0
 9343 371c 3B68     		ldr	r3, [r7]
 9344 371e 9B69     		ldr	r3, [r3, #24]
 9345 3720 3A69     		ldr	r2, [r7, #16]
 9346 3722 1343     		orrs	r3, r3, r2
 9347 3724 3B61     		str	r3, [r7, #16]
 9348              	.L548:
4465:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4466:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CR2 */
4467:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 9349              		.loc 1 4467 0
 9350 3726 7B68     		ldr	r3, [r7, #4]
 9351 3728 3A69     		ldr	r2, [r7, #16]
 9352 372a 5A60     		str	r2, [r3, #4]
4468:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4469:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
4470:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 9353              		.loc 1 4470 0
 9354 372c 7B68     		ldr	r3, [r7, #4]
 9355 372e FA68     		ldr	r2, [r7, #12]
 9356 3730 9A61     		str	r2, [r3, #24]
4471:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4472:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Capture Compare Register value */
4473:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCR1 = OC_Config->Pulse;
 9357              		.loc 1 4473 0
 9358 3732 3B68     		ldr	r3, [r7]
 9359 3734 5A68     		ldr	r2, [r3, #4]
 9360 3736 7B68     		ldr	r3, [r7, #4]
 9361 3738 5A63     		str	r2, [r3, #52]
4474:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4475:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCER */
4476:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;  
 9362              		.loc 1 4476 0
 9363 373a 7B68     		ldr	r3, [r7, #4]
 9364 373c 7A69     		ldr	r2, [r7, #20]
 9365 373e 1A62     		str	r2, [r3, #32]
4477:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 9366              		.loc 1 4477 0
 9367 3740 1C37     		adds	r7, r7, #28
 9368 3742 BD46     		mov	sp, r7
 9369              		@ sp needed
 9370 3744 5DF8047B 		ldr	r7, [sp], #4
 9371 3748 7047     		bx	lr
 9372              		.cfi_endproc
 9373              	.LFE146:
 9375 374a 00BF     		.align	2
 9376              		.global	TIM_OC2_SetConfig
 9377              		.thumb
 9378              		.thumb_func
 9380              	TIM_OC2_SetConfig:
 9381              	.LFB147:
4478:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4479:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4480:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Time Ouput Compare 2 configuration
4481:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4482:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OC_Config: The ouput configuration structure
4483:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4484:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4485:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
4486:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9382              		.loc 1 4486 0
 9383              		.cfi_startproc
 9384              		@ args = 0, pretend = 0, frame = 24
 9385              		@ frame_needed = 1, uses_anonymous_args = 0
 9386              		@ link register save eliminated.
 9387 374c 80B4     		push	{r7}
 9388              		.cfi_def_cfa_offset 4
 9389              		.cfi_offset 7, -4
 9390 374e 87B0     		sub	sp, sp, #28
 9391              		.cfi_def_cfa_offset 32
 9392 3750 00AF     		add	r7, sp, #0
 9393              		.cfi_def_cfa_register 7
 9394 3752 7860     		str	r0, [r7, #4]
 9395 3754 3960     		str	r1, [r7]
4487:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmrx = 0;
 9396              		.loc 1 4487 0
 9397 3756 0023     		movs	r3, #0
 9398 3758 FB60     		str	r3, [r7, #12]
4488:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 9399              		.loc 1 4488 0
 9400 375a 0023     		movs	r3, #0
 9401 375c 7B61     		str	r3, [r7, #20]
4489:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr2 = 0;
 9402              		.loc 1 4489 0
 9403 375e 0023     		movs	r3, #0
 9404 3760 3B61     		str	r3, [r7, #16]
4490:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
4491:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
4492:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
 9405              		.loc 1 4492 0
 9406 3762 7B68     		ldr	r3, [r7, #4]
 9407 3764 1B6A     		ldr	r3, [r3, #32]
 9408 3766 23F01002 		bic	r2, r3, #16
 9409 376a 7B68     		ldr	r3, [r7, #4]
 9410 376c 1A62     		str	r2, [r3, #32]
4493:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4494:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCER register value */  
4495:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 9411              		.loc 1 4495 0
 9412 376e 7B68     		ldr	r3, [r7, #4]
 9413 3770 1B6A     		ldr	r3, [r3, #32]
 9414 3772 7B61     		str	r3, [r7, #20]
4496:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
4497:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 = TIMx->CR2;
 9415              		.loc 1 4497 0
 9416 3774 7B68     		ldr	r3, [r7, #4]
 9417 3776 5B68     		ldr	r3, [r3, #4]
 9418 3778 3B61     		str	r3, [r7, #16]
4498:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4499:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
4500:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
 9419              		.loc 1 4500 0
 9420 377a 7B68     		ldr	r3, [r7, #4]
 9421 377c 9B69     		ldr	r3, [r3, #24]
 9422 377e FB60     		str	r3, [r7, #12]
4501:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4502:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
4503:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC2M;
 9423              		.loc 1 4503 0
 9424 3780 FB68     		ldr	r3, [r7, #12]
 9425 3782 23F4E043 		bic	r3, r3, #28672
 9426 3786 FB60     		str	r3, [r7, #12]
4504:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC2S;
 9427              		.loc 1 4504 0
 9428 3788 FB68     		ldr	r3, [r7, #12]
 9429 378a 23F44073 		bic	r3, r3, #768
 9430 378e FB60     		str	r3, [r7, #12]
4505:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4506:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Output Compare Mode */
4507:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8);
 9431              		.loc 1 4507 0
 9432 3790 3B68     		ldr	r3, [r7]
 9433 3792 1B68     		ldr	r3, [r3]
 9434 3794 1B02     		lsls	r3, r3, #8
 9435 3796 FA68     		ldr	r2, [r7, #12]
 9436 3798 1343     		orrs	r3, r3, r2
 9437 379a FB60     		str	r3, [r7, #12]
4508:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4509:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Polarity level */
4510:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC2P;
 9438              		.loc 1 4510 0
 9439 379c 7B69     		ldr	r3, [r7, #20]
 9440 379e 23F02003 		bic	r3, r3, #32
 9441 37a2 7B61     		str	r3, [r7, #20]
4511:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Output Compare Polarity */
4512:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 4);
 9442              		.loc 1 4512 0
 9443 37a4 3B68     		ldr	r3, [r7]
 9444 37a6 9B68     		ldr	r3, [r3, #8]
 9445 37a8 1B01     		lsls	r3, r3, #4
 9446 37aa 7A69     		ldr	r2, [r7, #20]
 9447 37ac 1343     		orrs	r3, r3, r2
 9448 37ae 7B61     		str	r3, [r7, #20]
4513:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4514:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 9449              		.loc 1 4514 0
 9450 37b0 7A68     		ldr	r2, [r7, #4]
 9451 37b2 0023     		movs	r3, #0
 9452 37b4 C4F20103 		movt	r3, 16385
 9453 37b8 9A42     		cmp	r2, r3
 9454 37ba 06D0     		beq	.L550
 9455              		.loc 1 4514 0 is_stmt 0 discriminator 2
 9456 37bc 7A68     		ldr	r2, [r7, #4]
 9457 37be 4FF48063 		mov	r3, #1024
 9458 37c2 C4F20103 		movt	r3, 16385
 9459 37c6 9A42     		cmp	r2, r3
 9460 37c8 01D1     		bne	.L551
 9461              	.L550:
 9462              		.loc 1 4514 0 discriminator 1
 9463 37ca 0123     		movs	r3, #1
 9464 37cc 00E0     		b	.L552
 9465              	.L551:
 9466              		.loc 1 4514 0 discriminator 3
 9467 37ce 0023     		movs	r3, #0
 9468              	.L552:
 9469              		.loc 1 4514 0 discriminator 4
 9470 37d0 002B     		cmp	r3, #0
 9471 37d2 21D0     		beq	.L553
4515:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4516:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
4517:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
4518:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
4519:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4520:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N Polarity level */
4521:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NP;
 9472              		.loc 1 4521 0 is_stmt 1
 9473 37d4 7B69     		ldr	r3, [r7, #20]
 9474 37d6 23F08003 		bic	r3, r3, #128
 9475 37da 7B61     		str	r3, [r7, #20]
4522:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Polarity */
4523:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 4);
 9476              		.loc 1 4523 0
 9477 37dc 3B68     		ldr	r3, [r7]
 9478 37de DB68     		ldr	r3, [r3, #12]
 9479 37e0 1B01     		lsls	r3, r3, #4
 9480 37e2 7A69     		ldr	r2, [r7, #20]
 9481 37e4 1343     		orrs	r3, r3, r2
 9482 37e6 7B61     		str	r3, [r7, #20]
4524:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N State */
4525:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NE;
 9483              		.loc 1 4525 0
 9484 37e8 7B69     		ldr	r3, [r7, #20]
 9485 37ea 23F04003 		bic	r3, r3, #64
 9486 37ee 7B61     		str	r3, [r7, #20]
4526:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4527:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
4528:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2;
 9487              		.loc 1 4528 0
 9488 37f0 3B69     		ldr	r3, [r7, #16]
 9489 37f2 23F48063 		bic	r3, r3, #1024
 9490 37f6 3B61     		str	r3, [r7, #16]
4529:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2N;
 9491              		.loc 1 4529 0
 9492 37f8 3B69     		ldr	r3, [r7, #16]
 9493 37fa 23F40063 		bic	r3, r3, #2048
 9494 37fe 3B61     		str	r3, [r7, #16]
4530:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output Idle state */
4531:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 2);
 9495              		.loc 1 4531 0
 9496 3800 3B68     		ldr	r3, [r7]
 9497 3802 5B69     		ldr	r3, [r3, #20]
 9498 3804 9B00     		lsls	r3, r3, #2
 9499 3806 3A69     		ldr	r2, [r7, #16]
 9500 3808 1343     		orrs	r3, r3, r2
 9501 380a 3B61     		str	r3, [r7, #16]
4532:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Idle state */
4533:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 2);
 9502              		.loc 1 4533 0
 9503 380c 3B68     		ldr	r3, [r7]
 9504 380e 9B69     		ldr	r3, [r3, #24]
 9505 3810 9B00     		lsls	r3, r3, #2
 9506 3812 3A69     		ldr	r2, [r7, #16]
 9507 3814 1343     		orrs	r3, r3, r2
 9508 3816 3B61     		str	r3, [r7, #16]
 9509              	.L553:
4534:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4535:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CR2 */
4536:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 9510              		.loc 1 4536 0
 9511 3818 7B68     		ldr	r3, [r7, #4]
 9512 381a 3A69     		ldr	r2, [r7, #16]
 9513 381c 5A60     		str	r2, [r3, #4]
4537:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4538:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
4539:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 9514              		.loc 1 4539 0
 9515 381e 7B68     		ldr	r3, [r7, #4]
 9516 3820 FA68     		ldr	r2, [r7, #12]
 9517 3822 9A61     		str	r2, [r3, #24]
4540:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4541:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Capture Compare Register value */
4542:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCR2 = OC_Config->Pulse;
 9518              		.loc 1 4542 0
 9519 3824 3B68     		ldr	r3, [r7]
 9520 3826 5A68     		ldr	r2, [r3, #4]
 9521 3828 7B68     		ldr	r3, [r7, #4]
 9522 382a 9A63     		str	r2, [r3, #56]
4543:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4544:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCER */
4545:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 9523              		.loc 1 4545 0
 9524 382c 7B68     		ldr	r3, [r7, #4]
 9525 382e 7A69     		ldr	r2, [r7, #20]
 9526 3830 1A62     		str	r2, [r3, #32]
4546:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 9527              		.loc 1 4546 0
 9528 3832 1C37     		adds	r7, r7, #28
 9529 3834 BD46     		mov	sp, r7
 9530              		@ sp needed
 9531 3836 5DF8047B 		ldr	r7, [sp], #4
 9532 383a 7047     		bx	lr
 9533              		.cfi_endproc
 9534              	.LFE147:
 9536              		.align	2
 9537              		.thumb
 9538              		.thumb_func
 9540              	TIM_OC3_SetConfig:
 9541              	.LFB148:
4547:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4548:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4549:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Time Ouput Compare 3 configuration
4550:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4551:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OC_Config: The ouput configuration structure
4552:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4553:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4554:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
4555:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9542              		.loc 1 4555 0
 9543              		.cfi_startproc
 9544              		@ args = 0, pretend = 0, frame = 24
 9545              		@ frame_needed = 1, uses_anonymous_args = 0
 9546              		@ link register save eliminated.
 9547 383c 80B4     		push	{r7}
 9548              		.cfi_def_cfa_offset 4
 9549              		.cfi_offset 7, -4
 9550 383e 87B0     		sub	sp, sp, #28
 9551              		.cfi_def_cfa_offset 32
 9552 3840 00AF     		add	r7, sp, #0
 9553              		.cfi_def_cfa_register 7
 9554 3842 7860     		str	r0, [r7, #4]
 9555 3844 3960     		str	r1, [r7]
4556:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmrx = 0;
 9556              		.loc 1 4556 0
 9557 3846 0023     		movs	r3, #0
 9558 3848 FB60     		str	r3, [r7, #12]
4557:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 9559              		.loc 1 4557 0
 9560 384a 0023     		movs	r3, #0
 9561 384c 7B61     		str	r3, [r7, #20]
4558:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr2 = 0;   
 9562              		.loc 1 4558 0
 9563 384e 0023     		movs	r3, #0
 9564 3850 3B61     		str	r3, [r7, #16]
4559:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4560:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
4561:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
 9565              		.loc 1 4561 0
 9566 3852 7B68     		ldr	r3, [r7, #4]
 9567 3854 1B6A     		ldr	r3, [r3, #32]
 9568 3856 23F48072 		bic	r2, r3, #256
 9569 385a 7B68     		ldr	r3, [r7, #4]
 9570 385c 1A62     		str	r2, [r3, #32]
4562:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4563:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCER register value */
4564:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 9571              		.loc 1 4564 0
 9572 385e 7B68     		ldr	r3, [r7, #4]
 9573 3860 1B6A     		ldr	r3, [r3, #32]
 9574 3862 7B61     		str	r3, [r7, #20]
4565:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
4566:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 = TIMx->CR2;
 9575              		.loc 1 4566 0
 9576 3864 7B68     		ldr	r3, [r7, #4]
 9577 3866 5B68     		ldr	r3, [r3, #4]
 9578 3868 3B61     		str	r3, [r7, #16]
4567:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4568:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
4569:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 9579              		.loc 1 4569 0
 9580 386a 7B68     		ldr	r3, [r7, #4]
 9581 386c DB69     		ldr	r3, [r3, #28]
 9582 386e FB60     		str	r3, [r7, #12]
4570:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4571:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
4572:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC3M;
 9583              		.loc 1 4572 0
 9584 3870 FB68     		ldr	r3, [r7, #12]
 9585 3872 23F07003 		bic	r3, r3, #112
 9586 3876 FB60     		str	r3, [r7, #12]
4573:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC3S;  
 9587              		.loc 1 4573 0
 9588 3878 FB68     		ldr	r3, [r7, #12]
 9589 387a 23F00303 		bic	r3, r3, #3
 9590 387e FB60     		str	r3, [r7, #12]
4574:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Output Compare Mode */
4575:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 9591              		.loc 1 4575 0
 9592 3880 3B68     		ldr	r3, [r7]
 9593 3882 1B68     		ldr	r3, [r3]
 9594 3884 FA68     		ldr	r2, [r7, #12]
 9595 3886 1343     		orrs	r3, r3, r2
 9596 3888 FB60     		str	r3, [r7, #12]
4576:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4577:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Polarity level */
4578:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC3P;
 9597              		.loc 1 4578 0
 9598 388a 7B69     		ldr	r3, [r7, #20]
 9599 388c 23F40073 		bic	r3, r3, #512
 9600 3890 7B61     		str	r3, [r7, #20]
4579:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Output Compare Polarity */
4580:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 8);
 9601              		.loc 1 4580 0
 9602 3892 3B68     		ldr	r3, [r7]
 9603 3894 9B68     		ldr	r3, [r3, #8]
 9604 3896 1B02     		lsls	r3, r3, #8
 9605 3898 7A69     		ldr	r2, [r7, #20]
 9606 389a 1343     		orrs	r3, r3, r2
 9607 389c 7B61     		str	r3, [r7, #20]
4581:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4582:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 9608              		.loc 1 4582 0
 9609 389e 7A68     		ldr	r2, [r7, #4]
 9610 38a0 0023     		movs	r3, #0
 9611 38a2 C4F20103 		movt	r3, 16385
 9612 38a6 9A42     		cmp	r2, r3
 9613 38a8 06D0     		beq	.L555
 9614              		.loc 1 4582 0 is_stmt 0 discriminator 2
 9615 38aa 7A68     		ldr	r2, [r7, #4]
 9616 38ac 4FF48063 		mov	r3, #1024
 9617 38b0 C4F20103 		movt	r3, 16385
 9618 38b4 9A42     		cmp	r2, r3
 9619 38b6 01D1     		bne	.L556
 9620              	.L555:
 9621              		.loc 1 4582 0 discriminator 1
 9622 38b8 0123     		movs	r3, #1
 9623 38ba 00E0     		b	.L557
 9624              	.L556:
 9625              		.loc 1 4582 0 discriminator 3
 9626 38bc 0023     		movs	r3, #0
 9627              	.L557:
 9628              		.loc 1 4582 0 discriminator 4
 9629 38be 002B     		cmp	r3, #0
 9630 38c0 21D0     		beq	.L558
4583:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4584:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
4585:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
4586:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
4587:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4588:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N Polarity level */
4589:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NP;
 9631              		.loc 1 4589 0 is_stmt 1
 9632 38c2 7B69     		ldr	r3, [r7, #20]
 9633 38c4 23F40063 		bic	r3, r3, #2048
 9634 38c8 7B61     		str	r3, [r7, #20]
4590:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Polarity */
4591:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 8);
 9635              		.loc 1 4591 0
 9636 38ca 3B68     		ldr	r3, [r7]
 9637 38cc DB68     		ldr	r3, [r3, #12]
 9638 38ce 1B02     		lsls	r3, r3, #8
 9639 38d0 7A69     		ldr	r2, [r7, #20]
 9640 38d2 1343     		orrs	r3, r3, r2
 9641 38d4 7B61     		str	r3, [r7, #20]
4592:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output N State */
4593:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NE;
 9642              		.loc 1 4593 0
 9643 38d6 7B69     		ldr	r3, [r7, #20]
 9644 38d8 23F48063 		bic	r3, r3, #1024
 9645 38dc 7B61     		str	r3, [r7, #20]
4594:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4595:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
4596:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3;
 9646              		.loc 1 4596 0
 9647 38de 3B69     		ldr	r3, [r7, #16]
 9648 38e0 23F48053 		bic	r3, r3, #4096
 9649 38e4 3B61     		str	r3, [r7, #16]
4597:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3N;
 9650              		.loc 1 4597 0
 9651 38e6 3B69     		ldr	r3, [r7, #16]
 9652 38e8 23F40053 		bic	r3, r3, #8192
 9653 38ec 3B61     		str	r3, [r7, #16]
4598:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output Idle state */
4599:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 4);
 9654              		.loc 1 4599 0
 9655 38ee 3B68     		ldr	r3, [r7]
 9656 38f0 5B69     		ldr	r3, [r3, #20]
 9657 38f2 1B01     		lsls	r3, r3, #4
 9658 38f4 3A69     		ldr	r2, [r7, #16]
 9659 38f6 1343     		orrs	r3, r3, r2
 9660 38f8 3B61     		str	r3, [r7, #16]
4600:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output N Idle state */
4601:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 4);
 9661              		.loc 1 4601 0
 9662 38fa 3B68     		ldr	r3, [r7]
 9663 38fc 9B69     		ldr	r3, [r3, #24]
 9664 38fe 1B01     		lsls	r3, r3, #4
 9665 3900 3A69     		ldr	r2, [r7, #16]
 9666 3902 1343     		orrs	r3, r3, r2
 9667 3904 3B61     		str	r3, [r7, #16]
 9668              	.L558:
4602:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4603:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CR2 */
4604:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 9669              		.loc 1 4604 0
 9670 3906 7B68     		ldr	r3, [r7, #4]
 9671 3908 3A69     		ldr	r2, [r7, #16]
 9672 390a 5A60     		str	r2, [r3, #4]
4605:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4606:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR2 */
4607:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 9673              		.loc 1 4607 0
 9674 390c 7B68     		ldr	r3, [r7, #4]
 9675 390e FA68     		ldr	r2, [r7, #12]
 9676 3910 DA61     		str	r2, [r3, #28]
4608:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4609:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Capture Compare Register value */
4610:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCR3 = OC_Config->Pulse;
 9677              		.loc 1 4610 0
 9678 3912 3B68     		ldr	r3, [r7]
 9679 3914 5A68     		ldr	r2, [r3, #4]
 9680 3916 7B68     		ldr	r3, [r7, #4]
 9681 3918 DA63     		str	r2, [r3, #60]
4611:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4612:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCER */
4613:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 9682              		.loc 1 4613 0
 9683 391a 7B68     		ldr	r3, [r7, #4]
 9684 391c 7A69     		ldr	r2, [r7, #20]
 9685 391e 1A62     		str	r2, [r3, #32]
4614:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 9686              		.loc 1 4614 0
 9687 3920 1C37     		adds	r7, r7, #28
 9688 3922 BD46     		mov	sp, r7
 9689              		@ sp needed
 9690 3924 5DF8047B 		ldr	r7, [sp], #4
 9691 3928 7047     		bx	lr
 9692              		.cfi_endproc
 9693              	.LFE148:
 9695 392a 00BF     		.align	2
 9696              		.thumb
 9697              		.thumb_func
 9699              	TIM_OC4_SetConfig:
 9700              	.LFB149:
4615:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4616:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4617:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Time Ouput Compare 4 configuration
4618:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4619:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  OC_Config: The ouput configuration structure
4620:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4621:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4622:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
4623:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9701              		.loc 1 4623 0
 9702              		.cfi_startproc
 9703              		@ args = 0, pretend = 0, frame = 24
 9704              		@ frame_needed = 1, uses_anonymous_args = 0
 9705              		@ link register save eliminated.
 9706 392c 80B4     		push	{r7}
 9707              		.cfi_def_cfa_offset 4
 9708              		.cfi_offset 7, -4
 9709 392e 87B0     		sub	sp, sp, #28
 9710              		.cfi_def_cfa_offset 32
 9711 3930 00AF     		add	r7, sp, #0
 9712              		.cfi_def_cfa_register 7
 9713 3932 7860     		str	r0, [r7, #4]
 9714 3934 3960     		str	r1, [r7]
4624:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmrx = 0;
 9715              		.loc 1 4624 0
 9716 3936 0023     		movs	r3, #0
 9717 3938 3B61     		str	r3, [r7, #16]
4625:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 9718              		.loc 1 4625 0
 9719 393a 0023     		movs	r3, #0
 9720 393c FB60     		str	r3, [r7, #12]
4626:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpcr2 = 0;
 9721              		.loc 1 4626 0
 9722 393e 0023     		movs	r3, #0
 9723 3940 7B61     		str	r3, [r7, #20]
4627:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4628:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
4629:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
 9724              		.loc 1 4629 0
 9725 3942 7B68     		ldr	r3, [r7, #4]
 9726 3944 1B6A     		ldr	r3, [r3, #32]
 9727 3946 23F48052 		bic	r2, r3, #4096
 9728 394a 7B68     		ldr	r3, [r7, #4]
 9729 394c 1A62     		str	r2, [r3, #32]
4630:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4631:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCER register value */
4632:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 9730              		.loc 1 4632 0
 9731 394e 7B68     		ldr	r3, [r7, #4]
 9732 3950 1B6A     		ldr	r3, [r3, #32]
 9733 3952 FB60     		str	r3, [r7, #12]
4633:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
4634:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpcr2 = TIMx->CR2;
 9734              		.loc 1 4634 0
 9735 3954 7B68     		ldr	r3, [r7, #4]
 9736 3956 5B68     		ldr	r3, [r3, #4]
 9737 3958 7B61     		str	r3, [r7, #20]
4635:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4636:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
4637:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 9738              		.loc 1 4637 0
 9739 395a 7B68     		ldr	r3, [r7, #4]
 9740 395c DB69     		ldr	r3, [r3, #28]
 9741 395e 3B61     		str	r3, [r7, #16]
4638:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4639:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
4640:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC4M;
 9742              		.loc 1 4640 0
 9743 3960 3B69     		ldr	r3, [r7, #16]
 9744 3962 23F4E043 		bic	r3, r3, #28672
 9745 3966 3B61     		str	r3, [r7, #16]
4641:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC4S;
 9746              		.loc 1 4641 0
 9747 3968 3B69     		ldr	r3, [r7, #16]
 9748 396a 23F44073 		bic	r3, r3, #768
 9749 396e 3B61     		str	r3, [r7, #16]
4642:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4643:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Output Compare Mode */
4644:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8);
 9750              		.loc 1 4644 0
 9751 3970 3B68     		ldr	r3, [r7]
 9752 3972 1B68     		ldr	r3, [r3]
 9753 3974 1B02     		lsls	r3, r3, #8
 9754 3976 3A69     		ldr	r2, [r7, #16]
 9755 3978 1343     		orrs	r3, r3, r2
 9756 397a 3B61     		str	r3, [r7, #16]
4645:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4646:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the Output Polarity level */
4647:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC4P;
 9757              		.loc 1 4647 0
 9758 397c FB68     		ldr	r3, [r7, #12]
 9759 397e 23F40053 		bic	r3, r3, #8192
 9760 3982 FB60     		str	r3, [r7, #12]
4648:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Output Compare Polarity */
4649:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 12);
 9761              		.loc 1 4649 0
 9762 3984 3B68     		ldr	r3, [r7]
 9763 3986 9B68     		ldr	r3, [r3, #8]
 9764 3988 1B03     		lsls	r3, r3, #12
 9765 398a FA68     		ldr	r2, [r7, #12]
 9766 398c 1343     		orrs	r3, r3, r2
 9767 398e FB60     		str	r3, [r7, #12]
4650:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    
4651:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /*if((TIMx == TIM1) || (TIMx == TIM8))*/
4652:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 9768              		.loc 1 4652 0
 9769 3990 7A68     		ldr	r2, [r7, #4]
 9770 3992 0023     		movs	r3, #0
 9771 3994 C4F20103 		movt	r3, 16385
 9772 3998 9A42     		cmp	r2, r3
 9773 399a 06D0     		beq	.L560
 9774              		.loc 1 4652 0 is_stmt 0 discriminator 2
 9775 399c 7A68     		ldr	r2, [r7, #4]
 9776 399e 4FF48063 		mov	r3, #1024
 9777 39a2 C4F20103 		movt	r3, 16385
 9778 39a6 9A42     		cmp	r2, r3
 9779 39a8 01D1     		bne	.L561
 9780              	.L560:
 9781              		.loc 1 4652 0 discriminator 1
 9782 39aa 0123     		movs	r3, #1
 9783 39ac 00E0     		b	.L562
 9784              	.L561:
 9785              		.loc 1 4652 0 discriminator 3
 9786 39ae 0023     		movs	r3, #0
 9787              	.L562:
 9788              		.loc 1 4652 0 discriminator 4
 9789 39b0 002B     		cmp	r3, #0
 9790 39b2 09D0     		beq	.L563
4653:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4654:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
4655:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
4656:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS4;
 9791              		.loc 1 4656 0 is_stmt 1
 9792 39b4 7B69     		ldr	r3, [r7, #20]
 9793 39b6 23F48043 		bic	r3, r3, #16384
 9794 39ba 7B61     		str	r3, [r7, #20]
4657:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     /* Set the Output Idle state */
4658:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 6);
 9795              		.loc 1 4658 0
 9796 39bc 3B68     		ldr	r3, [r7]
 9797 39be 5B69     		ldr	r3, [r3, #20]
 9798 39c0 9B01     		lsls	r3, r3, #6
 9799 39c2 7A69     		ldr	r2, [r7, #20]
 9800 39c4 1343     		orrs	r3, r3, r2
 9801 39c6 7B61     		str	r3, [r7, #20]
 9802              	.L563:
4659:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4660:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CR2 */
4661:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 9803              		.loc 1 4661 0
 9804 39c8 7B68     		ldr	r3, [r7, #4]
 9805 39ca 7A69     		ldr	r2, [r7, #20]
 9806 39cc 5A60     		str	r2, [r3, #4]
4662:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4663:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR2 */  
4664:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 9807              		.loc 1 4664 0
 9808 39ce 7B68     		ldr	r3, [r7, #4]
 9809 39d0 3A69     		ldr	r2, [r7, #16]
 9810 39d2 DA61     		str	r2, [r3, #28]
4665:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     
4666:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Capture Compare Register value */
4667:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCR4 = OC_Config->Pulse;
 9811              		.loc 1 4667 0
 9812 39d4 3B68     		ldr	r3, [r7]
 9813 39d6 5A68     		ldr	r2, [r3, #4]
 9814 39d8 7B68     		ldr	r3, [r7, #4]
 9815 39da 1A64     		str	r2, [r3, #64]
4668:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4669:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCER */
4670:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 9816              		.loc 1 4670 0
 9817 39dc 7B68     		ldr	r3, [r7, #4]
 9818 39de FA68     		ldr	r2, [r7, #12]
 9819 39e0 1A62     		str	r2, [r3, #32]
4671:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 9820              		.loc 1 4671 0
 9821 39e2 1C37     		adds	r7, r7, #28
 9822 39e4 BD46     		mov	sp, r7
 9823              		@ sp needed
 9824 39e6 5DF8047B 		ldr	r7, [sp], #4
 9825 39ea 7047     		bx	lr
 9826              		.cfi_endproc
 9827              	.LFE149:
 9829              		.align	2
 9830              		.global	TIM_TI1_SetConfig
 9831              		.thumb
 9832              		.thumb_func
 9834              	TIM_TI1_SetConfig:
 9835              	.LFB150:
4672:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4673:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4674:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the TI1 as Input.
4675:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
4676:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4677:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4678:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4679:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4680:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
4681:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
4682:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4683:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
4684:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
4685:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
4686:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4687:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4688:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4689:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4690:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
4691:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
4692:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9836              		.loc 1 4692 0
 9837              		.cfi_startproc
 9838              		@ args = 0, pretend = 0, frame = 24
 9839              		@ frame_needed = 1, uses_anonymous_args = 0
 9840              		@ link register save eliminated.
 9841 39ec 80B4     		push	{r7}
 9842              		.cfi_def_cfa_offset 4
 9843              		.cfi_offset 7, -4
 9844 39ee 87B0     		sub	sp, sp, #28
 9845              		.cfi_def_cfa_offset 32
 9846 39f0 00AF     		add	r7, sp, #0
 9847              		.cfi_def_cfa_register 7
 9848 39f2 F860     		str	r0, [r7, #12]
 9849 39f4 B960     		str	r1, [r7, #8]
 9850 39f6 7A60     		str	r2, [r7, #4]
 9851 39f8 3B60     		str	r3, [r7]
4693:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 9852              		.loc 1 4693 0
 9853 39fa 0023     		movs	r3, #0
 9854 39fc 7B61     		str	r3, [r7, #20]
4694:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 9855              		.loc 1 4694 0
 9856 39fe 0023     		movs	r3, #0
 9857 3a00 3B61     		str	r3, [r7, #16]
4695:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4696:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
4697:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 9858              		.loc 1 4697 0
 9859 3a02 FB68     		ldr	r3, [r7, #12]
 9860 3a04 1B6A     		ldr	r3, [r3, #32]
 9861 3a06 23F00102 		bic	r2, r3, #1
 9862 3a0a FB68     		ldr	r3, [r7, #12]
 9863 3a0c 1A62     		str	r2, [r3, #32]
4698:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 9864              		.loc 1 4698 0
 9865 3a0e FB68     		ldr	r3, [r7, #12]
 9866 3a10 9B69     		ldr	r3, [r3, #24]
 9867 3a12 7B61     		str	r3, [r7, #20]
4699:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 9868              		.loc 1 4699 0
 9869 3a14 FB68     		ldr	r3, [r7, #12]
 9870 3a16 1B6A     		ldr	r3, [r3, #32]
 9871 3a18 3B61     		str	r3, [r7, #16]
4700:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4701:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Input */
4702:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 9872              		.loc 1 4702 0
 9873 3a1a FA68     		ldr	r2, [r7, #12]
 9874 3a1c 0023     		movs	r3, #0
 9875 3a1e C4F20103 		movt	r3, 16385
 9876 3a22 9A42     		cmp	r2, r3
 9877 3a24 2DD0     		beq	.L565
 9878              		.loc 1 4702 0 is_stmt 0 discriminator 2
 9879 3a26 FB68     		ldr	r3, [r7, #12]
 9880 3a28 B3F1804F 		cmp	r3, #1073741824
 9881 3a2c 29D0     		beq	.L565
 9882              		.loc 1 4702 0 discriminator 1
 9883 3a2e FA68     		ldr	r2, [r7, #12]
 9884 3a30 4FF48063 		mov	r3, #1024
 9885 3a34 C4F20003 		movt	r3, 16384
 9886 3a38 9A42     		cmp	r2, r3
 9887 3a3a 22D0     		beq	.L565
 9888 3a3c FA68     		ldr	r2, [r7, #12]
 9889 3a3e 4FF40063 		mov	r3, #2048
 9890 3a42 C4F20003 		movt	r3, 16384
 9891 3a46 9A42     		cmp	r2, r3
 9892 3a48 1BD0     		beq	.L565
 9893 3a4a FA68     		ldr	r2, [r7, #12]
 9894 3a4c 4FF44063 		mov	r3, #3072
 9895 3a50 C4F20003 		movt	r3, 16384
 9896 3a54 9A42     		cmp	r2, r3
 9897 3a56 14D0     		beq	.L565
 9898 3a58 FA68     		ldr	r2, [r7, #12]
 9899 3a5a 4FF48063 		mov	r3, #1024
 9900 3a5e C4F20103 		movt	r3, 16385
 9901 3a62 9A42     		cmp	r2, r3
 9902 3a64 0DD0     		beq	.L565
 9903 3a66 FA68     		ldr	r2, [r7, #12]
 9904 3a68 4FF48043 		mov	r3, #16384
 9905 3a6c C4F20103 		movt	r3, 16385
 9906 3a70 9A42     		cmp	r2, r3
 9907 3a72 06D0     		beq	.L565
 9908 3a74 FA68     		ldr	r2, [r7, #12]
 9909 3a76 4FF4C053 		mov	r3, #6144
 9910 3a7a C4F20003 		movt	r3, 16384
 9911 3a7e 9A42     		cmp	r2, r3
 9912 3a80 01D1     		bne	.L566
 9913              	.L565:
 9914 3a82 0123     		movs	r3, #1
 9915 3a84 00E0     		b	.L567
 9916              	.L566:
 9917              		.loc 1 4702 0 discriminator 3
 9918 3a86 0023     		movs	r3, #0
 9919              	.L567:
 9920              		.loc 1 4702 0 discriminator 4
 9921 3a88 002B     		cmp	r3, #0
 9922 3a8a 08D0     		beq	.L568
4703:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4704:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccmr1 &= ~TIM_CCMR1_CC1S;
 9923              		.loc 1 4704 0 is_stmt 1
 9924 3a8c 7B69     		ldr	r3, [r7, #20]
 9925 3a8e 23F00303 		bic	r3, r3, #3
 9926 3a92 7B61     		str	r3, [r7, #20]
4705:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
 9927              		.loc 1 4705 0
 9928 3a94 7A69     		ldr	r2, [r7, #20]
 9929 3a96 7B68     		ldr	r3, [r7, #4]
 9930 3a98 1343     		orrs	r3, r3, r2
 9931 3a9a 7B61     		str	r3, [r7, #20]
 9932 3a9c 07E0     		b	.L569
 9933              	.L568:
4706:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   } 
4707:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   else
4708:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   {
4709:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccmr1 &= ~TIM_CCMR1_CC1S;
 9934              		.loc 1 4709 0
 9935 3a9e 7B69     		ldr	r3, [r7, #20]
 9936 3aa0 23F00303 		bic	r3, r3, #3
 9937 3aa4 7B61     		str	r3, [r7, #20]
4710:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****     tmpccmr1 |= TIM_CCMR1_CC1S_0;
 9938              		.loc 1 4710 0
 9939 3aa6 7B69     		ldr	r3, [r7, #20]
 9940 3aa8 43F00103 		orr	r3, r3, #1
 9941 3aac 7B61     		str	r3, [r7, #20]
 9942              	.L569:
4711:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   }
4712:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****  
4713:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4714:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
 9943              		.loc 1 4714 0
 9944 3aae 7B69     		ldr	r3, [r7, #20]
 9945 3ab0 23F0F003 		bic	r3, r3, #240
 9946 3ab4 7B61     		str	r3, [r7, #20]
4715:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4);
 9947              		.loc 1 4715 0
 9948 3ab6 3B68     		ldr	r3, [r7]
 9949 3ab8 1B01     		lsls	r3, r3, #4
 9950 3aba 7A69     		ldr	r2, [r7, #20]
 9951 3abc 1343     		orrs	r3, r3, r2
 9952 3abe 7B61     		str	r3, [r7, #20]
4716:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4717:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
4718:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 9953              		.loc 1 4718 0
 9954 3ac0 3B69     		ldr	r3, [r7, #16]
 9955 3ac2 23F00A03 		bic	r3, r3, #10
 9956 3ac6 3B61     		str	r3, [r7, #16]
4719:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 9957              		.loc 1 4719 0
 9958 3ac8 3A69     		ldr	r2, [r7, #16]
 9959 3aca BB68     		ldr	r3, [r7, #8]
 9960 3acc 1343     		orrs	r3, r3, r2
 9961 3ace 3B61     		str	r3, [r7, #16]
4720:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4721:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
4722:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 9962              		.loc 1 4722 0
 9963 3ad0 FB68     		ldr	r3, [r7, #12]
 9964 3ad2 7A69     		ldr	r2, [r7, #20]
 9965 3ad4 9A61     		str	r2, [r3, #24]
4723:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 9966              		.loc 1 4723 0
 9967 3ad6 FB68     		ldr	r3, [r7, #12]
 9968 3ad8 3A69     		ldr	r2, [r7, #16]
 9969 3ada 1A62     		str	r2, [r3, #32]
4724:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 9970              		.loc 1 4724 0
 9971 3adc 1C37     		adds	r7, r7, #28
 9972 3ade BD46     		mov	sp, r7
 9973              		@ sp needed
 9974 3ae0 5DF8047B 		ldr	r7, [sp], #4
 9975 3ae4 7047     		bx	lr
 9976              		.cfi_endproc
 9977              	.LFE150:
 9979 3ae6 00BF     		.align	2
 9980              		.thumb
 9981              		.thumb_func
 9983              	TIM_TI1_ConfigInputStage:
 9984              	.LFB151:
4725:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4726:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4727:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI1.
4728:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
4729:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4730:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4731:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4732:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4733:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge
4734:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4735:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4736:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4737:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4738:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
4739:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 9985              		.loc 1 4739 0
 9986              		.cfi_startproc
 9987              		@ args = 0, pretend = 0, frame = 24
 9988              		@ frame_needed = 1, uses_anonymous_args = 0
 9989              		@ link register save eliminated.
 9990 3ae8 80B4     		push	{r7}
 9991              		.cfi_def_cfa_offset 4
 9992              		.cfi_offset 7, -4
 9993 3aea 87B0     		sub	sp, sp, #28
 9994              		.cfi_def_cfa_offset 32
 9995 3aec 00AF     		add	r7, sp, #0
 9996              		.cfi_def_cfa_register 7
 9997 3aee F860     		str	r0, [r7, #12]
 9998 3af0 B960     		str	r1, [r7, #8]
 9999 3af2 7A60     		str	r2, [r7, #4]
4740:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 10000              		.loc 1 4740 0
 10001 3af4 0023     		movs	r3, #0
 10002 3af6 7B61     		str	r3, [r7, #20]
4741:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 10003              		.loc 1 4741 0
 10004 3af8 0023     		movs	r3, #0
 10005 3afa 3B61     		str	r3, [r7, #16]
4742:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4743:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
4744:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 10006              		.loc 1 4744 0
 10007 3afc FB68     		ldr	r3, [r7, #12]
 10008 3afe 1B6A     		ldr	r3, [r3, #32]
 10009 3b00 3B61     		str	r3, [r7, #16]
4745:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 10010              		.loc 1 4745 0
 10011 3b02 FB68     		ldr	r3, [r7, #12]
 10012 3b04 1B6A     		ldr	r3, [r3, #32]
 10013 3b06 23F00102 		bic	r2, r3, #1
 10014 3b0a FB68     		ldr	r3, [r7, #12]
 10015 3b0c 1A62     		str	r2, [r3, #32]
4746:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;    
 10016              		.loc 1 4746 0
 10017 3b0e FB68     		ldr	r3, [r7, #12]
 10018 3b10 9B69     		ldr	r3, [r3, #24]
 10019 3b12 7B61     		str	r3, [r7, #20]
4747:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4748:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4749:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
 10020              		.loc 1 4749 0
 10021 3b14 7B69     		ldr	r3, [r7, #20]
 10022 3b16 23F0F003 		bic	r3, r3, #240
 10023 3b1a 7B61     		str	r3, [r7, #20]
4750:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4);
 10024              		.loc 1 4750 0
 10025 3b1c 7B68     		ldr	r3, [r7, #4]
 10026 3b1e 1B01     		lsls	r3, r3, #4
 10027 3b20 7A69     		ldr	r2, [r7, #20]
 10028 3b22 1343     		orrs	r3, r3, r2
 10029 3b24 7B61     		str	r3, [r7, #20]
4751:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4752:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
4753:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 10030              		.loc 1 4753 0
 10031 3b26 3B69     		ldr	r3, [r7, #16]
 10032 3b28 23F00A03 		bic	r3, r3, #10
 10033 3b2c 3B61     		str	r3, [r7, #16]
4754:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 10034              		.loc 1 4754 0
 10035 3b2e 3A69     		ldr	r2, [r7, #16]
 10036 3b30 BB68     		ldr	r3, [r7, #8]
 10037 3b32 1343     		orrs	r3, r3, r2
 10038 3b34 3B61     		str	r3, [r7, #16]
4755:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4756:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
4757:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 10039              		.loc 1 4757 0
 10040 3b36 FB68     		ldr	r3, [r7, #12]
 10041 3b38 7A69     		ldr	r2, [r7, #20]
 10042 3b3a 9A61     		str	r2, [r3, #24]
4758:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 10043              		.loc 1 4758 0
 10044 3b3c FB68     		ldr	r3, [r7, #12]
 10045 3b3e 3A69     		ldr	r2, [r7, #16]
 10046 3b40 1A62     		str	r2, [r3, #32]
4759:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10047              		.loc 1 4759 0
 10048 3b42 1C37     		adds	r7, r7, #28
 10049 3b44 BD46     		mov	sp, r7
 10050              		@ sp needed
 10051 3b46 5DF8047B 		ldr	r7, [sp], #4
 10052 3b4a 7047     		bx	lr
 10053              		.cfi_endproc
 10054              	.LFE151:
 10056              		.align	2
 10057              		.thumb
 10058              		.thumb_func
 10060              	TIM_TI2_SetConfig:
 10061              	.LFB152:
4760:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4761:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4762:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the TI2 as Input.
4763:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4764:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4765:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4766:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4767:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4768:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
4769:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
4770:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4771:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
4772:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
4773:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
4774:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4775:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4776:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4777:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4778:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
4779:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
4780:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10062              		.loc 1 4780 0
 10063              		.cfi_startproc
 10064              		@ args = 0, pretend = 0, frame = 24
 10065              		@ frame_needed = 1, uses_anonymous_args = 0
 10066              		@ link register save eliminated.
 10067 3b4c 80B4     		push	{r7}
 10068              		.cfi_def_cfa_offset 4
 10069              		.cfi_offset 7, -4
 10070 3b4e 87B0     		sub	sp, sp, #28
 10071              		.cfi_def_cfa_offset 32
 10072 3b50 00AF     		add	r7, sp, #0
 10073              		.cfi_def_cfa_register 7
 10074 3b52 F860     		str	r0, [r7, #12]
 10075 3b54 B960     		str	r1, [r7, #8]
 10076 3b56 7A60     		str	r2, [r7, #4]
 10077 3b58 3B60     		str	r3, [r7]
4781:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 10078              		.loc 1 4781 0
 10079 3b5a 0023     		movs	r3, #0
 10080 3b5c 7B61     		str	r3, [r7, #20]
4782:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 10081              		.loc 1 4782 0
 10082 3b5e 0023     		movs	r3, #0
 10083 3b60 3B61     		str	r3, [r7, #16]
4783:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4784:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
4785:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
 10084              		.loc 1 4785 0
 10085 3b62 FB68     		ldr	r3, [r7, #12]
 10086 3b64 1B6A     		ldr	r3, [r3, #32]
 10087 3b66 23F01002 		bic	r2, r3, #16
 10088 3b6a FB68     		ldr	r3, [r7, #12]
 10089 3b6c 1A62     		str	r2, [r3, #32]
4786:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 10090              		.loc 1 4786 0
 10091 3b6e FB68     		ldr	r3, [r7, #12]
 10092 3b70 9B69     		ldr	r3, [r3, #24]
 10093 3b72 7B61     		str	r3, [r7, #20]
4787:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 10094              		.loc 1 4787 0
 10095 3b74 FB68     		ldr	r3, [r7, #12]
 10096 3b76 1B6A     		ldr	r3, [r3, #32]
 10097 3b78 3B61     		str	r3, [r7, #16]
4788:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4789:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Input */
4790:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_CC2S;
 10098              		.loc 1 4790 0
 10099 3b7a 7B69     		ldr	r3, [r7, #20]
 10100 3b7c 23F44073 		bic	r3, r3, #768
 10101 3b80 7B61     		str	r3, [r7, #20]
4791:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8);
 10102              		.loc 1 4791 0
 10103 3b82 7B68     		ldr	r3, [r7, #4]
 10104 3b84 1B02     		lsls	r3, r3, #8
 10105 3b86 7A69     		ldr	r2, [r7, #20]
 10106 3b88 1343     		orrs	r3, r3, r2
 10107 3b8a 7B61     		str	r3, [r7, #20]
4792:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4793:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4794:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
 10108              		.loc 1 4794 0
 10109 3b8c 7B69     		ldr	r3, [r7, #20]
 10110 3b8e 23F47043 		bic	r3, r3, #61440
 10111 3b92 7B61     		str	r3, [r7, #20]
4795:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12);
 10112              		.loc 1 4795 0
 10113 3b94 3B68     		ldr	r3, [r7]
 10114 3b96 1B03     		lsls	r3, r3, #12
 10115 3b98 7A69     		ldr	r2, [r7, #20]
 10116 3b9a 1343     		orrs	r3, r3, r2
 10117 3b9c 7B61     		str	r3, [r7, #20]
4796:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4797:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
4798:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 10118              		.loc 1 4798 0
 10119 3b9e 3B69     		ldr	r3, [r7, #16]
 10120 3ba0 23F0A003 		bic	r3, r3, #160
 10121 3ba4 3B61     		str	r3, [r7, #16]
4799:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4);
 10122              		.loc 1 4799 0
 10123 3ba6 BB68     		ldr	r3, [r7, #8]
 10124 3ba8 1B01     		lsls	r3, r3, #4
 10125 3baa 3A69     		ldr	r2, [r7, #16]
 10126 3bac 1343     		orrs	r3, r3, r2
 10127 3bae 3B61     		str	r3, [r7, #16]
4800:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4801:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
4802:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 10128              		.loc 1 4802 0
 10129 3bb0 FB68     		ldr	r3, [r7, #12]
 10130 3bb2 7A69     		ldr	r2, [r7, #20]
 10131 3bb4 9A61     		str	r2, [r3, #24]
4803:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 10132              		.loc 1 4803 0
 10133 3bb6 FB68     		ldr	r3, [r7, #12]
 10134 3bb8 3A69     		ldr	r2, [r7, #16]
 10135 3bba 1A62     		str	r2, [r3, #32]
4804:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10136              		.loc 1 4804 0
 10137 3bbc 1C37     		adds	r7, r7, #28
 10138 3bbe BD46     		mov	sp, r7
 10139              		@ sp needed
 10140 3bc0 5DF8047B 		ldr	r7, [sp], #4
 10141 3bc4 7047     		bx	lr
 10142              		.cfi_endproc
 10143              	.LFE152:
 10145 3bc6 00BF     		.align	2
 10146              		.thumb
 10147              		.thumb_func
 10149              	TIM_TI2_ConfigInputStage:
 10150              	.LFB153:
4805:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4806:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4807:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI2.
4808:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
4809:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4810:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4811:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4812:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4813:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge
4814:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4815:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4816:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4817:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4818:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
4819:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10151              		.loc 1 4819 0
 10152              		.cfi_startproc
 10153              		@ args = 0, pretend = 0, frame = 24
 10154              		@ frame_needed = 1, uses_anonymous_args = 0
 10155              		@ link register save eliminated.
 10156 3bc8 80B4     		push	{r7}
 10157              		.cfi_def_cfa_offset 4
 10158              		.cfi_offset 7, -4
 10159 3bca 87B0     		sub	sp, sp, #28
 10160              		.cfi_def_cfa_offset 32
 10161 3bcc 00AF     		add	r7, sp, #0
 10162              		.cfi_def_cfa_register 7
 10163 3bce F860     		str	r0, [r7, #12]
 10164 3bd0 B960     		str	r1, [r7, #8]
 10165 3bd2 7A60     		str	r2, [r7, #4]
4820:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr1 = 0;
 10166              		.loc 1 4820 0
 10167 3bd4 0023     		movs	r3, #0
 10168 3bd6 7B61     		str	r3, [r7, #20]
4821:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 10169              		.loc 1 4821 0
 10170 3bd8 0023     		movs	r3, #0
 10171 3bda 3B61     		str	r3, [r7, #16]
4822:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4823:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
4824:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
 10172              		.loc 1 4824 0
 10173 3bdc FB68     		ldr	r3, [r7, #12]
 10174 3bde 1B6A     		ldr	r3, [r3, #32]
 10175 3be0 23F01002 		bic	r2, r3, #16
 10176 3be4 FB68     		ldr	r3, [r7, #12]
 10177 3be6 1A62     		str	r2, [r3, #32]
4825:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 10178              		.loc 1 4825 0
 10179 3be8 FB68     		ldr	r3, [r7, #12]
 10180 3bea 9B69     		ldr	r3, [r3, #24]
 10181 3bec 7B61     		str	r3, [r7, #20]
4826:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 10182              		.loc 1 4826 0
 10183 3bee FB68     		ldr	r3, [r7, #12]
 10184 3bf0 1B6A     		ldr	r3, [r3, #32]
 10185 3bf2 3B61     		str	r3, [r7, #16]
4827:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4828:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4829:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
 10186              		.loc 1 4829 0
 10187 3bf4 7B69     		ldr	r3, [r7, #20]
 10188 3bf6 23F47043 		bic	r3, r3, #61440
 10189 3bfa 7B61     		str	r3, [r7, #20]
4830:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12);
 10190              		.loc 1 4830 0
 10191 3bfc 7B68     		ldr	r3, [r7, #4]
 10192 3bfe 1B03     		lsls	r3, r3, #12
 10193 3c00 7A69     		ldr	r2, [r7, #20]
 10194 3c02 1343     		orrs	r3, r3, r2
 10195 3c04 7B61     		str	r3, [r7, #20]
4831:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4832:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
4833:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 10196              		.loc 1 4833 0
 10197 3c06 3B69     		ldr	r3, [r7, #16]
 10198 3c08 23F0A003 		bic	r3, r3, #160
 10199 3c0c 3B61     		str	r3, [r7, #16]
4834:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4);
 10200              		.loc 1 4834 0
 10201 3c0e BB68     		ldr	r3, [r7, #8]
 10202 3c10 1B01     		lsls	r3, r3, #4
 10203 3c12 3A69     		ldr	r2, [r7, #16]
 10204 3c14 1343     		orrs	r3, r3, r2
 10205 3c16 3B61     		str	r3, [r7, #16]
4835:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4836:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
4837:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 10206              		.loc 1 4837 0
 10207 3c18 FB68     		ldr	r3, [r7, #12]
 10208 3c1a 7A69     		ldr	r2, [r7, #20]
 10209 3c1c 9A61     		str	r2, [r3, #24]
4838:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 10210              		.loc 1 4838 0
 10211 3c1e FB68     		ldr	r3, [r7, #12]
 10212 3c20 3A69     		ldr	r2, [r7, #16]
 10213 3c22 1A62     		str	r2, [r3, #32]
4839:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10214              		.loc 1 4839 0
 10215 3c24 1C37     		adds	r7, r7, #28
 10216 3c26 BD46     		mov	sp, r7
 10217              		@ sp needed
 10218 3c28 5DF8047B 		ldr	r7, [sp], #4
 10219 3c2c 7047     		bx	lr
 10220              		.cfi_endproc
 10221              	.LFE153:
 10223 3c2e 00BF     		.align	2
 10224              		.thumb
 10225              		.thumb_func
 10227              	TIM_TI3_SetConfig:
 10228              	.LFB154:
4840:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4841:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4842:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the TI3 as Input.
4843:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4844:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4845:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4846:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4847:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4848:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
4849:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
4850:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4851:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
4852:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
4853:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
4854:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4855:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4856:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4857:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4858:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
4859:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
4860:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10229              		.loc 1 4860 0
 10230              		.cfi_startproc
 10231              		@ args = 0, pretend = 0, frame = 24
 10232              		@ frame_needed = 1, uses_anonymous_args = 0
 10233              		@ link register save eliminated.
 10234 3c30 80B4     		push	{r7}
 10235              		.cfi_def_cfa_offset 4
 10236              		.cfi_offset 7, -4
 10237 3c32 87B0     		sub	sp, sp, #28
 10238              		.cfi_def_cfa_offset 32
 10239 3c34 00AF     		add	r7, sp, #0
 10240              		.cfi_def_cfa_register 7
 10241 3c36 F860     		str	r0, [r7, #12]
 10242 3c38 B960     		str	r1, [r7, #8]
 10243 3c3a 7A60     		str	r2, [r7, #4]
 10244 3c3c 3B60     		str	r3, [r7]
4861:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr2 = 0;
 10245              		.loc 1 4861 0
 10246 3c3e 0023     		movs	r3, #0
 10247 3c40 7B61     		str	r3, [r7, #20]
4862:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 10248              		.loc 1 4862 0
 10249 3c42 0023     		movs	r3, #0
 10250 3c44 3B61     		str	r3, [r7, #16]
4863:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4864:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
4865:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
 10251              		.loc 1 4865 0
 10252 3c46 FB68     		ldr	r3, [r7, #12]
 10253 3c48 1B6A     		ldr	r3, [r3, #32]
 10254 3c4a 23F48072 		bic	r2, r3, #256
 10255 3c4e FB68     		ldr	r3, [r7, #12]
 10256 3c50 1A62     		str	r2, [r3, #32]
4866:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 10257              		.loc 1 4866 0
 10258 3c52 FB68     		ldr	r3, [r7, #12]
 10259 3c54 DB69     		ldr	r3, [r3, #28]
 10260 3c56 7B61     		str	r3, [r7, #20]
4867:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 10261              		.loc 1 4867 0
 10262 3c58 FB68     		ldr	r3, [r7, #12]
 10263 3c5a 1B6A     		ldr	r3, [r3, #32]
 10264 3c5c 3B61     		str	r3, [r7, #16]
4868:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4869:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Input */
4870:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC3S;
 10265              		.loc 1 4870 0
 10266 3c5e 7B69     		ldr	r3, [r7, #20]
 10267 3c60 23F00303 		bic	r3, r3, #3
 10268 3c64 7B61     		str	r3, [r7, #20]
4871:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 |= TIM_ICSelection;
 10269              		.loc 1 4871 0
 10270 3c66 7A69     		ldr	r2, [r7, #20]
 10271 3c68 7B68     		ldr	r3, [r7, #4]
 10272 3c6a 1343     		orrs	r3, r3, r2
 10273 3c6c 7B61     		str	r3, [r7, #20]
4872:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4873:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4874:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC3F;
 10274              		.loc 1 4874 0
 10275 3c6e 7B69     		ldr	r3, [r7, #20]
 10276 3c70 23F0F003 		bic	r3, r3, #240
 10277 3c74 7B61     		str	r3, [r7, #20]
4875:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICFilter << 4);
 10278              		.loc 1 4875 0
 10279 3c76 3B68     		ldr	r3, [r7]
 10280 3c78 1B01     		lsls	r3, r3, #4
 10281 3c7a 7A69     		ldr	r2, [r7, #20]
 10282 3c7c 1343     		orrs	r3, r3, r2
 10283 3c7e 7B61     		str	r3, [r7, #20]
4876:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4877:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC3E Bit */
4878:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 10284              		.loc 1 4878 0
 10285 3c80 3B69     		ldr	r3, [r7, #16]
 10286 3c82 23F42063 		bic	r3, r3, #2560
 10287 3c86 3B61     		str	r3, [r7, #16]
4879:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 8);
 10288              		.loc 1 4879 0
 10289 3c88 BB68     		ldr	r3, [r7, #8]
 10290 3c8a 1B02     		lsls	r3, r3, #8
 10291 3c8c 3A69     		ldr	r2, [r7, #16]
 10292 3c8e 1343     		orrs	r3, r3, r2
 10293 3c90 3B61     		str	r3, [r7, #16]
4880:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4881:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
4882:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 10294              		.loc 1 4882 0
 10295 3c92 FB68     		ldr	r3, [r7, #12]
 10296 3c94 7A69     		ldr	r2, [r7, #20]
 10297 3c96 DA61     		str	r2, [r3, #28]
4883:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 10298              		.loc 1 4883 0
 10299 3c98 FB68     		ldr	r3, [r7, #12]
 10300 3c9a 3A69     		ldr	r2, [r7, #16]
 10301 3c9c 1A62     		str	r2, [r3, #32]
4884:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10302              		.loc 1 4884 0
 10303 3c9e 1C37     		adds	r7, r7, #28
 10304 3ca0 BD46     		mov	sp, r7
 10305              		@ sp needed
 10306 3ca2 5DF8047B 		ldr	r7, [sp], #4
 10307 3ca6 7047     		bx	lr
 10308              		.cfi_endproc
 10309              	.LFE154:
 10311              		.align	2
 10312              		.thumb
 10313              		.thumb_func
 10315              	TIM_TI4_SetConfig:
 10316              	.LFB155:
4885:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4886:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4887:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configure the TI4 as Input.
4888:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4889:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
4890:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4891:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Rising
4892:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_Falling
4893:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
4894:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
4895:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4896:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
4897:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
4898:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
4899:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
4900:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
4901:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4902:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4903:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
4904:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
4905:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10317              		.loc 1 4905 0
 10318              		.cfi_startproc
 10319              		@ args = 0, pretend = 0, frame = 24
 10320              		@ frame_needed = 1, uses_anonymous_args = 0
 10321              		@ link register save eliminated.
 10322 3ca8 80B4     		push	{r7}
 10323              		.cfi_def_cfa_offset 4
 10324              		.cfi_offset 7, -4
 10325 3caa 87B0     		sub	sp, sp, #28
 10326              		.cfi_def_cfa_offset 32
 10327 3cac 00AF     		add	r7, sp, #0
 10328              		.cfi_def_cfa_register 7
 10329 3cae F860     		str	r0, [r7, #12]
 10330 3cb0 B960     		str	r1, [r7, #8]
 10331 3cb2 7A60     		str	r2, [r7, #4]
 10332 3cb4 3B60     		str	r3, [r7]
4906:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccmr2 = 0;
 10333              		.loc 1 4906 0
 10334 3cb6 0023     		movs	r3, #0
 10335 3cb8 7B61     		str	r3, [r7, #20]
4907:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpccer = 0;
 10336              		.loc 1 4907 0
 10337 3cba 0023     		movs	r3, #0
 10338 3cbc 3B61     		str	r3, [r7, #16]
4908:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4909:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
4910:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
 10339              		.loc 1 4910 0
 10340 3cbe FB68     		ldr	r3, [r7, #12]
 10341 3cc0 1B6A     		ldr	r3, [r3, #32]
 10342 3cc2 23F48052 		bic	r2, r3, #4096
 10343 3cc6 FB68     		ldr	r3, [r7, #12]
 10344 3cc8 1A62     		str	r2, [r3, #32]
4911:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 10345              		.loc 1 4911 0
 10346 3cca FB68     		ldr	r3, [r7, #12]
 10347 3ccc DB69     		ldr	r3, [r3, #28]
 10348 3cce 7B61     		str	r3, [r7, #20]
4912:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 10349              		.loc 1 4912 0
 10350 3cd0 FB68     		ldr	r3, [r7, #12]
 10351 3cd2 1B6A     		ldr	r3, [r3, #32]
 10352 3cd4 3B61     		str	r3, [r7, #16]
4913:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4914:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Input */
4915:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC4S;
 10353              		.loc 1 4915 0
 10354 3cd6 7B69     		ldr	r3, [r7, #20]
 10355 3cd8 23F44073 		bic	r3, r3, #768
 10356 3cdc 7B61     		str	r3, [r7, #20]
4916:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICSelection << 8);
 10357              		.loc 1 4916 0
 10358 3cde 7B68     		ldr	r3, [r7, #4]
 10359 3ce0 1B02     		lsls	r3, r3, #8
 10360 3ce2 7A69     		ldr	r2, [r7, #20]
 10361 3ce4 1343     		orrs	r3, r3, r2
 10362 3ce6 7B61     		str	r3, [r7, #20]
4917:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4918:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the filter */
4919:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC4F;
 10363              		.loc 1 4919 0
 10364 3ce8 7B69     		ldr	r3, [r7, #20]
 10365 3cea 23F47043 		bic	r3, r3, #61440
 10366 3cee 7B61     		str	r3, [r7, #20]
4920:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICFilter << 12);
 10367              		.loc 1 4920 0
 10368 3cf0 3B68     		ldr	r3, [r7]
 10369 3cf2 1B03     		lsls	r3, r3, #12
 10370 3cf4 7A69     		ldr	r2, [r7, #20]
 10371 3cf6 1343     		orrs	r3, r3, r2
 10372 3cf8 7B61     		str	r3, [r7, #20]
4921:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4922:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Select the Polarity and set the CC4E Bit */
4923:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 10373              		.loc 1 4923 0
 10374 3cfa 3B69     		ldr	r3, [r7, #16]
 10375 3cfc 23F42043 		bic	r3, r3, #40960
 10376 3d00 3B61     		str	r3, [r7, #16]
4924:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 12);
 10377              		.loc 1 4924 0
 10378 3d02 BB68     		ldr	r3, [r7, #8]
 10379 3d04 1B03     		lsls	r3, r3, #12
 10380 3d06 3A69     		ldr	r2, [r7, #16]
 10381 3d08 1343     		orrs	r3, r3, r2
 10382 3d0a 3B61     		str	r3, [r7, #16]
4925:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4926:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
4927:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 10383              		.loc 1 4927 0
 10384 3d0c FB68     		ldr	r3, [r7, #12]
 10385 3d0e 7A69     		ldr	r2, [r7, #20]
 10386 3d10 DA61     		str	r2, [r3, #28]
4928:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER = tmpccer ;
 10387              		.loc 1 4928 0
 10388 3d12 FB68     		ldr	r3, [r7, #12]
 10389 3d14 3A69     		ldr	r2, [r7, #16]
 10390 3d16 1A62     		str	r2, [r3, #32]
4929:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10391              		.loc 1 4929 0
 10392 3d18 1C37     		adds	r7, r7, #28
 10393 3d1a BD46     		mov	sp, r7
 10394              		@ sp needed
 10395 3d1c 5DF8047B 		ldr	r7, [sp], #4
 10396 3d20 7047     		bx	lr
 10397              		.cfi_endproc
 10398              	.LFE155:
 10400 3d22 00BF     		.align	2
 10401              		.thumb
 10402              		.thumb_func
 10404              	TIM_ITRx_SetConfig:
 10405              	.LFB156:
4930:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4931:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4932:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Selects the Input Trigger source
4933:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4934:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  InputTriggerSource: The Input Trigger source.
4935:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4936:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
4937:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
4938:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
4939:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
4940:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
4941:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
4942:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
4943:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
4944:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4945:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4946:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
4947:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10406              		.loc 1 4947 0
 10407              		.cfi_startproc
 10408              		@ args = 0, pretend = 0, frame = 16
 10409              		@ frame_needed = 1, uses_anonymous_args = 0
 10410              		@ link register save eliminated.
 10411 3d24 80B4     		push	{r7}
 10412              		.cfi_def_cfa_offset 4
 10413              		.cfi_offset 7, -4
 10414 3d26 85B0     		sub	sp, sp, #20
 10415              		.cfi_def_cfa_offset 24
 10416 3d28 00AF     		add	r7, sp, #0
 10417              		.cfi_def_cfa_register 7
 10418 3d2a 7860     		str	r0, [r7, #4]
 10419 3d2c 0B46     		mov	r3, r1
 10420 3d2e 7B80     		strh	r3, [r7, #2]	@ movhi
4948:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpsmcr = 0;
 10421              		.loc 1 4948 0
 10422 3d30 0023     		movs	r3, #0
 10423 3d32 FB60     		str	r3, [r7, #12]
4949:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   
4950:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Get the TIMx SMCR register value */
4951:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    tmpsmcr = TIMx->SMCR;
 10424              		.loc 1 4951 0
 10425 3d34 7B68     		ldr	r3, [r7, #4]
 10426 3d36 9B68     		ldr	r3, [r3, #8]
 10427 3d38 FB60     		str	r3, [r7, #12]
4952:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Reset the TS Bits */
4953:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    tmpsmcr &= ~TIM_SMCR_TS;
 10428              		.loc 1 4953 0
 10429 3d3a FB68     		ldr	r3, [r7, #12]
 10430 3d3c 23F07003 		bic	r3, r3, #112
 10431 3d40 FB60     		str	r3, [r7, #12]
4954:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Set the Input Trigger source and the slave mode*/
4955:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 10432              		.loc 1 4955 0
 10433 3d42 7B88     		ldrh	r3, [r7, #2]	@ movhi
 10434 3d44 43F00703 		orr	r3, r3, #7
 10435 3d48 9BB2     		uxth	r3, r3
 10436 3d4a FA68     		ldr	r2, [r7, #12]
 10437 3d4c 1343     		orrs	r3, r3, r2
 10438 3d4e FB60     		str	r3, [r7, #12]
4956:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    /* Write to TIMx SMCR */
4957:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****    TIMx->SMCR = tmpsmcr;
 10439              		.loc 1 4957 0
 10440 3d50 7B68     		ldr	r3, [r7, #4]
 10441 3d52 FA68     		ldr	r2, [r7, #12]
 10442 3d54 9A60     		str	r2, [r3, #8]
4958:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10443              		.loc 1 4958 0
 10444 3d56 1437     		adds	r7, r7, #20
 10445 3d58 BD46     		mov	sp, r7
 10446              		@ sp needed
 10447 3d5a 5DF8047B 		ldr	r7, [sp], #4
 10448 3d5e 7047     		bx	lr
 10449              		.cfi_endproc
 10450              	.LFE156:
 10452              		.align	2
 10453              		.thumb
 10454              		.thumb_func
 10456              	TIM_ETR_SetConfig:
 10457              	.LFB157:
4959:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4960:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
4961:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4962:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
4963:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4964:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV1: ETRP Prescaler OFF.
4965:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
4966:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
4967:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
4968:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
4969:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4970:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
4971:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
4972:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
4973:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
4974:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
4975:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
4976:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
4977:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****                        uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
4978:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10458              		.loc 1 4978 0
 10459              		.cfi_startproc
 10460              		@ args = 0, pretend = 0, frame = 24
 10461              		@ frame_needed = 1, uses_anonymous_args = 0
 10462              		@ link register save eliminated.
 10463 3d60 80B4     		push	{r7}
 10464              		.cfi_def_cfa_offset 4
 10465              		.cfi_offset 7, -4
 10466 3d62 87B0     		sub	sp, sp, #28
 10467              		.cfi_def_cfa_offset 32
 10468 3d64 00AF     		add	r7, sp, #0
 10469              		.cfi_def_cfa_register 7
 10470 3d66 F860     		str	r0, [r7, #12]
 10471 3d68 B960     		str	r1, [r7, #8]
 10472 3d6a 7A60     		str	r2, [r7, #4]
 10473 3d6c 3B60     		str	r3, [r7]
4979:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmpsmcr = 0;
 10474              		.loc 1 4979 0
 10475 3d6e 0023     		movs	r3, #0
 10476 3d70 7B61     		str	r3, [r7, #20]
4980:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4981:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr = TIMx->SMCR;
 10477              		.loc 1 4981 0
 10478 3d72 FB68     		ldr	r3, [r7, #12]
 10479 3d74 9B68     		ldr	r3, [r3, #8]
 10480 3d76 7B61     		str	r3, [r7, #20]
4982:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4983:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the ETR Bits */
4984:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 10481              		.loc 1 4984 0
 10482 3d78 7B69     		ldr	r3, [r7, #20]
 10483 3d7a 23F47F43 		bic	r3, r3, #65280
 10484 3d7e 7B61     		str	r3, [r7, #20]
4985:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4986:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
4987:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 10485              		.loc 1 4987 0
 10486 3d80 3B68     		ldr	r3, [r7]
 10487 3d82 1A02     		lsls	r2, r3, #8
 10488 3d84 7B68     		ldr	r3, [r7, #4]
 10489 3d86 1A43     		orrs	r2, r2, r3
 10490 3d88 BB68     		ldr	r3, [r7, #8]
 10491 3d8a 1343     		orrs	r3, r3, r2
 10492 3d8c 7A69     		ldr	r2, [r7, #20]
 10493 3d8e 1343     		orrs	r3, r3, r2
 10494 3d90 7B61     		str	r3, [r7, #20]
4988:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4989:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Write to TIMx SMCR */
4990:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->SMCR = tmpsmcr;
 10495              		.loc 1 4990 0
 10496 3d92 FB68     		ldr	r3, [r7, #12]
 10497 3d94 7A69     		ldr	r2, [r7, #20]
 10498 3d96 9A60     		str	r2, [r3, #8]
4991:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** } 
 10499              		.loc 1 4991 0
 10500 3d98 1C37     		adds	r7, r7, #28
 10501 3d9a BD46     		mov	sp, r7
 10502              		@ sp needed
 10503 3d9c 5DF8047B 		ldr	r7, [sp], #4
 10504 3da0 7047     		bx	lr
 10505              		.cfi_endproc
 10506              	.LFE157:
 10508 3da2 00BF     		.align	2
 10509              		.global	TIM_CCxChannelCmd
 10510              		.thumb
 10511              		.thumb_func
 10513              	TIM_CCxChannelCmd:
 10514              	.LFB158:
4992:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
4993:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** /**
4994:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
4995:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
4996:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  Channel: specifies the TIM Channel
4997:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be one of the following values:
4998:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
4999:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
5000:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
5001:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
5002:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
5003:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
5004:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   * @retval None
5005:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   */
5006:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
5007:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** {
 10515              		.loc 1 5007 0
 10516              		.cfi_startproc
 10517              		@ args = 0, pretend = 0, frame = 24
 10518              		@ frame_needed = 1, uses_anonymous_args = 0
 10519              		@ link register save eliminated.
 10520 3da4 80B4     		push	{r7}
 10521              		.cfi_def_cfa_offset 4
 10522              		.cfi_offset 7, -4
 10523 3da6 87B0     		sub	sp, sp, #28
 10524              		.cfi_def_cfa_offset 32
 10525 3da8 00AF     		add	r7, sp, #0
 10526              		.cfi_def_cfa_register 7
 10527 3daa F860     		str	r0, [r7, #12]
 10528 3dac B960     		str	r1, [r7, #8]
 10529 3dae 7A60     		str	r2, [r7, #4]
5008:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   uint32_t tmp = 0;
 10530              		.loc 1 5008 0
 10531 3db0 0023     		movs	r3, #0
 10532 3db2 7B61     		str	r3, [r7, #20]
5009:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
5010:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Check the parameters */
5011:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
5012:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
5013:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
5014:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   tmp = TIM_CCER_CC1E << Channel;
 10533              		.loc 1 5014 0
 10534 3db4 BB68     		ldr	r3, [r7, #8]
 10535 3db6 0122     		movs	r2, #1
 10536 3db8 02FA03F3 		lsl	r3, r2, r3
 10537 3dbc 7B61     		str	r3, [r7, #20]
5015:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
5016:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Reset the CCxE Bit */
5017:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER &= ~tmp;
 10538              		.loc 1 5017 0
 10539 3dbe FB68     		ldr	r3, [r7, #12]
 10540 3dc0 1A6A     		ldr	r2, [r3, #32]
 10541 3dc2 7B69     		ldr	r3, [r7, #20]
 10542 3dc4 DB43     		mvns	r3, r3
 10543 3dc6 1A40     		ands	r2, r2, r3
 10544 3dc8 FB68     		ldr	r3, [r7, #12]
 10545 3dca 1A62     		str	r2, [r3, #32]
5018:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** 
5019:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   /* Set or reset the CCxE Bit */ 
5020:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c ****   TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 10546              		.loc 1 5020 0
 10547 3dcc FB68     		ldr	r3, [r7, #12]
 10548 3dce 1A6A     		ldr	r2, [r3, #32]
 10549 3dd0 BB68     		ldr	r3, [r7, #8]
 10550 3dd2 7968     		ldr	r1, [r7, #4]
 10551 3dd4 01FA03F3 		lsl	r3, r1, r3
 10552 3dd8 1A43     		orrs	r2, r2, r3
 10553 3dda FB68     		ldr	r3, [r7, #12]
 10554 3ddc 1A62     		str	r2, [r3, #32]
5021:../STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_tim.c **** }
 10555              		.loc 1 5021 0
 10556 3dde 1C37     		adds	r7, r7, #28
 10557 3de0 BD46     		mov	sp, r7
 10558              		@ sp needed
 10559 3de2 5DF8047B 		ldr	r7, [sp], #4
 10560 3de6 7047     		bx	lr
 10561              		.cfi_endproc
 10562              	.LFE158:
 10564              	.Letext0:
 10565              		.file 2 "c:\\program files (x86)\\codesourcery\\arm-none-eabi\\include\\stdint.h"
 10566              		.file 3 "D:\\workspace\\console800480\\system/stm32f217xx.h"
 10567              		.file 4 "D:\\workspace\\console800480\\system/stm32f2xx.h"
 10568              		.file 5 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_def.h"
 10569              		.file 6 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_dma.h"
 10570              		.file 7 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_tim.h"
 10571              		.file 8 "D:\\workspace\\console800480\\system/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f2xx_hal_tim.c
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:18     .text:00000000 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:23     .text:00000000 HAL_TIM_Base_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:160    .text:000000b0 HAL_TIM_Base_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9007   .text:000034d8 TIM_Base_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:90     .text:00000050 HAL_TIM_Base_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:189    .text:000000c4 HAL_TIM_Base_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:218    .text:000000d8 HAL_TIM_Base_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:266    .text:00000110 HAL_TIM_Base_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:330    .text:00000168 HAL_TIM_Base_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:378    .text:000001a0 HAL_TIM_Base_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:442    .text:000001f8 HAL_TIM_Base_Start_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8930   .text:00003490 TIM_DMAPeriodElapsedCplt
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8814   .text:00003424 HAL_TIM_DMAError
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:548    .text:00000294 HAL_TIM_Base_Stop_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:616    .text:000002f4 HAL_TIM_OC_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:752    .text:000003a4 HAL_TIM_OC_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:682    .text:00000344 HAL_TIM_OC_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:781    .text:000003b8 HAL_TIM_OC_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:810    .text:000003cc HAL_TIM_OC_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10513  .text:00003da4 TIM_CCxChannelCmd
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:891    .text:00000438 HAL_TIM_OC_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1003   .text:000004e4 HAL_TIM_OC_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1027   .text:000004fc $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1042   .text:00000530 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1153   .text:000005dc HAL_TIM_OC_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1177   .text:000005f4 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1192   .text:00000628 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1334   .text:00000714 HAL_TIM_OC_Start_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1393   .text:00000764 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1408   .text:00000798 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8853   .text:00003448 HAL_TIM_DMADelayPulseCplt
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1608   .text:00000904 HAL_TIM_OC_Stop_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1632   .text:0000091c $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1647   .text:00000950 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1793   .text:00000a44 HAL_TIM_PWM_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1929   .text:00000af4 HAL_TIM_PWM_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1859   .text:00000a94 HAL_TIM_PWM_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1958   .text:00000b08 HAL_TIM_PWM_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:1987   .text:00000b1c HAL_TIM_PWM_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2068   .text:00000b88 HAL_TIM_PWM_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2184   .text:00000c3c HAL_TIM_PWM_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2208   .text:00000c54 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2223   .text:00000c88 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2334   .text:00000d34 HAL_TIM_PWM_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2358   .text:00000d4c $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2373   .text:00000d80 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2515   .text:00000e6c HAL_TIM_PWM_Start_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2574   .text:00000ebc $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2589   .text:00000ef0 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2789   .text:0000105c HAL_TIM_PWM_Stop_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2813   .text:00001074 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2828   .text:000010a8 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:2974   .text:0000119c HAL_TIM_IC_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3110   .text:0000124c HAL_TIM_IC_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3040   .text:000011ec HAL_TIM_IC_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3139   .text:00001260 HAL_TIM_IC_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3168   .text:00001274 HAL_TIM_IC_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3215   .text:000012a8 HAL_TIM_IC_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3278   .text:000012fc HAL_TIM_IC_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3302   .text:00001314 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3317   .text:00001348 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3394   .text:000013bc HAL_TIM_IC_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3418   .text:000013d4 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3433   .text:00001408 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3526   .text:0000149c HAL_TIM_IC_Start_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3585   .text:000014ec $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3600   .text:00001520 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8892   .text:0000346c HAL_TIM_DMACaptureCplt
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3766   .text:00001654 HAL_TIM_IC_Stop_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3790   .text:0000166c $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3805   .text:000016a0 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3902   .text:0000173c HAL_TIM_OnePulse_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4056   .text:0000180c HAL_TIM_OnePulse_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:3986   .text:000017ac HAL_TIM_OnePulse_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4085   .text:00001820 HAL_TIM_OnePulse_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4114   .text:00001834 HAL_TIM_OnePulse_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4194   .text:0000189c HAL_TIM_OnePulse_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4313   .text:00001954 HAL_TIM_OnePulse_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4409   .text:000019dc HAL_TIM_OnePulse_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4544   .text:00001ab4 HAL_TIM_Encoder_Init
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4798   .text:00001c38 HAL_TIM_Encoder_MspInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4728   .text:00001bd8 HAL_TIM_Encoder_DeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4827   .text:00001c4c HAL_TIM_Encoder_MspDeInit
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4856   .text:00001c60 HAL_TIM_Encoder_Start
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:4941   .text:00001cd0 HAL_TIM_Encoder_Stop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:5042   .text:00001d60 HAL_TIM_Encoder_Start_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:5159   .text:00001e10 HAL_TIM_Encoder_Stop_IT
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:5292   .text:00001ee4 HAL_TIM_Encoder_Start_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:5557   .text:000020b4 HAL_TIM_Encoder_Stop_DMA
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:5690   .text:00002188 HAL_TIM_IRQHandler
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8494   .text:0000332c HAL_TIM_IC_CaptureCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8465   .text:00003318 HAL_TIM_OC_DelayElapsedCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8523   .text:00003340 HAL_TIM_PWM_PulseFinishedCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8436   .text:00003304 HAL_TIM_PeriodElapsedCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8552   .text:00003354 HAL_TIM_TriggerCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6022   .text:000023c8 HAL_TIM_OC_ConfigChannel
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6064   .text:00002400 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6079   .text:00002434 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9224   .text:00003664 TIM_OC1_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9380   .text:0000374c TIM_OC2_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9540   .text:0000383c TIM_OC3_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9699   .text:0000392c TIM_OC4_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6142   .text:00002488 HAL_TIM_IC_ConfigChannel
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9834   .text:000039ec TIM_TI1_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10060  .text:00003b4c TIM_TI2_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10227  .text:00003c30 TIM_TI3_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10315  .text:00003ca8 TIM_TI4_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6334   .text:000025c0 HAL_TIM_PWM_ConfigChannel
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6376   .text:000025f8 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6391   .text:0000262c $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6560   .text:0000274c HAL_TIM_OnePulse_ConfigChannel
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:6797   .text:000028cc HAL_TIM_DMABurst_WriteStart
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8968   .text:000034b4 TIM_DMATriggerCplt
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7099   .text:00002af0 HAL_TIM_DMABurst_WriteStop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7142   .text:00002b1c HAL_TIM_DMABurst_ReadStart
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7444   .text:00002d40 HAL_TIM_DMABurst_ReadStop
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7487   .text:00002d6c HAL_TIM_GenerateEvent
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7551   .text:00002dbc HAL_TIM_ConfigOCrefClear
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10456  .text:00003d60 TIM_ETR_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7609   .text:00002e10 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7624   .text:00002e44 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:7759   .text:00002f10 HAL_TIM_ConfigClockSource
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:9983   .text:00003ae8 TIM_TI1_ConfigInputStage
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10404  .text:00003d24 TIM_ITRx_SetConfig
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:10149  .text:00003bc8 TIM_TI2_ConfigInputStage
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8041   .text:000030d4 HAL_TIM_ConfigTI1Input
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8096   .text:00003110 HAL_TIM_SlaveConfigSynchronization
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8325   .text:00003260 HAL_TIM_ReadCapturedValue
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8365   .text:00003290 $d
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8380   .text:000032c4 $t
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8581   .text:00003368 HAL_TIM_ErrorCallback
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8610   .text:0000337c HAL_TIM_Base_GetState
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8644   .text:00003398 HAL_TIM_OC_GetState
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8678   .text:000033b4 HAL_TIM_PWM_GetState
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8712   .text:000033d0 HAL_TIM_IC_GetState
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8746   .text:000033ec HAL_TIM_OnePulse_GetState
C:\Users\sagok\AppData\Local\Temp\cc9BEJAV.s:8780   .text:00003408 HAL_TIM_Encoder_GetState
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.7f551ac7fcad8b79b9df4bfdaa536673
                           .group:00000000 wm4.stm32f2xx_hal_conf.h.40.007126baefb9f966c36646edbf8040d2
                           .group:00000000 wm4.stm32f2xx.h.57.5ec1581efc43612c411d33a8686e9ec7
                           .group:00000000 wm4.stm32f217xx.h.52.9c940d76d00294b78837dc334c172fdd
                           .group:00000000 wm4.core_cm3.h.32.49180ccb4d36cabd2d7016d2a51d91ae
                           .group:00000000 wm4.newlib.h.8.384a112feabb3bef7b573ae48cde2e3b
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4.config.h.183.aa62afef667fb61d15fa64c48beb2f14
                           .group:00000000 wm4._ansi.h.23.5644b60c990a4800b02a6e654e88f93a
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm3.h.130.63ab2348a6eed0fdb318040d970b676c
                           .group:00000000 wm4.stm32f217xx.h.978.a5c681952b2f704a0e7f2ba21d08adf5
                           .group:00000000 wm4.stm32f2xx.h.142.bc2155a1f7498bab16371e38413a9e41
                           .group:00000000 wm4.stm32f2xx_hal_def.h.74.8ad2dc8aa82c4fd02e5aeaae592641ba
                           .group:00000000 wm4.stm32f2xx_hal_rcc.h.142.ec0f91cc6576a6acebd17e6dd85829ae
                           .group:00000000 wm4.stm32f2xx_hal_rcc_ex.h.40.0829033e864455c6bdd0db01f8ba5a50
                           .group:00000000 wm4.stm32f2xx_hal_gpio.h.40.ba64e0bb94d9a68835f80159f39a86f1
                           .group:00000000 wm4.stm32f2xx_hal_gpio_ex.h.40.24e547fd402281923f446b510381083f
                           .group:00000000 wm4.stm32f2xx_hal_dma.h.40.5d9732ace2a21a4526ce8f0c52428fff
                           .group:00000000 wm4.stm32f2xx_hal_cortex.h.40.e10263d2ec5d4fa79b4180ce1a38aff1
                           .group:00000000 wm4.stm32f2xx_hal_adc.h.40.89ac8b78113cac4cf63847587daabac9
                           .group:00000000 wm4.stm32f2xx_hal_adc_ex.h.40.7de68ed256ef25526ee31cc017f2c291
                           .group:00000000 wm4.stm32f2xx_hal_flash.h.40.c3171719ce015e9cff20c795e44e886d
                           .group:00000000 wm4.stm32f2xx_hal_flash_ex.h.40.7389508bd24a0aeb077bde0c9fb651eb
                           .group:00000000 wm4.stm32f2xx_ll_fsmc.h.40.c1c32f2e1862f4dd342bd9b80fb895bb
                           .group:00000000 wm4.stm32f2xx_hal_pwr.h.40.812df32e5c31b609a128e9db0eb4cbd0
                           .group:00000000 wm4.stm32f2xx_hal_rtc.h.40.850fda5fe2cce8797446913dee18382f
                           .group:00000000 wm4.stm32f2xx_hal_rtc_ex.h.40.f3e0c408e3bf4e8a0352d7ec9a18a822
                           .group:00000000 wm4.stm32f2xx_ll_sdmmc.h.40.3719ab487c4b77401c572f459adf6eb7
                           .group:00000000 wm4.stm32f2xx_hal_sd.h.58.760215394dcc316161a6482c0af9b866
                           .group:00000000 wm4.stm32f2xx_hal_spi.h.40.7984243dbaba8b21c6392998a47e6987
                           .group:00000000 wm4.stm32f2xx_hal_tim.h.40.d79172f25d0e9a15dc346aba8515bdd6
                           .group:00000000 wm4.stm32f2xx_hal_tim_ex.h.40.361f280a7a3f60b4b238bb99ca728d83
                           .group:00000000 wm4.stm32f2xx_hal_uart.h.40.d74def561ae6f78f40f477c8426ecbef
                           .group:00000000 wm4.stm32f2xx_ll_usb.h.40.9b0206a05bc6ce3bec1648b51f22cb81
                           .group:00000000 wm4.stm32f2xx_hal_pcd.h.99.11faba414c39e357b2f23364912d0605
                           .group:00000000 wm4.stm32f2xx_hal_hcd.h.40.44ee5e972983ae0139ddbacdc75c44ef
                           .group:00000000 wm4.stm32f2xx_hal.h.64.ed79ee83e52b151b3c365392b398f866

UNDEFINED SYMBOLS
HAL_DMA_Start_IT
HAL_TIMEx_BreakCallback
HAL_TIMEx_CommutationCallback
HAL_TIMEx_DMACommutationCplt
