
---------- Begin Simulation Statistics ----------
final_tick                               239444494000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72274                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    72540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3948.40                       # Real time elapsed on the host
host_tick_rate                               60643388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285367252                       # Number of instructions simulated
sim_ops                                     286416668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.239444                       # Number of seconds simulated
sim_ticks                                239444494000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.554097                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               58687151                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            68596541                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13127780                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         64294091                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4726310                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4736903                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10593                       # Number of indirect misses.
system.cpu0.branchPred.lookups               79283530                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6711                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262444                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7075565                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37553696                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1143334                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      138817671                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243882427                       # Number of instructions committed
system.cpu0.commit.committedOps             244144839                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    457449855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.533708                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.013712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    318561465     69.64%     69.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73153967     15.99%     85.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41899676      9.16%     94.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17044606      3.73%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2626041      0.57%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2310726      0.51%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       117044      0.03%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       592996      0.13%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1143334      0.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    457449855                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7440937                       # Number of function calls committed.
system.cpu0.commit.int_insts                232003000                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23479177                       # Number of loads committed
system.cpu0.commit.membars                     524887                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524896      0.21%      0.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184478302     75.56%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23479455      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9396465      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244144839                       # Class of committed instruction
system.cpu0.commit.refs                      33138115                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243882427                       # Number of Instructions Simulated
system.cpu0.committedOps                    244144839                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.963347                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.963347                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165800070                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6052992                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            51183358                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             414030571                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                76016343                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                222928003                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7076294                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12306665                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5736963                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   79283530                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 57105959                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    398879899                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               475024                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     470092993                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26257024                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.165579                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          65548974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63413461                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.981762                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         477557673                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.984919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.282875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               214748896     44.97%     44.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               153996566     32.25%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59953509     12.55%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23601472      4.94%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9263712      1.94%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7386756      1.55%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8596703      1.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1706      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8353      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           477557673                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 58769485                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18382900                       # number of floating regfile writes
system.cpu0.idleCycles                        1268063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7809596                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                55506946                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.733443                       # Inst execution rate
system.cpu0.iew.exec_refs                    52474214                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13134347                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151571009                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             40760744                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263208                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1866005                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16310787                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          382960227                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             39339867                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6844083                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            351191200                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                792844                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               485146                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7076294                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2407119                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        24876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1457031                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7723                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1207                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          284                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17281567                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6651849                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1207                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       318189                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7491407                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269717622                       # num instructions consuming a value
system.cpu0.iew.wb_count                    348813057                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819517                       # average fanout of values written-back
system.cpu0.iew.wb_producers                221038116                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.728476                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     349267755                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               402054722                       # number of integer regfile reads
system.cpu0.int_regfile_writes              267350759                       # number of integer regfile writes
system.cpu0.ipc                              0.509334                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509334                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525039      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            270094709     75.44%     75.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18561      0.01%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33046      0.01%     75.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8870823      2.48%     78.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           16086035      4.49%     82.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4812216      1.34%     83.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4433054      1.24%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39702930     11.09%     96.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13135006      3.67%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323827      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             358035284                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34526231                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           69052224                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     34468864                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          44436481                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2205290                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006159                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2084665     94.53%     94.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8427      0.38%     94.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  15137      0.69%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   10      0.00%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  180      0.01%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   42      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90994      4.13%     99.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5829      0.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             325189304                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1128454724                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    314344193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        477339840                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 382172002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                358035284                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788225                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      138815384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1673418                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           437                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41341623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    477557673                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.749722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.155510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          271435847     56.84%     56.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          119780527     25.08%     81.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54015807     11.31%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14097325      2.95%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9086438      1.90%     98.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5246863      1.10%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2317824      0.49%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1172179      0.25%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             404863      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      477557673                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.747736                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2312007                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          786466                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            40760744                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16310787                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               51883941                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       478825736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       63254                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159205061                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200390107                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4845465                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                89249595                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                841230                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                41069                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            527687546                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             401009670                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          325120377                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                214386724                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                488053                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7076294                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7619707                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124730265                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         60484215                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       467203331                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         20292                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               542                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11060478                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           541                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   839267237                       # The number of ROB reads
system.cpu0.rob.rob_writes                  786034124                       # The number of ROB writes
system.cpu0.timesIdled                          16142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  140                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.430685                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3717454                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3855053                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           646084                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4920499                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43861                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          51708                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7847                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5982129                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4761                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262264                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           616994                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3416858                       # Number of branches committed
system.cpu1.commit.bw_lim_events                84250                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787051                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5754712                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14287002                       # Number of instructions committed
system.cpu1.commit.committedOps              14549339                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116576652                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.124805                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.571123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    108988908     93.49%     93.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3975361      3.41%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1499638      1.29%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1410980      1.21%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       466991      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114507      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24856      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11161      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        84250      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116576652                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60420                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13497585                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3735918                       # Number of loads committed
system.cpu1.commit.membars                     524559                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524559      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8706061     59.84%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3998176     27.48%     90.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1319851      9.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14549339                       # Class of committed instruction
system.cpu1.commit.refs                       5318051                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14287002                       # Number of Instructions Simulated
system.cpu1.committedOps                     14549339                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.272883                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.272883                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100709743                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29616                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3436571                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22717432                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3662750                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11844118                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                617397                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                53439                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               790388                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5982129                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2817802                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113795949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               188990                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23784721                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1292974                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050613                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3181938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3761315                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201233                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117624396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.596693                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               101018092     85.88%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11741332      9.98%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3243354      2.76%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  975579      0.83%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  411560      0.35%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  174246      0.15%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52779      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1175      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6279      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117624396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         570295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              641407                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4091680                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153817                       # Inst execution rate
system.cpu1.iew.exec_refs                     6378909                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1955722                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               94302044                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4954448                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262740                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           569004                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2313218                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20301853                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4423187                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           772196                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18180394                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                396700                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               255494                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                617397                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1014049                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152762                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6447                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          872                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          399                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1218530                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       731085                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           872                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       297770                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        343637                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8580028                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17781816                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.773726                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6638587                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150445                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17803904                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22834732                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11530743                       # number of integer regfile writes
system.cpu1.ipc                              0.120877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524636      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11769491     62.10%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 648      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4884308     25.77%     90.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1773435      9.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18952590                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     135266                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007137                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  45542     33.67%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84702     62.62%     96.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5016      3.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18563172                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155711783                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17781786                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26054751                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19514508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18952590                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787345                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5752513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            47031                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           294                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2990803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117624396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.161128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.546781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104898114     89.18%     89.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8757703      7.45%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2475983      2.10%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             969955      0.82%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386502      0.33%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57689      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              58280      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12437      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7733      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117624396                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160351                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2266744                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          748757                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4954448                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2313218                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     77                       # number of misc regfile reads
system.cpu1.numCycles                       118194691                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   360686787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98306173                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9317902                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1965857                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4336762                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                199589                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1264                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27944057                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21822880                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13724797                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11812847                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                251245                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                617397                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2542104                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4406895                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27944039                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9113                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               306                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3358120                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           304                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136796037                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41656766                       # The number of ROB writes
system.cpu1.timesIdled                           8251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.548219                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3469098                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3669131                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           610550                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4620064                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             43650                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          51660                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8010                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5582385                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4533                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262269                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           579486                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3213543                       # Number of branches committed
system.cpu2.commit.bw_lim_events                79418                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5305042                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13647572                       # Number of instructions committed
system.cpu2.commit.committedOps              13909908                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    115252063                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.120691                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.562212                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    108005452     93.71%     93.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3793573      3.29%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1427801      1.24%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1348539      1.17%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       451338      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112098      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        22978      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10866      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        79418      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    115252063                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59002                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12907861                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3588236                       # Number of loads committed
system.cpu2.commit.membars                     524554                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524554      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8281468     59.54%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3850499     27.68%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1252695      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13909908                       # Class of committed instruction
system.cpu2.commit.refs                       5103218                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13647572                       # Number of Instructions Simulated
system.cpu2.committedOps                     13909908                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.559580                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.559580                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100478881                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31752                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3208883                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21488423                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3417548                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10976544                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                579874                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                55615                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               771707                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5582385                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2606846                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112643920                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               174288                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22477643                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1221876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047787                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2969648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3512748                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192417                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         116224554                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195659                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.592095                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100714585     86.66%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10823629      9.31%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3132386      2.70%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  929414      0.80%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  334519      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229153      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   52932      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1167      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6769      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           116224554                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         592931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              603099                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3829387                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.147826                       # Inst execution rate
system.cpu2.iew.exec_refs                     6103908                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1866507                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93696686                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4704789                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262759                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           535715                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2188696                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19213206                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4237401                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           716483                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17268624                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                101989                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               236594                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                579874                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               745392                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145216                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6185                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          843                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          327                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1116553                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       673714                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           843                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       278092                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        325007                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8232283                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16891499                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.780733                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6427219                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.144597                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16910343                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21725337                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10988381                       # number of integer regfile writes
system.cpu2.ipc                              0.116828                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.116828                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524637      2.92%      2.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11102940     61.73%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 654      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4678225     26.01%     90.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1678584      9.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17985107                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     131682                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007322                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  46256     35.13%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     35.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81336     61.77%     96.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4084      3.10%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17592109                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152369921                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16891469                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24516880                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18425827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17985107                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787379                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5303297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            43551                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2734879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    116224554                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.154744                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.538484                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          104196641     89.65%     89.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8245147      7.09%     96.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2351794      2.02%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             922765      0.79%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             377546      0.32%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              53089      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              58147      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11834      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7591      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      116224554                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.153959                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2158830                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          694556                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4704789                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2188696                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu2.numCycles                       116817485                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   362064241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               97945475                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8948247                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2169513                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3993906                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                173536                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  788                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26455477                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20645431                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13043082                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10893067                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                201509                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                579874                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2803964                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4094835                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26455459                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8268                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               305                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3921746                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           300                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   134387137                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39403385                       # The number of ROB writes
system.cpu2.timesIdled                           8513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.650557                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3425044                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3618620                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           596360                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4548577                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41741                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          48930                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7189                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5486377                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4536                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262264                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           568848                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3183545                       # Number of branches committed
system.cpu3.commit.bw_lim_events                77661                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787046                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5140772                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13550251                       # Number of instructions committed
system.cpu3.commit.committedOps              13812582                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114788696                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120331                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.561007                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107585515     93.72%     93.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3776485      3.29%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1416761      1.23%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1339060      1.17%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       446722      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112645      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        22935      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10912      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        77661      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114788696                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58931                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12818332                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3569542                       # Number of loads committed
system.cpu3.commit.membars                     524552                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524552      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8216847     59.49%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3831800     27.74%     91.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1238691      8.97%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13812582                       # Class of committed instruction
system.cpu3.commit.refs                       5070515                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13550251                       # Number of Instructions Simulated
system.cpu3.committedOps                     13812582                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.585209                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.585209                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100260683                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                27994                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3169651                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21188529                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3336171                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10800028                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                569242                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                50139                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               768267                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5486377                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2550973                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    112229607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               169030                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22130315                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1193508                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047161                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2908029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3466785                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190235                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115734391                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193486                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.590212                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100485753     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10643159      9.20%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3048047      2.63%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  941630      0.81%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  326415      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  227954      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53497      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1102      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6834      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115734391                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         597350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              590895                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3770442                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.146561                       # Inst execution rate
system.cpu3.iew.exec_refs                     6041257                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1846334                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93457102                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4659414                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262744                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           524857                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2162306                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18951452                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4194923                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           700664                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17049743                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108754                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               226093                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                569242                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               740635                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          143844                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5960                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          884                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1089872                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       661333                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           884                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       271408                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        319487                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8138570                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16682008                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781966                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6364086                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143400                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16700557                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21457348                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10857305                       # number of integer regfile writes
system.cpu3.ipc                              0.116479                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116479                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524634      2.96%      2.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10935526     61.61%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 647      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4632559     26.10%     90.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1656969      9.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17750407                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     126888                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007148                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  41553     32.75%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81359     64.12%     96.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3970      3.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17352613                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151403118                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16681978                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24090707                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18164114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17750407                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787338                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5138869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            41115                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           292                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2673868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115734391                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153372                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.535545                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103860488     89.74%     89.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8130881      7.03%     96.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2330080      2.01%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             912879      0.79%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377473      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51295      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              52019      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11960      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7316      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115734391                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.152584                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2145196                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          684455                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4659414                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2162306                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu3.numCycles                       116331741                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   362549619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97698934                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8894902                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2173570                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3927114                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                169210                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1809                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26101866                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20364174                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12869901                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10743501                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                229488                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                569242                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2785340                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3974999                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26101848                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         10260                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               316                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3832158                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           312                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133663908                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38853256                       # The number of ROB writes
system.cpu3.timesIdled                           8478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2971686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5833011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       292844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       108433                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1851497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7577212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1959930                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1552463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1968946                       # Transaction distribution
system.membus.trans_dist::CleanEvict           892197                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              408                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            209                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1418755                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1418741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1552463                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8804215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8804215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    316169600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               316169600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2971868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2971868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2971868                       # Request fanout histogram
system.membus.respLayer1.occupancy        15758532750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14491943001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3763632989.583333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   25699974202.659489                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47     97.92%     97.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 178102562000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58790110500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 180654383500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2593917                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2593917                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2593917                       # number of overall hits
system.cpu2.icache.overall_hits::total        2593917                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12929                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12929                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12929                       # number of overall misses
system.cpu2.icache.overall_misses::total        12929                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    655517000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    655517000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    655517000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    655517000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2606846                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2606846                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2606846                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2606846                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004960                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004960                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004960                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004960                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 50701.291670                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50701.291670                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 50701.291670                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50701.291670                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9774                       # number of writebacks
system.cpu2.icache.writebacks::total             9774                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3123                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3123                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3123                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3123                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9806                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9806                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    495347000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    495347000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    495347000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    495347000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003762                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003762                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003762                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003762                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 50514.684887                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50514.684887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 50514.684887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50514.684887                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9774                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2593917                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2593917                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    655517000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    655517000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2606846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2606846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004960                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004960                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 50701.291670                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50701.291670                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3123                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3123                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    495347000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    495347000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 50514.684887                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50514.684887                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.204803                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2508131                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9774                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           256.612543                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        381406000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.204803                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975150                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975150                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5223498                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5223498                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4590371                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4590371                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4590371                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4590371                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       689248                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        689248                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       689248                       # number of overall misses
system.cpu2.dcache.overall_misses::total       689248                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  63447773984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  63447773984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  63447773984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  63447773984                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5279619                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5279619                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5279619                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5279619                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.130549                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.130549                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.130549                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.130549                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92053.620734                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92053.620734                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92053.620734                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92053.620734                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       771841                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       479029                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10508                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3245                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.452703                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   147.620647                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       553769                       # number of writebacks
system.cpu2.dcache.writebacks::total           553769                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       353012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       353012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       353012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       353012                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336236                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336236                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31852102456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31852102456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31852102456                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31852102456                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063686                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063686                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063686                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063686                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 94731.386455                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94731.386455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 94731.386455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94731.386455                       # average overall mshr miss latency
system.cpu2.dcache.replacements                553769                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3547835                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3547835                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       479218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       479218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  41949280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41949280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4027053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4027053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87536.945607                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87536.945607                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       284652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       284652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16464452000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16464452000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84621.424093                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84621.424093                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1042536                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1042536                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       210030                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210030                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21498493984                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21498493984                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1252566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1252566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.167680                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.167680                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102359.158139                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102359.158139                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        68360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        68360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141670                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141670                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15387650456                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15387650456                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113104                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113104                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108616.153427                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108616.153427                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1202500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1202500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20041.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20041.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           24                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.123077                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.123077                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5270.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5270.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       402500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       402500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462687                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462687                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6491.935484                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6491.935484                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       346500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       346500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.462687                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.462687                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5588.709677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5588.709677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        43500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        43500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9188                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9188                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253081                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253081                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23529423000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23529423000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262269                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262269                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.964967                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.964967                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92971.906228                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92971.906228                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253081                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253081                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23276342000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23276342000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.964967                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.964967                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91971.906228                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91971.906228                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.651255                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5188900                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589231                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.806224                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        381417500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.651255                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.989102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11673693                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11673693                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4019775733.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   26541685702.704590                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 178103403000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58554586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 180889908000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2538495                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2538495                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2538495                       # number of overall hits
system.cpu3.icache.overall_hits::total        2538495                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12478                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12478                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12478                       # number of overall misses
system.cpu3.icache.overall_misses::total        12478                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    642964000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    642964000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    642964000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    642964000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2550973                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2550973                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2550973                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2550973                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004891                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004891                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004891                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004891                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51527.808944                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51527.808944                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51527.808944                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51527.808944                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9673                       # number of writebacks
system.cpu3.icache.writebacks::total             9673                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2773                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2773                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9705                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9705                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9705                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9705                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    498728000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    498728000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    498728000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    498728000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003804                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003804                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003804                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003804                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51388.768676                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51388.768676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51388.768676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51388.768676                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9673                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2538495                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2538495                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12478                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12478                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    642964000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    642964000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2550973                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2550973                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004891                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004891                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51527.808944                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51527.808944                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2773                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2773                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9705                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9705                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    498728000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    498728000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51388.768676                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51388.768676                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.947841                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2494549                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9673                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           257.887832                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        388752000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.947841                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998370                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998370                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5111651                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5111651                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4558194                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4558194                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4558194                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4558194                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       671120                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        671120                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       671120                       # number of overall misses
system.cpu3.dcache.overall_misses::total       671120                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61173591409                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61173591409                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61173591409                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61173591409                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5229314                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5229314                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5229314                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5229314                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.128338                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.128338                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.128338                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.128338                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91151.495126                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91151.495126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91151.495126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91151.495126                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       757824                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       212117                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10603                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1491                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.472602                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   142.264923                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554302                       # number of writebacks
system.cpu3.dcache.writebacks::total           554302                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       334869                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       334869                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       334869                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       334869                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336251                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336251                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31695496492                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31695496492                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31695496492                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31695496492                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064301                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064301                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064301                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064301                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94261.419273                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94261.419273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94261.419273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94261.419273                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554302                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3529151                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3529151                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       461602                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       461602                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  39677810500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39677810500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3990753                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3990753                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.115668                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115668                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85956.756037                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85956.756037                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       267027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       267027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194575                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194575                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16338424500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16338424500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048756                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048756                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83969.803418                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83969.803418                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1029043                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1029043                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       209518                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       209518                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21495780909                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21495780909                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1238561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1238561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169162                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169162                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102596.344510                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102596.344510                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        67842                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        67842                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141676                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141676                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15357071992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15357071992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114388                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114388                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108395.719755                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108395.719755                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          143                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           59                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1142500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1142500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.292079                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.292079                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19364.406780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19364.406780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.143564                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.143564                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4344.827586                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4344.827586                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           62                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       455000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       455000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.459259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.459259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7338.709677                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7338.709677                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       400000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       400000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451852                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451852                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6557.377049                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6557.377049                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        76000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        76000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9108                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9108                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253156                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253156                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23524268500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23524268500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262264                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262264                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965272                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965272                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92924.001406                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92924.001406                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253156                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253156                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23271112500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23271112500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965272                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965272                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91924.001406                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91924.001406                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.187630                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5156792                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589323                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.750366                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        388763500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.187630                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.943363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11573179                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11573179                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10542833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14306850.267733                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       399500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     26907000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   239412865500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     31628500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     57084205                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        57084205                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     57084205                       # number of overall hits
system.cpu0.icache.overall_hits::total       57084205                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21753                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21753                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21753                       # number of overall misses
system.cpu0.icache.overall_misses::total        21753                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1226870996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1226870996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1226870996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1226870996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     57105958                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     57105958                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     57105958                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     57105958                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000381                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000381                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000381                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000381                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56400.082563                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56400.082563                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56400.082563                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56400.082563                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3115                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.903846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        17945                       # number of writebacks
system.cpu0.icache.writebacks::total            17945                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3774                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3774                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3774                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3774                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        17979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        17979                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17979                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1028042998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1028042998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1028042998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1028042998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000315                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000315                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57180.210134                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57180.210134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57180.210134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57180.210134                       # average overall mshr miss latency
system.cpu0.icache.replacements                 17945                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     57084205                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       57084205                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1226870996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1226870996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     57105958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     57105958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56400.082563                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56400.082563                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3774                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3774                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        17979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1028042998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1028042998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57180.210134                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57180.210134                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999743                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           57102085                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17945                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3182.061020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999743                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        114229893                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       114229893                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40059797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40059797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40059797                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40059797                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7106822                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7106822                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7106822                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7106822                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 340967233603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 340967233603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 340967233603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 340967233603                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47166619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47166619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47166619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47166619                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.150675                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.150675                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.150675                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.150675                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47977.455127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47977.455127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47977.455127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47977.455127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1165940                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       453886                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22627                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3028                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.528705                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   149.896301                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003261                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003261                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5321212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5321212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5321212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5321212                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785610                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785610                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  97337974822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  97337974822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  97337974822                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  97337974822                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037857                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54512.449427                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54512.449427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54512.449427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54512.449427                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003261                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     31010836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31010836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6759597                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6759597                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 309796570500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 309796570500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     37770433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37770433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.178965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.178965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45830.627255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45830.627255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5168787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5168787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78184321500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78184321500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 49147.491844                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49147.491844                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9048961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9048961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31170663103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31170663103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396186                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396186                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89770.791570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89770.791570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194800                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194800                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19153653322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19153653322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020732                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020732                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98324.709045                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98324.709045                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           56                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.164706                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.164706                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23776.785714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23776.785714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        36200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           63                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       358000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       358000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5682.539683                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5682.539683                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       295000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       295000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.204545                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4682.539683                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4682.539683                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253075                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253075                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23532803000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23532803000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964301                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964301                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92987.466166                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92987.466166                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253075                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253075                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23279728000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23279728000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964301                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964301                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91987.466166                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91987.466166                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.763644                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42108272                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038517                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.656326                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.763644                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         96897971                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        96897971                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              566201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               49136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               48067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               48142                       # number of demand (read+write) hits
system.l2.demand_hits::total                   735993                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7636                       # number of overall hits
system.l2.overall_hits::.cpu0.data             566201                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5597                       # number of overall hits
system.l2.overall_hits::.cpu1.data              49136                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5646                       # number of overall hits
system.l2.overall_hits::.cpu2.data              48067                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5568                       # number of overall hits
system.l2.overall_hits::.cpu3.data              48142                       # number of overall hits
system.l2.overall_hits::total                  735993                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1437038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            510075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            506258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            505774                       # number of demand (read+write) misses
system.l2.demand_misses::total                2981817                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10342                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1437038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4033                       # number of overall misses
system.l2.overall_misses::.cpu1.data           510075                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4160                       # number of overall misses
system.l2.overall_misses::.cpu2.data           506258                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4137                       # number of overall misses
system.l2.overall_misses::.cpu3.data           505774                       # number of overall misses
system.l2.overall_misses::total               2981817                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    913629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 111273209500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    402313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53766656500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    414407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53490625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    419073500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53314909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     273994824500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    913629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 111273209500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    402313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53766656500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    414407500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53490625500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    419073500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53314909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    273994824500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           17978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2003239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3717810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          17978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2003239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3717810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.575259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.717357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.418795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.424230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.426275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.802036                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.575259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.717357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.418795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.424230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.426275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.802036                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88341.616709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77432.336166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99755.393008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105409.315297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99617.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105658.825144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101298.888083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105412.515274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91888.544636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88341.616709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77432.336166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99755.393008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105409.315297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99617.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105658.825144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101298.888083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105412.515274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91888.544636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1968946                       # number of writebacks
system.l2.writebacks::total                   1968946                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2099                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            518                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10608                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2099                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           518                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10608                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1434939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       507863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       504132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       503581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2971209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1434939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       507863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       504132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       503581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2971209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    783911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  96818182501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    327548501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48570799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    334468000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48338655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    342548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48162409501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243678522503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    783911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  96818182501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    327548501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48570799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    334468000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48338655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    342548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48162409501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243678522503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.553677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.716309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.365005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.366510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.909452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.374137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.909129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.553677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.716309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.365005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.366510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.909452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.374137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.909129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78753.415712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67471.984873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93185.917781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95637.601085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93062.882582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95884.917046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94339.988984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95639.846422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82013.255380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78753.415712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67471.984873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93185.917781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95637.601085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93062.882582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95884.917046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94339.988984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95639.846422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82013.255380                       # average overall mshr miss latency
system.l2.replacements                        4809153                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2437025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2437025                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2437025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2437025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1076811                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1076811                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1076811                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1076811                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.409091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.626667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10909.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5106.382979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       443000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       181500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       140499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       182000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       946999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.409091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.626667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20071.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20148.914894                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.461538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.475000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       381500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.461538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.475000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20078.947368                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 73986                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         387439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1418745                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41276445500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37735485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37736183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37689479000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154437592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.938629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.955054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.955278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106536.630282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109701.917542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109758.829004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109717.446742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108855.074379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       387439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1418745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37402055500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34295665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34298083000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34254338501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140250142001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.938629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.955054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.955278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96536.630282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99701.917542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99758.829004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99717.445289                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98855.074027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    913629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    402313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    414407500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    419073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2149423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        17978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.575259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.418795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.424230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.426275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.481165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88341.616709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99755.393008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99617.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101298.888083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94805.200247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          566                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1978                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    783911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    327548501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    334468000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    342548500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1788476501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.553677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.365005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.366510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.374137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.439186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78753.415712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93185.917781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93062.882582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94339.988984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86424.881657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       540869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        32744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        32060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            637560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1049599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       166093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       162448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       162260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1540400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69996764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16031171500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15754442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15625430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 117407808500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.659931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.835917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.835014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66689.053629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96519.248252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 96981.449448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 96298.721188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76219.039535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2193                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8630                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1047500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       163881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       160322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       160067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1531770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59416127001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14275134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14040572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13908071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101639904001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.658611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.824977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.823729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56721.839619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87106.705475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87577.325632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86889.058957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66354.546702                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              33                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.733333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.891892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       210500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       159000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       179000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        95500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       644000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.733333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.891892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19136.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19888.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19515.151515                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999596                       # Cycle average of tags in use
system.l2.tags.total_refs                     7220995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4809157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.501510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.224504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.084990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       45.617448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.046750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.026964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.977811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.026223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.964966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.191008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.712773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.030903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.030703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62663605                       # Number of tag accesses
system.l2.tags.data_accesses                 62663605                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        636992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        224960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32503232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        230016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32264448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        232384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32229184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          190157056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       636992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       224960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       230016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       232384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1324352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    126012544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126012544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1434935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         507863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         504132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         503581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2971204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1968946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1968946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2660291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        383537071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           939508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        135744328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           960623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        134747087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           970513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        134599813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             794159234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2660291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       939508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       960623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       970513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5530935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      526270376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            526270376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      526270376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2660291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       383537071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          939508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       135744328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          960623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       134747087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          970513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       134599813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1320429611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1966055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1036183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    495882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    492317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    491790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002097797750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5914939                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1852715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2971204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1968946                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2971204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1968946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 434339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2891                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            215071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            182319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            381774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            412503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            105373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            128349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            336514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            350066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68410                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77043462250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12684325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124609681000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30369.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49119.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1307961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1337535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2971204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1968946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  987596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  646379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  506209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  271276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 120881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 133900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 135969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 137963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 124340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1857394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.155294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.734503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.269689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1273408     68.56%     68.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       334773     18.02%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78452      4.22%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34170      1.84%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21184      1.14%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13433      0.72%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10248      0.55%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7906      0.43%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        83820      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1857394                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.262109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.238185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.699565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       119312    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.477945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.454025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92011     77.12%     77.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1569      1.32%     78.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22618     18.96%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2479      2.08%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              459      0.38%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              131      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              162359360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27797696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               125826112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               190157056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126012544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       678.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    794.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  239444404500                       # Total gap between requests
system.mem_ctrls.avgGap                      48469.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       636992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66315712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       224960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31736448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       230016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31508288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       232384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31474560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    125826112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2660290.864737946074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 276956512.518512964249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 939507.926208568388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 132541982.777854144573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 960623.467082103714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 131589110.585269913077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 970513.024200088694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 131448251.217670515180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525491774.306574761868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1434935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       507863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       504132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       503581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1968946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    369636000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41633285750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    178670250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27456643750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    182240500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27376471500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    188744750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27223988500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5795410259250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37138.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29014.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50830.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54063.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50706.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54304.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51981.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54060.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2943407.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6546451800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3479510265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9274310220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5907369600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18901409280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102323453100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5779567680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       152212071945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        635.688336                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14001946500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7995520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217447027500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6715398480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3569299965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8838905880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4355322660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18901409280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68395507830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34350468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       145126313055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.095846                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88589822750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7995520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 142859151250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3999397888.888889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26544490043.510662                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 178103881500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59471589000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 179972905000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2805243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2805243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2805243                       # number of overall hits
system.cpu1.icache.overall_hits::total        2805243                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12559                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12559                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12559                       # number of overall misses
system.cpu1.icache.overall_misses::total        12559                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    635523500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    635523500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    635523500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    635523500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2817802                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2817802                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2817802                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2817802                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004457                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004457                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004457                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004457                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50603.033681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50603.033681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50603.033681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50603.033681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   115.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9598                       # number of writebacks
system.cpu1.icache.writebacks::total             9598                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2929                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2929                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2929                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2929                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9630                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9630                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    481936000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    481936000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    481936000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    481936000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003418                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003418                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003418                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003418                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50045.275182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50045.275182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50045.275182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50045.275182                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9598                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2805243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2805243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    635523500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    635523500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2817802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2817802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50603.033681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50603.033681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2929                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2929                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9630                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9630                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    481936000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    481936000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50045.275182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50045.275182                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.428088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2757223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9598                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           287.270577                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        374280000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.428088                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5645234                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5645234                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4811092                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4811092                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4811092                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4811092                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       708798                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        708798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       708798                       # number of overall misses
system.cpu1.dcache.overall_misses::total       708798                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64872695813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64872695813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64872695813                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64872695813                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5519890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5519890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5519890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5519890                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.128408                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.128408                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.128408                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.128408                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91524.941962                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91524.941962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91524.941962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91524.941962                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       783370                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       430765                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2902                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.908390                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   148.437285                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559390                       # number of writebacks
system.cpu1.dcache.writebacks::total           559390                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       367321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       367321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       367321                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       367321                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341477                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341477                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  32181014008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32181014008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  32181014008                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32181014008                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061863                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061863                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061863                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061863                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94240.648735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94240.648735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94240.648735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94240.648735                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559390                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3703714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3703714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       496458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       496458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  43266794000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43266794000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4200172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4200172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87150.965439                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87150.965439                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       297387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       297387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       199071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       199071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16759624000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16759624000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84189.178735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84189.178735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1107378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1107378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       212340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       212340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21605901813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21605901813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1319718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1319718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.160898                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.160898                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101751.444914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101751.444914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        69934                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        69934                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15421390008                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15421390008                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108291.715293                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108291.715293                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           62                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.303922                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.303922                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24782.258065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24782.258065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.137255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.137255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           71                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7022.388060                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7022.388060                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.463768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.463768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6476.562500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6476.562500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       107000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       107000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        99000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        99000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253216                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253216                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23511839500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23511839500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92852.898316                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92852.898316                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253216                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253216                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23258623500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23258623500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91852.898316                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91852.898316                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.142224                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5414936                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594609                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.106717                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        374291500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.142224                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12159631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12159631                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 239444494000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226067                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4405971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1280610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2840208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             432                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           230                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            662                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47119                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           37                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           37                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        53900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6045291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11295173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2299008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256414592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1230592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71589632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1253120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70916672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1240192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70924608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475868416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4950769                       # Total snoops (count)
system.tol2bus.snoopTraffic                 135040896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8668731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.301545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.558627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6357259     73.34%     73.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2120593     24.46%     97.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 104736      1.21%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  60627      0.70%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25516      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8668731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7506247986                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885441940                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          15006301                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885605411                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14821881                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3059414936                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27176040                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         893564344                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14716351                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               641797292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60823                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    60909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12927.77                       # Real time elapsed on the host
host_tick_rate                               31123143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786311283                       # Number of instructions simulated
sim_ops                                     787414354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.402353                       # Number of seconds simulated
sim_ticks                                402352798500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.561866                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21669428                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21764787                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           724658                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22289760                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37817                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46545                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8728                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22644619                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6241                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12706                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           717374                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17597135                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1303776                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14441990                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125930754                       # Number of instructions committed
system.cpu0.commit.committedOps             125943367                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    787668895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.934202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    754318432     95.77%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14226692      1.81%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1512946      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       619600      0.08%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       492991      0.06%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       479058      0.06%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10973279      1.39%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3742121      0.48%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1303776      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    787668895                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38290707                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               79992                       # Number of function calls committed.
system.cpu0.commit.int_insts                106431752                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34998049                       # Number of loads committed
system.cpu0.commit.membars                      23637                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24120      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68932311     54.73%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17113126     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1773101      1.41%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       453642      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       591214      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18488651     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200282      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16522104     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1247181      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125943367                       # Class of committed instruction
system.cpu0.commit.refs                      36458218                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125930754                       # Number of Instructions Simulated
system.cpu0.committedOps                    125943367                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.335876                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.335876                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            750999605                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7361                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19331948                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146148839                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8416835                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17681463                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                743939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12370                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12083785                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22644619                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2361896                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    784839946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162615014                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1502446                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028381                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4334382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21707245                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.203808                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         789925627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.205885                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.621971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               678397191     85.88%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86953215     11.01%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3466827      0.44%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                19006595      2.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  490302      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25115      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1472071      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  106512      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7799      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           789925627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39622490                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37511021                       # number of floating regfile writes
system.cpu0.idleCycles                        7956050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              742469                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18660544                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.344996                       # Inst execution rate
system.cpu0.iew.exec_refs                   182434879                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486793                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              322105148                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39102359                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22277                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           358982                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1604386                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140211616                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            180948086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           630887                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            275265673                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2260828                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            260593852                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                743939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            265755304                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13648788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           24941                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26362                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4104310                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       144217                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26362                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       204568                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        537901                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106942273                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129815801                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876042                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93685896                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.162701                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129942823                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               290102912                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72330964                       # number of integer regfile writes
system.cpu0.ipc                              0.157831                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.157831                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26435      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72169628     26.16%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6590      0.00%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  865      0.00%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17222171      6.24%     32.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                467      0.00%     32.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2080572      0.75%     33.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            454249      0.16%     33.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            607753      0.22%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109775537     39.79%     73.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             205377      0.07%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71486089     25.91%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1270953      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275896559                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105638231                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          199427494                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38780990                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          47046077                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40768638                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147768                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1377510      3.38%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  105      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1840      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   9      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2835544      6.96%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 570      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27457473     67.35%     77.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7551      0.02%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9087935     22.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             101      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211000531                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1183594205                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91034811                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107460152                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140161177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275896559                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50439                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14268252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           534315                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7221                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14316846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    789925627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.349269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.139257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          699077175     88.50%     88.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           27006985      3.42%     91.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13555831      1.72%     93.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8399699      1.06%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22943048      2.90%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13624694      1.72%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2324412      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1213583      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1780200      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      789925627                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.345786                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           643247                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          408457                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39102359                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1604386                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39795246                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20521422                       # number of misc regfile writes
system.cpu0.numCycles                       797881677                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6824049                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              613614933                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106924531                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37125909                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12944298                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             119978274                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               770049                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202708039                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142813425                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121470014                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22885559                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                500770                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                743939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            139460324                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14545488                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44650299                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       158057740                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        276574                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7655                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80677146                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7476                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   926723865                       # The number of ROB reads
system.cpu0.rob.rob_writes                  283029395                       # The number of ROB writes
system.cpu0.timesIdled                          79044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2315                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.761853                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21597671                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21649228                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           706498                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22146050                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21815                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          23929                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2114                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22453552                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1453                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12213                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           701266                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17447653                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1282798                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          42030                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14307657                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125130859                       # Number of instructions committed
system.cpu1.commit.committedOps             125144650                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    784963724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159427                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934299                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    752039348     95.81%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13971699      1.78%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1438481      0.18%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       574651      0.07%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       462623      0.06%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       471375      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10956958      1.40%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3765791      0.48%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1282798      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    784963724                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38286502                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45378                       # Number of function calls committed.
system.cpu1.commit.int_insts                105640520                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34834549                       # Number of loads committed
system.cpu1.commit.membars                      25056                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        25056      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68462515     54.71%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            232      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17114816     13.68%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1769692      1.41%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       451146      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       589718      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18320966     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49059      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16525796     13.21%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1245510      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125144650                       # Class of committed instruction
system.cpu1.commit.refs                      36141331                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125130859                       # Number of Instructions Simulated
system.cpu1.committedOps                    125144650                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.300371                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.300371                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            750360528                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5269                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19252960                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145157343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7000459                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17020011                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                726034                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14123                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12082882                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22453552                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2244934                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    783645537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16754                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161571619                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1462532                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028481                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2813111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21619486                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204944                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         787189914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               676277015     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86521937     10.99%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3385816      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18964451      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461592      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14879      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1459852      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103356      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1016      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           787189914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39618050                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37510352                       # number of floating regfile writes
system.cpu1.idleCycles                        1180884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              725921                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18498543                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.347640                       # Inst execution rate
system.cpu1.iew.exec_refs                   181760633                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1332372                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321360917                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38902634                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20112                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           350394                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1446046                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139278830                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180428261                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           616644                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274069060                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2254158                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            260908213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                726034                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            266043585                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13618201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18185                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25262                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4068085                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139264                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25262                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195105                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530816                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106626963                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128966084                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876622                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93471530                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163586                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129091718                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               288654226                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71776089                       # number of integer regfile writes
system.cpu1.ipc                              0.158721                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158721                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26671      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71649789     26.08%     26.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 241      0.00%     26.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17225641      6.27%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2076288      0.76%     33.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            451753      0.16%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            606484      0.22%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109314866     39.80%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51357      0.02%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71422671     26.00%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1269799      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274685704                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105558460                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199279055                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38778389                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46995418                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40680656                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148099                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1382861      3.40%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   85      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2198      0.01%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  20      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2835155      6.97%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 609      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27381784     67.31%     77.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   11      0.00%     77.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9077831     22.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             102      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             209781229                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1178494801                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90187695                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106442854                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139229292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274685704                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49538                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14134180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           531878                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7508                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14210150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    787189914                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.348945                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.139901                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          697023323     88.55%     88.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26578261      3.38%     91.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13455393      1.71%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8377800      1.06%     94.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22837875      2.90%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13590985      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2321642      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1210100      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1794535      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      787189914                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.348422                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           641547                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          406913                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38902634                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1446046                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39790188                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20515196                       # number of misc regfile writes
system.cpu1.numCycles                       788370798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16200620                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              612967027                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106408056                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              36970351                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11512028                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             120259687                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               753105                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201453585                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141849871                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120825379                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22244371                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                388108                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                726034                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            139545716                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14417323                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44615391                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156838194                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        194738                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6037                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80748405                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6022                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   923123834                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281132563                       # The number of ROB writes
system.cpu1.timesIdled                          14996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.790061                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21560483                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21605842                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           707647                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22108788                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21527                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23437                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1910                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22416046                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1318                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12023                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           702353                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17393983                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1275522                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41543                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14393311                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           124762335                       # Number of instructions committed
system.cpu2.commit.committedOps             124775976                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    784711013                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159009                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.932571                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    751823630     95.81%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13982275      1.78%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1440708      0.18%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       572047      0.07%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       472333      0.06%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       472742      0.06%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10963366      1.40%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3708390      0.47%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1275522      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    784711013                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38184259                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45256                       # Number of function calls committed.
system.cpu2.commit.int_insts                105322816                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34729683                       # Number of loads committed
system.cpu2.commit.membars                      24927                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24927      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68247741     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            246      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17062688     13.67%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1770732      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       452119      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       590238      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18269078     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49405      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16472628     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1246030      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        124775976                       # Class of committed instruction
system.cpu2.commit.refs                      36037141                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  124762335                       # Number of Instructions Simulated
system.cpu2.committedOps                    124775976                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.318411                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.318411                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            750260174                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5305                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19210488                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             144874868                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6974039                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16920120                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                727061                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13540                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12067768                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22416046                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2248857                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    783396904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16412                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161326324                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1464710                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028436                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2819903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21582010                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.204651                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         786949162                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620224                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               676221511     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86371164     10.98%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3388748      0.43%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18922692      2.40%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  462616      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14756      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1463681      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  102978      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1016      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           786949162                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39524088                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37413948                       # number of floating regfile writes
system.cpu2.idleCycles                        1350559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              727504                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18451964                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.347614                       # Inst execution rate
system.cpu2.iew.exec_refs                   181955899                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1334160                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              320811850                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38820030                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19718                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           349389                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1449284                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          138995086                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180621739                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           617523                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274024406                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2259385                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            260934778                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                727061                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            266078648                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13631254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18204                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25352                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4090347                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       141826                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25352                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195061                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        532443                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106391069                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128627928                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876260                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93226262                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163171                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     128754064                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               288554969                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71579451                       # number of integer regfile writes
system.cpu2.ipc                              0.158268                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.158268                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26321      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71454326     26.02%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 254      0.00%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17175642      6.25%     32.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2080417      0.76%     33.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            452720      0.16%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            607428      0.22%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109468884     39.86%     73.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51970      0.02%     73.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71462700     26.02%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1271123      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             274641929                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105558183                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199276089                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38683310                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          46956595                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40747381                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148365                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1380460      3.39%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  102      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1393      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  18      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2814613      6.91%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 676      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27448553     67.36%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   39      0.00%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9101387     22.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             140      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             209804806                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1178237393                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     89944618                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106282953                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 138946164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                274641929                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48922                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14219110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           533081                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7379                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14290095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    786949162                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.348996                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.140095                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          696850478     88.55%     88.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26531005      3.37%     91.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13423169      1.71%     93.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8339053      1.06%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22878688      2.91%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13613132      1.73%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2317061      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1207959      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1788617      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      786949162                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.348398                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           643107                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          407524                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38820030                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1449284                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39696765                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20465601                       # number of misc regfile writes
system.cpu2.numCycles                       788299721                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16271447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              612609365                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106092315                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37208099                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11467174                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             120506258                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               763764                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201050522                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141567169                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120581958                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22147620                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                341679                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                727061                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            139807921                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14489643                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44548135                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156502387                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        190021                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5766                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80736595                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5750                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   922596744                       # The number of ROB reads
system.cpu2.rob.rob_writes                  280578594                       # The number of ROB writes
system.cpu2.timesIdled                          15316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.771967                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21587473                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21636812                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           704499                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22141198                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21946                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24559                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2613                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22445699                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1550                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12171                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           699111                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17446434                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1273743                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41947                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14284272                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125120083                       # Number of instructions committed
system.cpu3.commit.committedOps             125133693                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    785591632                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159286                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.933698                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    752652164     95.81%     95.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13984555      1.78%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1441968      0.18%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       569008      0.07%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       471757      0.06%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       470967      0.06%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10965919      1.40%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3761551      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1273743      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    785591632                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38275323                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45822                       # Number of function calls committed.
system.cpu3.commit.int_insts                105638218                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34832125                       # Number of loads committed
system.cpu3.commit.membars                      24769                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24769      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68463440     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            290      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17111258     13.67%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1766498      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       450725      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       588193      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18319152     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         50399      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16525144     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1243825      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125133693                       # Class of committed instruction
system.cpu3.commit.refs                      36138520                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125120083                       # Number of Instructions Simulated
system.cpu3.committedOps                    125133693                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.305616                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.305616                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            751154937                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5425                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19244814                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145111108                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6964716                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16867792                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                723910                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14233                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12102421                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22445699                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2225042                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    784284794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16355                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161508643                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1458596                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028450                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2799684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21609419                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.204711                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         787813776                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.619897                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               676907824     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86531209     10.98%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3391302      0.43%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18948526      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  461324      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15517      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1454606      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  102243      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           787813776                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39600450                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37497105                       # number of floating regfile writes
system.cpu3.idleCycles                        1145477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              723375                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18492314                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.347521                       # Inst execution rate
system.cpu3.iew.exec_refs                   181892241                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1332075                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              321456145                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38895389                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20363                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           348252                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1444108                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139242197                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180560166                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           614942                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            274179793                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2273929                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260818607                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                723910                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            265967217                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13629825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18193                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        25101                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4063264                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137713                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         25101                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       194253                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        529122                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106742152                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128940726                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876097                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93516516                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163431                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129066120                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               288778047                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71770939                       # number of integer regfile writes
system.cpu3.ipc                              0.158589                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158589                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26474      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71640128     26.07%     26.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 295      0.00%     26.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17220153      6.27%     32.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2070810      0.75%     33.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            451340      0.16%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            605116      0.22%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109379148     39.80%     73.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52748      0.02%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71490479     26.02%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1268044      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             274794735                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105606573                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199380546                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38763337                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46958107                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40710757                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148150                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1389446      3.41%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  113      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1466      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  15      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2816474      6.92%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 714      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27410341     67.33%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   19      0.00%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9092059     22.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             110      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             209872445                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1179265276                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90177389                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106417695                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139192864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                274794735                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49333                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14108504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           531819                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7386                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14195372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    787813776                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.348807                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.139938                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          697662874     88.56%     88.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26545905      3.37%     91.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13436662      1.71%     93.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8379739      1.06%     94.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22857005      2.90%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13590220      1.73%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2331333      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1211133      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1798905      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      787813776                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.348300                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           637466                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          403606                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38895389                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1444108                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39771538                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20506354                       # number of misc regfile writes
system.cpu3.numCycles                       788959253                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15612624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              613134033                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106399375                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37126649                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11472799                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             120766487                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               749153                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201394917                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141806876                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120792196                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22120171                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                403079                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                723910                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            140145497                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14392821                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44578607                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156816310                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        217366                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6428                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80903735                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6407                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   923724258                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281059886                       # The number of ROB writes
system.cpu3.timesIdled                          14876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54334926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103599134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9040854                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5490411                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59379260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     48634639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120429042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       54125050                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           54049081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       730127                       # Transaction distribution
system.membus.trans_dist::WritebackClean           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48534492                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12637                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4206                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268564                       # Transaction distribution
system.membus.trans_dist::ReadExResp           267604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      54049082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157915819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157915819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3522997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3522997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14687                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54334489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54334489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54334489                       # Request fanout histogram
system.membus.respLayer1.occupancy       276719804984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127529918720                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1600                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10241370.786517                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13659799.793961                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          801    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70845500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   394149460500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8203338000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2231631                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2231631                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2231631                       # number of overall hits
system.cpu2.icache.overall_hits::total        2231631                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17226                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17226                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17226                       # number of overall misses
system.cpu2.icache.overall_misses::total        17226                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1149733500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1149733500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1149733500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1149733500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2248857                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2248857                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2248857                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2248857                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007660                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007660                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007660                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007660                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66744.078718                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66744.078718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66744.078718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66744.078718                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16268                       # number of writebacks
system.cpu2.icache.writebacks::total            16268                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          958                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          958                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16268                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16268                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16268                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16268                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1080197000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1080197000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1080197000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1080197000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007234                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007234                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007234                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007234                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66400.110647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66400.110647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66400.110647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66400.110647                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16268                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2231631                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2231631                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17226                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17226                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1149733500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1149733500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2248857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2248857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007660                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007660                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66744.078718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66744.078718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16268                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16268                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1080197000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1080197000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007234                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007234                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66400.110647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66400.110647                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2343491                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16300                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           143.772454                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4513982                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4513982                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13199534                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13199534                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13199534                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13199534                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23954076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23954076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23954076                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23954076                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2069483712245                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2069483712245                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2069483712245                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2069483712245                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37153610                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37153610                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37153610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37153610                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.644731                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.644731                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.644731                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.644731                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86393.802551                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86393.802551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86393.802551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86393.802551                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    675572696                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77519                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13731329                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1113                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.199367                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.648697                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15002410                       # number of writebacks
system.cpu2.dcache.writebacks::total         15002410                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8950817                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8950817                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8950817                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8950817                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15003259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15003259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15003259                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15003259                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1484010951113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1484010951113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1484010951113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1484010951113                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403817                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403817                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403817                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403817                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98912.573003                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98912.573003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98912.573003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98912.573003                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15002408                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12405691                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12405691                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23455683                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23455683                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2035376951500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2035376951500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35861374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35861374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.654065                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.654065                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86775.428859                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86775.428859                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8534375                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8534375                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14921308                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14921308                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1477195917000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1477195917000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.416083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.416083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98999.090227                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98999.090227                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       793843                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        793843                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       498393                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       498393                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34106760745                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34106760745                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1292236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1292236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385683                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385683                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68433.466652                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68433.466652                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       416442                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       416442                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        81951                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        81951                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6815034113                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6815034113                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063418                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063418                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 83159.865200                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83159.865200                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          854                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          854                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     33139500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     33139500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.217082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.217082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38805.035129                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38805.035129                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          392                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          392                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          462                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          462                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.117438                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117438                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7014.069264                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7014.069264                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1328                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1328                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9705500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9705500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2951                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2951                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450017                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450017                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7308.358434                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7308.358434                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1260                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1260                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8603500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8603500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.426974                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.426974                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6828.174603                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6828.174603                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1658500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1658500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1500500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1500500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1156                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1156                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10867                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10867                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    495866000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    495866000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12023                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12023                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.903851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.903851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 45630.440784                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 45630.440784                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10867                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10867                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    484999000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    484999000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.903851                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.903851                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 44630.440784                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 44630.440784                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.884867                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28222800                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15011960                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.880021                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.884867                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996402                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996402                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89356968                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89356968                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1694                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          848                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9284900.943396                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13417425.542390                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          848    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70674500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            848                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   394479202500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7873596000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2207333                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2207333                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2207333                       # number of overall hits
system.cpu3.icache.overall_hits::total        2207333                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17709                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17709                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17709                       # number of overall misses
system.cpu3.icache.overall_misses::total        17709                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1034475000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1034475000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1034475000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1034475000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2225042                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2225042                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2225042                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2225042                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007959                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007959                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007959                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007959                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58415.212604                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58415.212604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58415.212604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58415.212604                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16572                       # number of writebacks
system.cpu3.icache.writebacks::total            16572                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1137                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1137                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16572                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16572                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16572                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16572                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    960208500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    960208500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    960208500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    960208500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007448                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007448                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007448                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007448                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57941.618392                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57941.618392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57941.618392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57941.618392                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16572                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2207333                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2207333                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17709                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17709                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1034475000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1034475000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2225042                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2225042                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007959                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007959                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58415.212604                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58415.212604                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16572                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16572                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    960208500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    960208500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57941.618392                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57941.618392                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2277556                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16604                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           137.169116                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4466656                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4466656                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13205525                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13205525                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13205525                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13205525                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     24035793                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      24035793                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     24035793                       # number of overall misses
system.cpu3.dcache.overall_misses::total     24035793                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2077107650570                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2077107650570                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2077107650570                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2077107650570                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37241318                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37241318                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37241318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37241318                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.645407                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.645407                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.645407                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.645407                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86417.271549                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86417.271549                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86417.271549                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86417.271549                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    675515704                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76752                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13730454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1118                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.198352                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.651163                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15008546                       # number of writebacks
system.cpu3.dcache.writebacks::total         15008546                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9026027                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9026027                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9026027                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9026027                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15009766                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15009766                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15009766                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15009766                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1484331930900                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1484331930900                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1484331930900                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1484331930900                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403041                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403041                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403041                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403041                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98891.077376                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98891.077376                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98891.077376                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98891.077376                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15008545                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12393608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12393608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23556788                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23556788                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2044709087000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2044709087000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35950396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35950396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.655258                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.655258                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86799.146259                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86799.146259                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8630033                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8630033                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14926755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14926755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1477609565000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1477609565000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98990.675803                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98990.675803                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       811917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        811917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       479005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32398563570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32398563570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1290922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1290922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.371057                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.371057                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67637.213745                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67637.213745                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       395994                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       395994                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        83011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        83011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6722365900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6722365900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064304                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064304                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80981.627736                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80981.627736                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          924                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          924                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     17911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     17911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.218027                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.218027                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19384.199134                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19384.199134                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          374                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          374                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          550                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          550                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129778                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129778                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5674.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5674.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1523                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      9909000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9909000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496029                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496029                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6610.406938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6610.406938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1434                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1434                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8638000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8638000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.474520                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.474520                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6023.709902                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6023.709902                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1508500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1508500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1345500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1345500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1176                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1176                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        10995                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        10995                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    493556500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    493556500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12171                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12171                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.903377                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.903377                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 44889.176899                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 44889.176899                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        10994                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        10994                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    482561500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    482561500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.903295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.903295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 43893.169001                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 43893.169001                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.899753                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28235770                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15018159                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.880109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.899753                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996867                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996867                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89539631                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89539631                       # Number of data accesses
system.cpu0.numPwrStateTransitions                624                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          312                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10936475.961538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16490425.018660                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          312    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52473500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            312                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   398940618000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3412180500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2282625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2282625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2282625                       # number of overall hits
system.cpu0.icache.overall_hits::total        2282625                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79270                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79270                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79270                       # number of overall misses
system.cpu0.icache.overall_misses::total        79270                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5826222499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5826222499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5826222499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5826222499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2361895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2361895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2361895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2361895                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033562                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033562                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033562                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033562                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73498.454636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73498.454636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73498.454636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73498.454636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1604                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.264151                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74126                       # number of writebacks
system.cpu0.icache.writebacks::total            74126                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5144                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5144                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5144                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5144                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74126                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74126                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5465004999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5465004999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5465004999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5465004999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031384                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031384                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031384                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031384                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73725.885641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73725.885641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73725.885641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73725.885641                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74126                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2282625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2282625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79270                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79270                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5826222499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5826222499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2361895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2361895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73498.454636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73498.454636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5144                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5144                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5465004999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5465004999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73725.885641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73725.885641                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2356848                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.781440                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4797916                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4797916                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13598616                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13598616                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13598616                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13598616                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23977370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23977370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23977370                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23977370                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2077247099311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2077247099311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2077247099311                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2077247099311                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37575986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37575986                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37575986                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37575986                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.638104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.638104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.638104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.638104                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86633.650785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86633.650785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86633.650785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86633.650785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    676663026                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        85757                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13749638                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1224                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.213152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.062908                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15056610                       # number of writebacks
system.cpu0.dcache.writebacks::total         15056610                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8921623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8921623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8921623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8921623                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15055747                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15055747                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15055747                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15055747                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1487237804625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1487237804625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1487237804625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1487237804625                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.400675                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.400675                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.400675                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.400675                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98782.066717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98782.066717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98782.066717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98782.066717                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15056610                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12688426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12688426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23444174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23444174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2040653915000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2040653915000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36132600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36132600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.648837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.648837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87043.114208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87043.114208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8487165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8487165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14957009                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14957009                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1479091613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1479091613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98889.531557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98889.531557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       910190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        910190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       533196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       533196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36593184311                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36593184311                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1443386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1443386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369406                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369406                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68629.892781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68629.892781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       434458                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       434458                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        98738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8146191125                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8146191125                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068407                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068407                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82503.100377                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82503.100377                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          920                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          920                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     31446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34180.434783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34180.434783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.031396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.031396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8293.918919                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8293.918919                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2867                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2867                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7789000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7789000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4037                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4037                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.289819                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.289819                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6657.264957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6657.264957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.284617                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.284617                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5802.436902                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5802.436902                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10588                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10588                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    489030500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    489030500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.833307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.833307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46187.240272                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46187.240272                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10588                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10588                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    478442500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    478442500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.833307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.833307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45187.240272                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45187.240272                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968777                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28677057                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15062931                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.903817                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90257785                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90257785                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1202724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1189681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1190670                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1190834                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4801786                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10328                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1202724                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5876                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1189681                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5156                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1190670                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6517                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1190834                       # number of overall hits
system.l2.overall_hits::total                 4801786                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13849923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13806994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13811962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13816553                       # number of demand (read+write) misses
system.l2.demand_misses::total               55380659                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63799                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13849923                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10261                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13806994                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11112                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13811962                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10055                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13816553                       # number of overall misses
system.l2.overall_misses::total              55380659                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5228867500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1443460219426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    877864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1440554655438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    991812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1440516143937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    855684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1440808764941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5773294011742                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5228867500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1443460219426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    877864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1440554655438                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    991812000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1440516143937                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    855684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1440808764941                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5773294011742                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15052647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14996675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15002632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15007387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60182445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15052647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14996675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15002632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15007387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60182445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.860672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.920099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.635868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.920670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.683059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.920636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.606746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.920650                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.920213                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.860672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.920099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.635868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.920670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.683059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.920636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.606746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.920650                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.920213                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81958.455462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104221.533898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85553.454829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104335.140251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89255.939525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104294.823859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85100.397812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104281.347521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104247.477657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81958.455462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104221.533898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85553.454829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104335.140251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89255.939525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104294.823859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85100.397812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104281.347521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104247.477657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              730127                       # number of writebacks
system.l2.writebacks::total                    730127                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         265523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         263667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         262837                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         264351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1063828                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        265523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        263667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        262837                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        264351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1063828                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13584400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13543327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13549125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13552202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54316831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13584400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13543327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13549125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13552202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54316831                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4579301028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1291932345459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    619713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1289572234972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    736478501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1289514318969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    629062002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1289698975473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5167282429404                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4579301028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1291932345459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    619713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1289572234972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    736478501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1289514318969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    629062002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1289698975473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5167282429404                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.856962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.902459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.473570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.536268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.903117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.475923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.856962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.902459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.473570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.536268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.903117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.475923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72087.731062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95104.115416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81093.038472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95218.275020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84419.819005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95173.254285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79759.351084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95165.270963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95132.251537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72087.731062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95104.115416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81093.038472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95218.275020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84419.819005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95173.254285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79759.351084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95165.270963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95132.251537                       # average overall mshr miss latency
system.l2.replacements                      103385921                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       913284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           913284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       913284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       913284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51100329                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51100329                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           26                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             26                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51100355                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51100355                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           26                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           26                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             263                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  959                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           845                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2541                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8460000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4369000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      3611000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      3599500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20039500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.835806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.690952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.643447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.711757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.726000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10011.834320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7430.272109                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6625.688073                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6393.428064                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7886.462023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          842                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          580                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          563                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2529                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17004499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     12143999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10877999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     11253000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51279497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.832839                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.681551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.642267                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.711757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.722571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20195.366983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20937.929310                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19996.321691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19987.566607                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20276.590352                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           194                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                444                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       360500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       328500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       508000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       522000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1719000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          306                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            874                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.385650                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.366013                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.521186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.491991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3307.339450                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3819.767442                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4535.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4243.902439                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3997.674419                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          105                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           86                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          111                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          424                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2233500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1712500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2260000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2496998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8702998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.963303                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.385650                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.362745                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.516949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.485126                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21271.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19912.790698                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20360.360360                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20467.196721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20525.938679                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          63578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          63535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              267749                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7974014000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6779485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6714202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6614750000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28082452000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       102695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        88194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        87691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        88098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.752490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.718405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.725023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.721185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103187.416696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107001.144273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105605.751990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104111.906823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104883.499098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        77275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        63358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        63578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        63535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         267746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7201132502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6145895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6078422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5979399501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25404850003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.752471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.718394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.725023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.721185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93188.385662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97002.675274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95605.751990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94111.898969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94884.143939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5228867500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    877864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    991812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    855684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7954228000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.860672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.635868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.683059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.606746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81958.455462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85553.454829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89255.939525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85100.397812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83529.125143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          275                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2619                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7450                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4579301028                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    619713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    736478501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    629062002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6564554531                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.856962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.473570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.536268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.475923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.713031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72087.731062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81093.038472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84419.819005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79759.351084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74786.726944                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1177306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1164846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1166557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1166271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4674980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13772646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13743635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13748384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13753018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        55017683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1435486205426                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1433775169938                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1433801941437                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1434194014941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5737257331742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14949952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14908481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14914941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14919289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59692663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.921250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.921867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.921786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.921828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104227.336231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104322.849809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104288.761606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104282.130289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104280.242622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       265521                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       263666                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       262837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       264351                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1056375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13507125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13479969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13485547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13488667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53961308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1284731212957                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1283426339472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1283435896469                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1283719575972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5135313024870                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.903490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.904181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.904164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.904109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.903986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95115.075411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95209.888055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95171.215262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95170.232609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95166.577965                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111134418                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103385985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.074947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.614308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.321299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.119622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.946317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.018479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.960397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.017602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.985417                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.493974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1000989641                       # Number of tag accesses
system.l2.tags.data_accesses               1000989641                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4065536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     869401024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        489088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     866770944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        558336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     867142720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        504768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     867335424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3476267840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4065536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       489088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       558336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       504768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5617728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46728128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46728128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13584391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13543296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13549105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13552116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54316685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       730127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             730127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10104406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2160792785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1215570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2154256034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1387678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2155180039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1254541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2155658982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8639850034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10104406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1215570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1387678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1254541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13962194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116137201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116137201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116137201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10104406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2160792785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1215570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2154256034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1387678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2155180039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1254541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2155658982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8755987236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13489584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13450634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13457484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13459452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001171946750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23312                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23312                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80701000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             353041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54316686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     730153                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54316686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   730153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 371754                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                356794                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1784777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            331646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            363042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            317687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            375231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            359228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            386639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            392418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5307497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6451413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6800941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6023955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5955584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6518198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5560419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7016256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18477                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1895093168031                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269724655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2906560624281                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35130.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53880.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46624292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334829                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54316686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               730153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  347997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2891472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6475394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11465050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8538071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6020821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5382942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4760246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3604917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2238313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 604384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 272901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7359171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    472.386242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.660891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.329304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2305508     31.33%     31.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1141780     15.52%     46.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       515357      7.00%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       343718      4.67%     58.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       264315      3.59%     62.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       215670      2.93%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172853      2.35%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       147164      2.00%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2252806     30.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7359171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2314.039207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    458.908067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2452.513790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11984     51.41%     51.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           19      0.08%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           21      0.09%     51.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           71      0.30%     51.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          223      0.96%     52.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          519      2.23%     55.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          995      4.27%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1541      6.61%     65.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2039      8.75%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1921      8.24%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1618      6.94%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1248      5.35%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          582      2.50%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          273      1.17%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          178      0.76%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           60      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           12      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            7      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23312                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.191785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23138     99.25%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.16%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101      0.43%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23312                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3452475584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23792256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23894592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3476267904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46729792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8580.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8639.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  402352864500                       # Total gap between requests
system.mem_ctrls.avgGap                       7309.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4065536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    863333376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       489088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    860840576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       558336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    861278976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       504768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    861404928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23894592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10104405.922256806865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2145712367.898442745209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1215570.021690802183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2139516810.145909786224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1387677.685060266871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2140606401.175559282303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1254540.795743962051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2140919439.883055686951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59387164.918650366366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13584391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13543296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13549105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13552116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       730153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1950380750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 726536352762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    299277750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 725887218514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    370669500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 725577516506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    298585500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 725640622999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10037022272734                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30702.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53483.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39162.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53597.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42488.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53551.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37857.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53544.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13746464.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46446878100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24687112560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        354388637820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1181687940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31761522000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182751259080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        607752480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       641824849980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1595.179286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    155904000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13435290000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 388761604500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6097545720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3240941385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30778169520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          767214720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31761522000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177823588560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4757369760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       255226351665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.334725                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10717120500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13435290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 378200388000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1822                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8955981.359649                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13054765.643692                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          912    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70844500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   394184943500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8167855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2227781                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2227781                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2227781                       # number of overall hits
system.cpu1.icache.overall_hits::total        2227781                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17153                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17153                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17153                       # number of overall misses
system.cpu1.icache.overall_misses::total        17153                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1041415000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1041415000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1041415000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1041415000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2244934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2244934                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2244934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2244934                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007641                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007641                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007641                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007641                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60713.286306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60713.286306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60713.286306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60713.286306                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    19.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16137                       # number of writebacks
system.cpu1.icache.writebacks::total            16137                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1016                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1016                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1016                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1016                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16137                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16137                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16137                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16137                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    974724000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    974724000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    974724000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    974724000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007188                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60403.048894                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60403.048894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60403.048894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60403.048894                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16137                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2227781                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2227781                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17153                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17153                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1041415000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1041415000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2244934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2244934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007641                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007641                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60713.286306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60713.286306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1016                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1016                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16137                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16137                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    974724000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    974724000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60403.048894                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60403.048894                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2301568                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16169                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           142.344486                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4506005                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4506005                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13309491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13309491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13309491                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13309491                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23938731                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23938731                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23938731                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23938731                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2072511895297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2072511895297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2072511895297                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2072511895297                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37248222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37248222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37248222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37248222                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.642681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.642681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.642681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.642681                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86575.679191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86575.679191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86575.679191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86575.679191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    676010504                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        74840                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13718378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1115                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.277728                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.121076                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14997108                       # number of writebacks
system.cpu1.dcache.writebacks::total         14997108                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8940689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8940689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8940689                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8940689                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14998042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14998042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14998042                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14998042                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1484042804653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1484042804653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1484042804653                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1484042804653                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.402651                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.402651                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.402651                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.402651                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98949.103133                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98949.103133                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98949.103133                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98949.103133                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14997104                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12482792                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12482792                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23474007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23474007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2041179984000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2041179984000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35956799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35956799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.652839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.652839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86954.902246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86954.902246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8558711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8558711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14915296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14915296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1477144117000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1477144117000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.414812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.414812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99035.521454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99035.521454                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       826699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        826699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       464724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       464724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31331911297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31331911297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1291423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1291423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.359854                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.359854                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67420.471714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67420.471714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       381978                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       381978                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6898687653                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6898687653                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83371.856682                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83371.856682                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          856                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     24023500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24023500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.213466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.213466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28064.836449                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28064.836449                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          341                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          341                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          515                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          515                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2724500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2724500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.128429                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.128429                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5290.291262                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5290.291262                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1451                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1451                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1396                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1396                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.490341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.490341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6121.776504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6121.776504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1348                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1348                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7391000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7391000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.473481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.473481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5482.937685                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5482.937685                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1971500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1971500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1778500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1778500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1026                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1026                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    493649500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    493649500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.915991                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.915991                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44127.067131                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44127.067131                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    482459000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    482459000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.915909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.915909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43130.609691                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43130.609691                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895165                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28327812                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15006730                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.887674                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895165                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996724                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996724                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89541284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89541284                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 402352798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59844641                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           25                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1643411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59274479                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       102655808                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13451                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           377567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          377567                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123104                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59721563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       222379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45178102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45006059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45022166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45039820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180615457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9488128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1926992192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2065536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1919601920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2082304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1920322560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2121216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1921019392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7703693248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       103439992                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49309248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163627102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.423208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.579304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101271864     61.89%     61.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               56020452     34.24%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5810271      3.55%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 490735      0.30%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33780      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163627102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120402579408                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22664935874                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25626809                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22675289784                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25973014                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22742817721                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111401505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22657612701                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25532599                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
