Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon May 10 23:44:23 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   279 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |    28 |
|    Addition due to physical synthesis replication        |   160 |
| Unused register locations in slices containing registers |  1068 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   279 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    53 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |   204 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1563 |          542 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             190 |           85 |
| Yes          | No                    | No                     |           43404 |        11805 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1228 |          438 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                Enable Signal                                                                |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce                                                                               |                                                                                     |                1 |              1 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_47                                                        |                                                                                     |                1 |              1 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                                             | ctoc/phase_done_n                                                                   |                1 |              2 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                                             |                                                                                     |                1 |              2 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_24                                                        |                                                                                     |                2 |              2 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_30                                                        |                                                                                     |                3 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                                      |                                                                                     |                1 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                             |                1 |              4 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                                            |                                                                                     |                2 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_7                                                                        |                                                                                     |                3 |              5 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_5                                                                        |                                                                                     |                2 |              6 |
|  pcie_clk_buf                     |                                                                                                                                             | cp/reset                                                                            |                3 |              6 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                                              |                                                                                     |                5 |              7 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                           |                3 |              8 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                                      |                                                                                     |                3 |              8 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                                            |                                                                                     |                2 |              8 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                                 |                                                                                     |                3 |              8 |
|  pcie_clk_buf                     |                                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                5 |              9 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_10_reg_5459[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_11_reg_5464[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_12_reg_5469[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_reg_3629[9]_i_1_n_0        |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_9_reg_3674[9]_i_1_n_0      |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_10_reg_3679[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_8_reg_3669[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_7_reg_3664[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_6_reg_3659[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_13_reg_5474[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_5_reg_3654[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_4_reg_3649[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_3_reg_3644[9]_i_1_n_0      |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_2_reg_3639[9]_i_1_n_0      |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_1_reg_3634[9]_i_1_n_0      |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_19_reg_3724[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_18_reg_3719[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_17_reg_3714[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_16_reg_3709[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_14_reg_3699[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_13_reg_3694[9]_i_1_n_0     |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_12_reg_3689[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_11_reg_3684[9]_i_1_n_0     |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_25_reg_5534[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_26_reg_5539[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_reg_5409[9]_i_1_n_0          |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_9_reg_5454[9]_i_1_n_0        |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_8_reg_5449[9]_i_1_n_0        |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_7_reg_5444[9]_i_1_n_0        |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_6_reg_5439[9]_i_1_n_0        |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_5_reg_5434[9]_i_1_n_0        |                4 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_4_reg_5429[9]_i_1_n_0        |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_3_reg_5424[9]_i_1_n_0        |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_2_reg_5419[9]_i_1_n_0        |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_29_reg_5554[9]_i_1_n_0       |                5 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_28_reg_5549[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_27_reg_5544[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_14_reg_5479[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_24_reg_5529[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_23_reg_5524[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_22_reg_5519[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_21_reg_5514[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_20_reg_5509[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_1_reg_5414[9]_i_1_n_0        |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_19_reg_5504[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_18_reg_5499[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_17_reg_5494[9]_i_1_n_0       |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_16_reg_5489[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/my_hls_label/grp_tanh_fu_370/select_ln322_15_reg_5484[9]_i_1_n_0       |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                                             | imem/clear                                                                          |                4 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                                  | ctoc/clear                                                                          |                3 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                                              | ctoc/bs_bits0                                                                       |                4 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                            |               12 |             14 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                                     |                                                                                     |                6 |             15 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                                |                                                                                     |                4 |             15 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                4 |             16 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_7                                                                        |                                                                                     |                6 |             21 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__252_n_0                                                       |                                                                                     |                9 |             21 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__113_n_0                                                       |                                                                                     |                9 |             21 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_4                                                                        |                                                                                     |                7 |             21 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__117_n_0                                                       |                                                                                     |                8 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__164_n_0                                                       |                                                                                     |                9 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__175_n_0                                                       |                                                                                     |                7 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__177_n_0                                                       |                                                                                     |                9 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__188_n_0                                                       |                                                                                     |                6 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__253_n_0                                                       |                                                                                     |                8 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                                             | my_test_algo/my_hls_label/input1_9_V_ap_vld_preg                                    |                6 |             23 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_8                                                                        |                                                                                     |                6 |             23 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__216_n_0_repN                                                  |                                                                                     |               16 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_16                                                        |                                                                                     |                6 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__223_n_0                                                       |                                                                                     |               10 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__205_n_0                                                       |                                                                                     |               16 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__222_n_0                                                       |                                                                                     |                6 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__180_n_0                                                       |                                                                                     |               23 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__215_n_0                                                       |                                                                                     |                7 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__276_n_0                                                       |                                                                                     |               13 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__188_n_0                                                       |                                                                                     |                9 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__187_n_0_repN                                                  |                                                                                     |               14 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__226_n_0                                                       |                                                                                     |               19 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__186_n_0                                                       |                                                                                     |               19 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__274_n_0                                                       |                                                                                     |               16 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__193_n_0                                                       |                                                                                     |               18 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__203_n_0                                                       |                                                                                     |               17 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__204_n_0                                                       |                                                                                     |               18 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__209_n_0                                                       |                                                                                     |               16 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__214_n_0                                                       |                                                                                     |                7 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_6                                                         |                                                                                     |                8 |             26 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68]                 | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               10 |             32 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65]                 | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               12 |             40 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_33                                                        |                                                                                     |                9 |             41 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_11                                                                       |                                                                                     |               12 |             46 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_2                                                                        |                                                                                     |               21 |             46 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_49                                                        |                                                                                     |               12 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_1                                                         |                                                                                     |               12 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_51                                                        |                                                                                     |               19 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__195_n_0                                                       |                                                                                     |               14 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_37                                                        |                                                                                     |               12 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__192_n_0                                                       |                                                                                     |               15 |             50 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__210_n_0                                                       |                                                                                     |               30 |             50 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__190_n_0                                                       |                                                                                     |               14 |             50 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_13                                                        |                                                                                     |               13 |             50 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_6                                                                        |                                                                                     |               12 |             51 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                                             |                                                                                     |               22 |             52 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_35                                                        |                                                                                     |               15 |             54 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_32                                                        |                                                                                     |               17 |             56 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                           |               21 |             56 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN                                                                          |                                                                                     |               21 |             57 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_41                                                        |                                                                                     |               21 |             60 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_69                                                        |                                                                                     |               19 |             61 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_1                                                                        |                                                                                     |               18 |             62 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_52                                                        |                                                                                     |               20 |             63 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                                     |                                                                                     |               32 |             64 |
|  pcie_clk_buf                     |                                                                                                                                             | cp/SR[0]                                                                            |               28 |             64 |
|  pcie_clk_buf                     |                                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                        |               27 |             64 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66]                 | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               30 |             64 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_10                                                                       |                                                                                     |               19 |             66 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_48                                                        |                                                                                     |               25 |             69 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_12                                                                       |                                                                                     |               19 |             71 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_14                                                        |                                                                                     |               18 |             72 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_65                                                        |                                                                                     |               18 |             72 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__191_n_0                                                       |                                                                                     |               25 |             72 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] | my_test_algo/reset                                                                  |               17 |             74 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_43                                                        |                                                                                     |               20 |             74 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_13                                                        |                                                                                     |               23 |             81 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_68                                                        |                                                                                     |               25 |             82 |
|  pcie_clk_buf                     |                                                                                                                                             |                                                                                     |               34 |             85 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_3                                                                        |                                                                                     |               23 |             86 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_22                                                        |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_26                                                        |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_17                                                        |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_11                                                        |                                                                                     |               25 |             97 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_42                                                        |                                                                                     |               36 |             98 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_6                                                                        |                                                                                     |               31 |            100 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_46                                                        |                                                                                     |               29 |            101 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_4                                                                        |                                                                                     |               24 |            102 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_9                                                         |                                                                                     |               29 |            104 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_7                                                                        |                                                                                     |               34 |            105 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_52                                                        |                                                                                     |               48 |            106 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_1                                                                        |                                                                                     |               40 |            108 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN                                                                          |                                                                                     |               27 |            109 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_57                                                        |                                                                                     |               43 |            110 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_54                                                        |                                                                                     |               35 |            114 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_28                                                        |                                                                                     |               35 |            115 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_22                                                        |                                                                                     |               37 |            119 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_33                                                        |                                                                                     |               37 |            121 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_39                                                        |                                                                                     |               32 |            122 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_70                                                        |                                                                                     |               32 |            122 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_73                                                        |                                                                                     |               38 |            123 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_19                                                        |                                                                                     |               34 |            125 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_2                                                         |                                                                                     |               34 |            127 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_49                                                        |                                                                                     |               44 |            130 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_71                                                        |                                                                                     |               35 |            131 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_37                                                        |                                                                                     |               40 |            133 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_2                                                                        |                                                                                     |               37 |            138 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_2                                                                        |                                                                                     |               45 |            138 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_38                                                        |                                                                                     |               28 |            138 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_56                                                        |                                                                                     |               43 |            138 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_15                                                        |                                                                                     |               41 |            139 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_53                                                        |                                                                                     |               49 |            140 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_25                                                        |                                                                                     |               37 |            143 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_45                                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_5                                                         |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_51                                                        |                                                                                     |               51 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_24                                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_10                                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_42                                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_2                                                         |                                                                                     |               37 |            145 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_3                                                         |                                                                                     |               38 |            146 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_14                                                        |                                                                                     |               38 |            147 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_8                                                         |                                                                                     |               38 |            147 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_4                                                         |                                                                                     |               38 |            148 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_31                                                        |                                                                                     |               38 |            148 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_6                                                         |                                                                                     |               38 |            150 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_36                                                        |                                                                                     |               64 |            150 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_48                                                        |                                                                                     |               47 |            151 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_4                                                                        |                                                                                     |               43 |            152 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_62                                                        |                                                                                     |               43 |            153 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_9                                                                        |                                                                                     |               40 |            153 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_23                                                        |                                                                                     |               42 |            153 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_35                                                        |                                                                                     |               49 |            153 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_3                                                                        |                                                                                     |               59 |            159 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0                                                                |                                                                                     |               62 |            162 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_23                                                        |                                                                                     |               46 |            163 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_9                                                         |                                                                                     |               42 |            166 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN_5                                                                        |                                                                                     |               48 |            167 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_5                                                         |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_4                                                         |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_29                                                        |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_47                                                        |                                                                                     |               45 |            169 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_59                                                        |                                                                                     |               57 |            169 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_36                                                        |                                                                                     |               44 |            170 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_21                                                        |                                                                                     |               45 |            172 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0                                                                |                                                                                     |               54 |            173 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_39                                                        |                                                                                     |               52 |            174 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_60                                                        |                                                                                     |               46 |            175 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_12                                                        |                                                                                     |               48 |            175 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_18                                                        |                                                                                     |               48 |            178 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_46                                                        |                                                                                     |               51 |            179 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_45                                                        |                                                                                     |               58 |            181 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_25                                                        |                                                                                     |               54 |            181 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ce_repN                                                                          |                                                                                     |               56 |            182 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_19                                                        |                                                                                     |               50 |            182 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_29                                                        |                                                                                     |               52 |            183 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_64                                                        |                                                                                     |               50 |            183 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_50                                                        |                                                                                     |               66 |            184 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_1                                                                        |                                                                                     |               59 |            186 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_30                                                        |                                                                                     |               47 |            187 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_18                                                        |                                                                                     |               51 |            191 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_44                                                        |                                                                                     |               61 |            193 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_61                                                        |                                                                                     |               50 |            195 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_76                                                        |                                                                                     |               56 |            195 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_28                                                        |                                                                                     |               51 |            197 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_7                                                         |                                                                                     |               49 |            201 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN                                                           |                                                                                     |               52 |            201 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_27                                                        |                                                                                     |               53 |            203 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_1                                                         |                                                                                     |               53 |            203 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_21                                                        |                                                                                     |               55 |            205 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_63                                                        |                                                                                     |               55 |            205 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_34                                                        |                                                                                     |               86 |            211 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_8                                                         |                                                                                     |               62 |            212 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_26                                                        |                                                                                     |               55 |            217 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_17                                                        |                                                                                     |               55 |            219 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_50                                                        |                                                                                     |               65 |            219 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_12                                                        |                                                                                     |               59 |            223 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_38                                                        |                                                                                     |               55 |            223 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_11                                                        |                                                                                     |               56 |            225 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_75                                                        |                                                                                     |               70 |            226 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_5                                                                        |                                                                                     |               60 |            227 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_31                                                        |                                                                                     |               59 |            227 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ce_repN_3                                                                        |                                                                                     |               70 |            229 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_15                                                        |                                                                                     |               59 |            232 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_55                                                        |                                                                                     |               65 |            234 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_20                                                        |                                                                                     |               66 |            237 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_34                                                        |                                                                                     |               66 |            239 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_20                                                        |                                                                                     |               60 |            240 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_44                                                        |                                                                                     |               73 |            242 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_72                                                        |                                                                                     |               61 |            246 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_74                                                        |                                                                                     |               75 |            249 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_3                                                         |                                                                                     |               65 |            253 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_43                                                        |                                                                                     |               69 |            255 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_58                                                        |                                                                                     |               70 |            258 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_67                                                        |                                                                                     |               71 |            261 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_10                                                        |                                                                                     |               68 |            267 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN                                                           |                                                                                     |               70 |            268 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_16                                                        |                                                                                     |               71 |            269 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_66                                                        |                                                                                     |               69 |            270 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_7                                                         |                                                                                     |               73 |            273 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_32                                                        |                                                                                     |               73 |            274 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_40                                                        |                                                                                     |               76 |            280 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_27                                                        |                                                                                     |               75 |            284 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_40                                                        |                                                                                     |               73 |            289 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_41                                                        |                                                                                     |               97 |            336 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce                                                                               |                                                                                     |               67 |            375 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_fu_440/ap_ce_reg_reg_n_0                                                                  |                                                                                     |              113 |            382 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_valid                                                                                                                     | my_test_algo/reset                                                                  |              213 |            414 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce                                                                               |                                                                                     |              220 |            971 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                                             |                                                                                     |              486 |           1462 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_370/tanh_table1_U/tanh_tanh_table1_rom_U/data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1] |                                                                                     |             1546 |           7430 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0                                                                |                                                                                     |             2684 |           9488 |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


