{"vcs1":{"timestamp_begin":1712716615.504118056, "rt":0.90, "ut":0.47, "st":0.30}}
{"vcselab":{"timestamp_begin":1712716616.596941446, "rt":0.90, "ut":0.59, "st":0.27}}
{"link":{"timestamp_begin":1712716617.649037711, "rt":0.49, "ut":0.18, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712716614.627737859}
{"VCS_COMP_START_TIME": 1712716614.627737859}
{"VCS_COMP_END_TIME": 1712716618.315830735}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338564}}
{"stitch_vcselab": {"peak_mem": 238992}}
