<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'yolo_conv_top' consists of the following:&#xA;&#x9;'mul' operation of DSP[912] ('mul_ln203', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [911]  (3.36 ns)&#xA;&#x9;'add' operation of DSP[912] ('add_ln203_1', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [912]  (3.02 ns)&#xA;&#x9;'getelementptr' operation ('line_buff_group_0_va_4', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [915]  (0 ns)&#xA;&#x9;'load' operation ('line_buff_group_0_va_6', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) on array 'line_buff_group_0.val[1].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:28 [926]  (3.25 ns)" projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:55.757+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2ns, effective delay budget: 8ns)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:55.740+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('local_mem_group_0_d_450', yolo_conv_fp_2019_64/src/yolo_conv.cpp:164) on array 'local_mem_group[0].data[0].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:47 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'local_mem_group_0_d'." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:51.285+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'yolo_conv_top' (Loop: Loop 7): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln208', yolo_conv_fp_2019_64/src/yolo_conv.cpp:208) to 'out_stream_merge' and fifo request on port 'out_stream_group[0].V.V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:24 (yolo_conv_fp_2019_64/src/yolo_conv.cpp:185)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:38.232+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'yolo_conv_top' (Loop: Loop 7): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)&#xA;   between 'store' operation ('tmp_V_write_ln177', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177) of variable 'val_output[0].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177 on local variable 'tmp.V' and 'load' operation ('tmp_V_load', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177) on local variable 'tmp.V'." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:37.476+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('kernel_bias_fp_2_V_18_write_ln87', yolo_conv_fp_2019_64/src/yolo_conv.cpp:87) of variable 'curr_input.data.sub_data_2.V', yolo_conv_fp_2019_64/src/yolo_stream.h:8->yolo_conv_fp_2019_64/src/yolo_stream.h:16->yolo_conv_fp_2019_64/src/yolo_conv.cpp:84 on array 'kernel_bias_fp[2].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:51 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel_bias_fp_2_V'." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:36.502+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)&#xA;   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:32.296+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:32.256+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:32.107+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:32.103+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:32.081+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Window&lt;3, 3, ap_fixed&lt;16, 8, 4, 0, 0> >.val[0].V[0]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:271) on array 'line_buff_val_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buff_val_0_V'." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:29.583+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('Window&lt;3, 3, ap_fixed&lt;16, 8, 4, 0, 0> >.val[0].V[0]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:271) on array 'line_buff_val_0_V' within the first cycle (II = 1).&#xA;Please consider increasing the target initiation interval of the pipeline." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:29.571+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:31)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:28.160+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:31)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.477+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:30)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.472+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:30)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.468+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:29)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.464+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:29)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.460+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:28)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.457+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:28)." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:52:22.451+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:55:18.159+0100" type="Warning"/>
        <logs message="WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging." projectName="yolo_conv_fp_2019_64" solutionName="solution1" date="2019-07-16T08:54:14.419+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
