$date
  Sun Aug 10 17:32:45 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module p1_ff_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # enable $end
$var reg 4 $ d[3:0] $end
$var reg 4 % q[3:0] $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' enable $end
$var reg 1 ( reset $end
$var reg 4 ) d[3:0] $end
$var reg 4 * q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
b0101 $
bUUUU %
0&
1'
0(
b0101 )
bUUUU *
#10000000
1"
0#
b0000 $
0'
1(
b0000 )
