Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  9 19:34:30 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.442        0.000                      0                  417        0.116        0.000                      0                  417        6.000        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 6.500}      13.000          76.923          
virtual_clock  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.442        0.000                      0                  221        0.116        0.000                      0                  221        6.000        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                 10.521        0.000                      0                    1        0.280        0.000                      0                    1  
clk            virtual_clock        2.989        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.431        0.000                      0                  165        0.472        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 9.598ns (76.474%)  route 2.953ns (23.526%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 17.201 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.885 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.885    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.108 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.108    fir_filter_i4/p_0_in[15]
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    17.201    fir_filter_i4/CLK
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)        0.062    17.550    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.550    
                         arrival time                         -17.108    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.548ns  (logic 9.595ns (76.468%)  route 2.953ns (23.532%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.105 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.105    fir_filter_i4/p_0_in[12]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.439    17.203    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    17.525    
                         clock uncertainty           -0.035    17.490    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    17.552    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                         -17.105    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 9.574ns (76.429%)  route 2.953ns (23.571%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.084 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.084    fir_filter_i4/p_0_in[14]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.439    17.203    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    17.525    
                         clock uncertainty           -0.035    17.490    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    17.552    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                         -17.084    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.453ns  (logic 9.500ns (76.289%)  route 2.953ns (23.711%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.010 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.010    fir_filter_i4/p_0_in[13]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.439    17.203    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    17.525    
                         clock uncertainty           -0.035    17.490    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    17.552    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                         -17.010    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.437ns  (logic 9.484ns (76.258%)  route 2.953ns (23.742%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.994 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.994    fir_filter_i4/p_0_in[11]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.439    17.203    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    17.525    
                         clock uncertainty           -0.035    17.490    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    17.552    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.434ns  (logic 9.481ns (76.252%)  route 2.953ns (23.748%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.991 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.991    fir_filter_i4/p_0_in[8]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    17.204    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    17.526    
                         clock uncertainty           -0.035    17.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    17.553    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.553    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.413ns  (logic 9.460ns (76.212%)  route 2.953ns (23.788%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.970 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.970    fir_filter_i4/p_0_in[10]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    17.204    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    17.526    
                         clock uncertainty           -0.035    17.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    17.553    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.553    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.339ns  (logic 9.386ns (76.070%)  route 2.953ns (23.930%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.896 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.896    fir_filter_i4/p_0_in[9]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    17.204    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    17.526    
                         clock uncertainty           -0.035    17.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    17.553    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.553    
                         arrival time                         -16.896    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.323ns  (logic 9.370ns (76.039%)  route 2.953ns (23.961%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.657    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.880 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.880    fir_filter_i4/p_0_in[7]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    17.204    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    17.526    
                         clock uncertainty           -0.035    17.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    17.553    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.553    
                         arrival time                         -16.880    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.320ns  (logic 9.367ns (76.033%)  route 2.953ns (23.967%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.579     5.654    fir_filter_i4/p_data_reg[0][7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.690 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.210 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.245    12.456    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    14.533 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.126    15.659    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.783 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.783    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.315 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.315    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.429 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.429    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.543    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.877 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.877    fir_filter_i4/p_0_in[4]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    17.204    fir_filter_i4/CLK
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    17.526    
                         clock uncertainty           -0.035    17.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    17.553    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.553    
                         arrival time                         -16.877    
  -------------------------------------------------------------------
                         slack                                  0.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sync_reset
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.802ns (16.090%)  route 4.181ns (83.910%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    U16                                               0.000     0.000 r  sync_reset (IN)
                         net (fo=0)                   0.000     0.000    sync_reset
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  sync_reset_IBUF_inst/O
                         net (fo=1, routed)           4.181     4.983    dds_sine_i3/sync_reset_IBUF
    SLICE_X0Y12          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.634     4.640    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y12          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     4.640    
                         clock uncertainty            0.035     4.675    
    SLICE_X0Y12          FDPE (Hold_fdpe_C_D)         0.192     4.867    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           4.983    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X11Y28         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[0][9]/Q
                         net (fo=2, routed)           0.120     1.644    fir_filter_i4/p_data_reg[0][9]
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.896    fir_filter_i4/CLK
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism             -0.500     1.396    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.070     1.466    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.381    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     1.545 r  dds_sine_i3/o_sine_reg[7]/Q
                         net (fo=1, routed)           0.117     1.662    fir_filter_i4/D[7]
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.894    fir_filter_i4/CLK
    SLICE_X10Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
                         clock pessimism             -0.480     1.414    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.063     1.477    fir_filter_i4/p_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.384    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     1.548 r  dds_sine_i3/o_sine_reg[10]/Q
                         net (fo=1, routed)           0.113     1.661    fir_filter_i4/D[10]
    SLICE_X10Y28         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X10Y28         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/C
                         clock pessimism             -0.480     1.417    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.059     1.476    fir_filter_i4/p_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.384    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     1.548 r  dds_sine_i3/o_sine_reg[11]/Q
                         net (fo=1, routed)           0.113     1.661    fir_filter_i4/D[11]
    SLICE_X10Y28         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X10Y28         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism             -0.480     1.417    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.052     1.469    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.392    fir_filter_i4/CLK
    SLICE_X10Y7          FDCE                                         r  fir_filter_i4/p_data_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164     1.556 r  fir_filter_i4/p_data_reg[4][2]/Q
                         net (fo=2, routed)           0.126     1.682    fir_filter_i4/p_data_reg[4][2]
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][2]/C
                         clock pessimism             -0.500     1.409    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.070     1.479    fir_filter_i4/p_data_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.391    fir_filter_i4/CLK
    SLICE_X10Y11         FDCE                                         r  fir_filter_i4/p_data_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     1.555 r  fir_filter_i4/p_data_reg[6][12]/Q
                         net (fo=2, routed)           0.126     1.681    fir_filter_i4/p_data_reg[6][12]
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/p_data_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.904    fir_filter_i4/CLK
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/p_data_reg[7][12]/C
                         clock pessimism             -0.500     1.404    
    SLICE_X11Y13         FDCE (Hold_fdce_C_D)         0.070     1.474    fir_filter_i4/p_data_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.392    fir_filter_i4/CLK
    SLICE_X10Y8          FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164     1.556 r  fir_filter_i4/p_data_reg[4][12]/Q
                         net (fo=2, routed)           0.128     1.684    fir_filter_i4/p_data_reg[4][12]
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/p_data_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.908    fir_filter_i4/CLK
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/p_data_reg[5][12]/C
                         clock pessimism             -0.503     1.405    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.070     1.475    fir_filter_i4/p_data_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.392    fir_filter_i4/CLK
    SLICE_X10Y7          FDCE                                         r  fir_filter_i4/p_data_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164     1.556 r  fir_filter_i4/p_data_reg[4][9]/Q
                         net (fo=2, routed)           0.128     1.684    fir_filter_i4/p_data_reg[4][9]
    SLICE_X11Y7          FDCE                                         r  fir_filter_i4/p_data_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.908    fir_filter_i4/CLK
    SLICE_X11Y7          FDCE                                         r  fir_filter_i4/p_data_reg[5][9]/C
                         clock pessimism             -0.503     1.405    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.070     1.475    fir_filter_i4/p_data_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.393    fir_filter_i4/CLK
    SLICE_X10Y6          FDCE                                         r  fir_filter_i4/p_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164     1.557 r  fir_filter_i4/p_data_reg[4][0]/Q
                         net (fo=2, routed)           0.122     1.679    fir_filter_i4/p_data_reg[4][0]
    SLICE_X10Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X10Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][0]/C
                         clock pessimism             -0.500     1.409    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.059     1.468    fir_filter_i4/p_data_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y6    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB18_X0Y6    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.000      10.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X11Y18   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X11Y20   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X11Y21   fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X11Y21   fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X11Y21   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y18   fir_filter_i4/o_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y20   fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y18   fir_filter_i4/o_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y18   fir_filter_i4/o_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y19   fir_filter_i4/o_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y19   fir_filter_i4/o_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y19   fir_filter_i4/o_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y19   fir_filter_i4/o_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y20   fir_filter_i4/o_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y20   fir_filter_i4/o_data_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X10Y9    fir_filter_i4/p_data_reg[4][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y9    fir_filter_i4/p_data_reg[4][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y9    fir_filter_i4/p_data_reg[4][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X10Y11   fir_filter_i4/p_data_reg[6][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X10Y10   fir_filter_i4/p_data_reg[6][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X12Y9    fir_filter_i4/p_data_reg[6][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X12Y9    fir_filter_i4/p_data_reg[6][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y9    fir_filter_i4/p_data_reg[6][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y9    fir_filter_i4/p_data_reg[6][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.521ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.055ns (15.587%)  route 5.713ns (84.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 17.284 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.713     6.644    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.768 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.768    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.520    17.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    17.284    
                         clock uncertainty           -0.025    17.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    17.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         17.288    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 10.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.210ns (9.011%)  route 2.125ns (90.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           2.125     2.291    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.336    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 3.070ns (56.607%)  route 2.353ns (43.393%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     4.563    fir_filter_i4/CLK
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.353     7.372    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.986 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.986    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 3.063ns (56.504%)  route 2.358ns (43.496%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.558     4.564    fir_filter_i4/CLK
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.358     7.378    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.986 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.986    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.063ns (56.495%)  route 2.358ns (43.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.558     4.564    fir_filter_i4/CLK
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.358     7.378    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.985 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.985    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 3.054ns (56.368%)  route 2.364ns (43.632%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.558     4.564    fir_filter_i4/CLK
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.364     7.384    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.981 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.981    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 3.068ns (57.047%)  route 2.310ns (42.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     4.563    fir_filter_i4/CLK
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.310     7.329    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.940 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.940    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 3.065ns (57.137%)  route 2.299ns (42.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.556     4.562    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.299     7.317    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.926 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.926    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 3.055ns (58.040%)  route 2.208ns (41.960%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     4.563    fir_filter_i4/CLK
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.208     7.227    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.826 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.826    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 3.057ns (58.446%)  route 2.173ns (41.554%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.556     4.562    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.173     7.191    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.792 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.792    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 3.052ns (58.464%)  route 2.169ns (41.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     4.563    fir_filter_i4/CLK
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.169     7.187    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.784 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.784    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.056ns (58.668%)  route 2.153ns (41.332%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.556     4.562    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.153     7.171    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.771 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.771    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.254ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.950 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.400%)  route 0.286ns (18.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.951 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 1.254ns (79.514%)  route 0.323ns (20.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.990 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.990    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 1.265ns (79.661%)  route 0.323ns (20.339%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.876    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.000 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.000    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.978ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.252ns (78.639%)  route 0.340ns (21.361%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.340     1.893    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.003 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.003    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.983ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.248ns (78.234%)  route 0.347ns (21.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.901    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.008 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.008    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.992ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 1.282ns (79.683%)  route 0.327ns (20.317%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.877    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.017 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.017    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.995ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.255ns (78.072%)  route 0.352ns (21.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.352     1.906    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.020 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.020    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  2.995    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 1.058ns (10.175%)  route 9.343ns (89.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.469    10.401    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y30          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    16.832    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 1.058ns (10.185%)  route 9.332ns (89.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.458    10.390    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X2Y30          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    16.918    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 1.058ns (10.312%)  route 9.204ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.331    10.262    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    16.832    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 1.058ns (10.312%)  route 9.204ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.331    10.262    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    16.832    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 1.058ns (10.312%)  route 9.204ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.331    10.262    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    16.832    dds_sine_i3/o_sine_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.258ns  (logic 1.058ns (10.316%)  route 9.200ns (89.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.327    10.258    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X1Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    17.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    16.832    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 1.058ns (10.629%)  route 8.898ns (89.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         6.024     9.956    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.505    17.269    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                         clock pessimism              0.000    17.269    
                         clock uncertainty           -0.035    17.234    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    16.829    dds_sine_i3/o_sine_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.058ns (10.790%)  route 8.749ns (89.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 17.268 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         5.876     9.808    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y26          FDCE                                         f  dds_sine_i3/o_sine_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.504    17.268    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                         clock pessimism              0.000    17.268    
                         clock uncertainty           -0.035    17.233    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    16.828    dds_sine_i3/o_sine_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 1.058ns (10.956%)  route 8.601ns (89.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 17.266 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         5.728     9.659    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y25          FDCE                                         f  dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    17.266    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                         clock pessimism              0.000    17.266    
                         clock uncertainty           -0.035    17.231    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    16.826    dds_sine_i3/o_sine_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 1.058ns (10.956%)  route 8.601ns (89.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 17.266 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.873     3.808    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         5.728     9.659    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y25          FDCE                                         f  dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    17.266    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                         clock pessimism              0.000    17.266    
                         clock uncertainty           -0.035    17.231    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    16.826    dds_sine_i3/o_sine_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.208ns (8.847%)  route 2.147ns (91.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.008     2.356    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X10Y5          FDCE                                         f  fir_filter_i4/p_data_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X10Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][0]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.877    fir_filter_i4/p_data_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X10Y5          FDCE                                         f  fir_filter_i4/p_data_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X10Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][13]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.877    fir_filter_i4/p_data_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X11Y5          FDCE                                         f  fir_filter_i4/p_data_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][2]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X11Y5          FDCE                                         f  fir_filter_i4/p_data_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[5][3]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X11Y5          FDCE                                         f  fir_filter_i4/p_data_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[6][0]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.208ns (8.198%)  route 2.334ns (91.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.195     2.542    fir_filter_i4/rstb
    SLICE_X11Y5          FDCE                                         f  fir_filter_i4/p_data_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y5          FDCE                                         r  fir_filter_i4/p_data_reg[6][2]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.208ns (7.946%)  route 2.414ns (92.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.275     2.623    fir_filter_i4/rstb
    SLICE_X10Y6          FDCE                                         f  fir_filter_i4/p_data_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X10Y6          FDCE                                         r  fir_filter_i4/p_data_reg[4][0]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X10Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.877    fir_filter_i4/p_data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.208ns (7.946%)  route 2.414ns (92.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.275     2.623    fir_filter_i4/rstb
    SLICE_X10Y6          FDCE                                         f  fir_filter_i4/p_data_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X10Y6          FDCE                                         r  fir_filter_i4/p_data_reg[4][7]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X10Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.877    fir_filter_i4/p_data_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.208ns (7.946%)  route 2.414ns (92.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.303    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=165, routed)         1.275     2.623    fir_filter_i4/rstb
    SLICE_X11Y6          FDCE                                         f  fir_filter_i4/p_data_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.909    fir_filter_i4/CLK
    SLICE_X11Y6          FDCE                                         r  fir_filter_i4/p_data_reg[5][1]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.770    





