<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Expressions" />
<meta name="abstract" content="Expressions are used throughout the Verilog language. V2LVS supports expressions used for structural description. These include things like identifiers; binary, hexadecimal, octal, and decimal numbers; port ranges; port selections; bit selection concatenations; and multiple concatenations." />
<meta name="description" content="Expressions are used throughout the Verilog language. V2LVS supports expressions used for structural description. These include things like identifiers; binary, hexadecimal, octal, and decimal numbers; port ranges; port selections; bit selection concatenations; and multiple concatenations." />
<meta name="DC.subject" content="V2LVS, expressions, Verilog" />
<meta name="keywords" content="V2LVS, expressions, Verilog" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id393baea1-d629-4f98-aada-3115254fb3bc" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Expressions</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Expressions" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id393baea1-d629-4f98-aada-3115254fb3bc">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Expressions</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Expressions
are used throughout the Verilog language. V2LVS supports expressions
used for structural description. These include things like identifiers;
binary, hexadecimal, octal, and decimal numbers; port ranges; port
selections; bit selection concatenations; and multiple concatenations.</span>
</div>
<ul class="ul"><li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id06557c4b-02bf-46d4-8235-5cc939f077c4"><p class="p"><span class="ph FontProperty HeadingLabel">Identifiers</span> —
Regular and escaped identifiers are supported up to 2048 characters
in length. Verilog supports mixed-case identifiers. By default,
SPICE identifiers are not case-sensitive. If case-sensitivity is
required during LVS, use the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Source Case', 'svrf_ur'); return false;">Source Case</a> YES specification
statement in your rule file.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id910c102b-290a-4ece-b474-d0d59d39ad13"><p class="p"><span class="ph FontProperty HeadingLabel">Escaped identifiers</span> —
Verilog’s escaped identifiers allow any non-white-space ASCII character
to be used in an identifier. Escaped identifiers are not recommended
in the V2LVS flow because they can present problems throughout the
flow as each tool handles the incompatible identifiers in its own
way. Debugging is also hindered as various mapped names are used
in different places in the flow. </p>
<p class="p">In addition, SPICE has a flat namespace that
does not include busses. Verilog port and bit selections are mapped
to SPICE identifiers that contain brackets by default (<a class="xref fm:HeadingOnly" href="Command_V2lvssetArrayDelimiter_id3a0a6fda.html#id3a0a6fda-50f4-4714-928e-93aceeab0b58__Command_V2lvssetArrayDelimiter_id3a0a6fda.xml#id3a0a6fda-50f4-4714-928e-93aceeab0b58" title="Specifies array delimiters.">v2lvs::set_array_delimiter</a> applies). Use of brackets in escaped
identifiers can lead to unpredictable name pairings that are not
specified by the Verilog standard. For example, bit 3 of an array
A in Verilog is mapped to the SPICE identifier A[3]. Most Verilog simulators
do not map an escaped identifier \A[3] onto bit 3 of array A. They
are required by the Verilog standard to match a regular identifier
to the same escaped identifier (for example, A is the same as \A).</p>
<p class="p">To provide for handling
identifiers in V2LVS conversion, the <a class="xref fm:HeadingOnly" href="Command_V2lvspreserveBackSlash_id9cbbc833.html#id9cbbc833-aeaf-4ccc-8e4d-5231ad9a23f7__Command_V2lvspreserveBackSlash_id9cbbc833.xml#id9cbbc833-aeaf-4ccc-8e4d-5231ad9a23f7" title="Specifies how backslash (\) characters are handled in escaped identifiers.">v2lvs::preserve_back_slash</a> -enable option is useful. This
command causes the leading backslash (\) character to be retained
on escaped identifiers that are not permitted Verilog identifiers.
This has the effect as ensuring bit 3 of A is not the same as \A[3].</p>
</li>
</ul>
<div class="section Subsections" id="id393baea1-d629-4f98-aada-3115254fb3bc__id7438226e-bf6b-49ab-b9f2-3db84a2043f0"><div class="section Subsection" id="id393baea1-d629-4f98-aada-3115254fb3bc__id0964cde7-b23d-47fa-a747-a15a69e6dcaf"><h2 class="title Subheading sectiontitle">Example — Handling escaped identifiers</h2><p class="p">This Verilog module:</p>
<pre class="pre codeblock leveled"><code>module DDD ( b, sum, ci ); 
input  [2:0] b; 
input ci; 
output [2:0] sum; 
wire  \b[2] , \b[1] ; 
wire \ci ; 
assign \b[2]  = b[1]; 
assign \b[1]  = b[0]; 
assign sum[2] = \b[2] ; 
assign sum[0] = \b[1] ; 
A A1 ( .i(\b[2] ), .zn(sum[1]), .ci(\ci ) ); 
endmodule 

module A ( i, zn, ci ); 
input i, ci; 
output zn; 
endmodule </code></pre><p class="p">translates as follows when v2lvs::preserve_back_slash
-disable (the default) is used:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT DDD b[2]  b[1]  b[0]  sum[2]  sum[1]  sum[0]  ci 
*.CONNECT b[2] b[1] 
*.CONNECT b[1] b[0] 
*.CONNECT sum[2] b[2] 
*.CONNECT sum[0] b[1] 
XA1 A $PINS i=b[2] zn=sum[1] ci=ci 
.ENDS 

.SUBCKT A i zn ci 
.ENDS </code></pre><p class="p">It translates as follows when v2lvs::preserve_back_slash
-enable is used:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT DDD b[2]  b[1]  b[0]  sum[2]  sum[1]  sum[0]  ci 
*.CONNECT \b[2] b[1] 
*.CONNECT \b[1] b[0] 
*.CONNECT sum[2] \b[2] 
*.CONNECT sum[0] \b[1] 
XA1 A $PINS i=\b[2] zn=sum[1] ci=ci 
.ENDS 

.SUBCKT A i zn ci 
.ENDS </code></pre><p class="p">In V2LVS, most escaped identifiers are mapped
directly to SPICE identifiers since SPICE supports most ASCII characters
in its identifiers. However, some characters cannot be translated
directly to SPICE. Leading dollar sign ($), comma (,), equals sign
(=), and forward slash (/) are escaped identifier characters which,
under certain circumstances, are disallowed in SPICE. The first
three characters in this list are replaced by the hash (#) character
by default. Additional hashes can be added to make generated names
unique, as necessary. However, if a generated name collides with
an existing (non-generated) name, this causes an error.</p>
<p class="p">Any / characters are left as-is in V2LVS
by default. However, some Verilog escaped identifier names can produce
undesired effects. The <a class="xref fm:HeadingOnly" href="Command_V2lvssubstituteChars_idd247c7d2.html#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb__Command_V2lvssubstituteChars_idd247c7d2.xml#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb" title="Specifies character substitutions.">v2lvs::substitute_chars</a> command (command line: -c) mitigates
the issue.</p>
<ul class="ul"><li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id654e1133-3a12-4f24-b40c-684d0c28df1e"><p class="p"><span class="ph FontProperty HeadingLabel">Unsupported expressions</span> —
Function calls and real numbers are not supported. Ternary expressions
(?:) are not supported in any structural application.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__ide22bb4fd-b860-4308-9c5d-832f4526f392"><p class="p"><span class="ph FontProperty HeadingLabel">Integer numbers</span> —
Decimal, hexadecimal, octal, and binary representations of numbers
are supported. V2LVS does not support x or z in numbers. Translation terminates
if they are encountered.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id1eb2b39d-f619-4a64-83b2-9473d4a2a64f"><p class="p"><span class="ph FontProperty HeadingLabel">Concatenated expressions and multiple concatenations</span> —
Concatenated expressions and multiple concatenations are supported.
Concatenation of constant expressions, module path expressions,
and nets are also respectively supported.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id913d196b-be36-41d7-b223-c0dd252c43cb"><p class="p"><span class="ph FontProperty HeadingLabel">Parameters in expressions </span>—
Parameters may be referenced in expressions, provided they return
a constant value that can be evaluated in a structural context. </p>
<p class="p">For example, the following module:</p>
<pre class="pre codeblock leveled"><code>module A ( inA ); 
parameter width=8; 
input [width-1:0] inA; 
endmodule </code></pre><p class="p">is translated into the following subcircuit:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT A inA[7]  inA[6]  inA[5]  inA[4]  inA[3]  inA[2]  inA[1] 
+ inA[0] 
.ENDS </code></pre><p class="p">The following uses of parameters are supported:</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__ida92b21c5-3434-4fc3-94e1-57ac599966ef"><p class="p">Parameter and local parameter declarations.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id67ae295c-8b4a-48ca-9e03-6a851049dfbb"><p class="p">Signed property with local parameter.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id8a3d40c9-5261-4886-be8a-ec668e6eeea4"><p class="p">List of parameter declarations in the
module declaration line.</p>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>parameter integer width = 8; 
parameter signed [5:0] p3 = 3; 
module SUB #(parameter p = 2) (out1, in1, in2); 
module top #(parameter signed num1 = 24, parameter real num2 = num1) 
  ( input wire [7:0] in, output [5:0] out1); </code></pre></li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id968caf4a-39ed-4e65-9b1b-62092ef99e9f"><p class="p">Explicit parameter support in module
instantiation. For example:</p>
<pre class="pre codeblock leveled"><code>vdff #(.size(8),.delay(12)) mod_c(out_c, in_c, clk);</code></pre></li>
</ul>
<h2 class="title Subheading sectiontitle">Unary and
Binary Expressions</h2><p class="p">Unary and binary expressions are often used
for behavioral syntax and cause the module they are contained in
to be skipped in translation with a warning. </p>
<p class="p">Some binary expressions may be used in port
declarations to specify range values. The supported binary expressions
include +   -   *   **   /   %   &lt;   =&lt;   &gt;   &gt;=   ==   !=  
&amp;&amp;   ||.</p>
<p class="p">The + and - operators may be used in range
expressions, such as the following code:</p>
<pre class="pre codeblock leveled"><code>assign b1[1+:4] = a[1]; 
sub i1[1:0] (.a(tp1[11-:8]),.b_i({tp2[2-:3],1'b0})); </code></pre><p class="p">Some binary expressions may be used with bit
expressions. The supported binary expressions for use with bit expressions
include +   -   &lt;   =&lt;   &gt;   &gt;=   ==   !=   &amp;&amp;   ||.</p>
<p class="p">The signed shift operators &gt;&gt;&gt; and &lt;&lt;&lt;
are treated as &gt;&gt; and &lt;&lt;, respectively.</p>
</div>
<div class="section Subsection" id="id393baea1-d629-4f98-aada-3115254fb3bc__id9f58459f-b749-4c2c-b94e-992ed13a3494"><h2 class="title Subheading sectiontitle">Miscellaneous
Expression Handling</h2><p class="p">These expressions are all supported.</p>
<ul class="ul"><li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id1da2244f-71be-4b2b-9e3f-bf101b2febfc"><p class="p">Event triggers (with -&gt; operator) can
take a hierarchical identifier. For example:</p>
<pre class="pre codeblock leveled"><code>if ( in1[4:1] == 4'b1010 ) 
    -&gt; top.a.trig1 </code></pre></li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id22c2dc63-dc4b-4aaa-9f20-c923cf5eba81"><p class="p">Event expressions can take hierarchical
identifiers.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__ida4d98677-481c-40ef-87ed-6179666c1fa7"><p class="p">Variable assignments can be performed
on hierarchical paths.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__idae92388c-dca3-4bda-8de1-6f93b442eeb8"><p class="p">Expressions with constant-range (as in
assignment to a slice).</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id64512166-0a23-48e7-890f-89a1d5236c67"><p class="p">Initialization during declaration, for
example: reg a = 0;.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__ideeb2031f-52f4-41f3-9f28-b5c391064a85"><p class="p">UDP instantiation in module items and
generate items.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__id018be4ce-b85d-4cb3-a4a0-80e7182ffdf4"><p class="p">Arrayed identifiers and escaped arrayed
identifiers.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__idffd7bce4-4690-4242-bd2e-305e5df462e1"><p class="p">Comma-separated sensitivity list.</p>
</li>
<li class="li" id="id393baea1-d629-4f98-aada-3115254fb3bc__idddb57963-d6f7-4ceb-aa63-c09dc6631f8b"><p class="p">@*, @(*) event control statements.</p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Expressions"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_Expressions_id393baea1.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>