; ModuleID = '/llk/IR_all_yes/drivers/clk/qcom/clk-alpha-pll.c_pt.bc'
source_filename = "../drivers/clk/qcom/clk-alpha-pll.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_regs\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_regs\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_regs\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_regs:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_regs\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_regs:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_configure\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_configure\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_configure\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_configure\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_fixed_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fixed_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fixed_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fixed_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fixed_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fixed_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_huayra_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_huayra_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_huayra_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_huayra_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_huayra_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_huayra_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_hwfsm_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_hwfsm_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_hwfsm_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_hwfsm_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_hwfsm_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_hwfsm_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_fixed_trion_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fixed_trion_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fixed_trion_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fixed_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fixed_trion_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fixed_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_ro_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_ro_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_ro_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_ro_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_ro_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_ro_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_fabia_pll_configure\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_fabia_pll_configure\09\09\09\09"
module asm "\09.long\09__crc_clk_fabia_pll_configure\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_fabia_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_fabia_pll_configure\22\09\09\09\09\09"
module asm "__kstrtabns_clk_fabia_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_fabia_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fabia_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fabia_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fabia_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_fixed_fabia_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fixed_fabia_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fixed_fabia_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fixed_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fixed_fabia_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fixed_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_trion_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_trion_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_trion_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_trion_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_fabia_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_fabia_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_fabia_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_fabia_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_fabia_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_trion_pll_configure\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_trion_pll_configure\09\09\09\09"
module asm "\09.long\09__crc_clk_trion_pll_configure\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_trion_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_trion_pll_configure\22\09\09\09\09\09"
module asm "__kstrtabns_clk_trion_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_trion_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_trion_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_trion_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_trion_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_trion_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_lucid_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_lucid_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_lucid_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_lucid_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_lucid_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_lucid_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_lucid_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_lucid_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_lucid_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_lucid_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_lucid_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_lucid_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_agera_pll_configure\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_agera_pll_configure\09\09\09\09"
module asm "\09.long\09__crc_clk_agera_pll_configure\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_agera_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_agera_pll_configure\22\09\09\09\09\09"
module asm "__kstrtabns_clk_agera_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_agera_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_agera_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_agera_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_agera_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_agera_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_agera_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+clk_alpha_pll_lucid_5lpe_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_lucid_5lpe_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_lucid_5lpe_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_lucid_5lpe_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+clk_alpha_pll_fixed_lucid_5lpe_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fixed_lucid_5lpe_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fixed_lucid_5lpe_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fixed_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fixed_lucid_5lpe_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fixed_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+clk_alpha_pll_postdiv_lucid_5lpe_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_lucid_5lpe_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_lucid_5lpe_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_lucid_5lpe_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_lucid_5lpe_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_zonda_pll_configure\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_zonda_pll_configure\09\09\09\09"
module asm "\09.long\09__crc_clk_zonda_pll_configure\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_zonda_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_zonda_pll_configure\22\09\09\09\09\09"
module asm "__kstrtabns_clk_zonda_pll_configure:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+clk_alpha_pll_zonda_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_zonda_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_zonda_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_zonda_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_zonda_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_zonda_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_fixed_lucid_evo_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_fixed_lucid_evo_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_fixed_lucid_evo_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_fixed_lucid_evo_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_fixed_lucid_evo_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_fixed_lucid_evo_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+clk_alpha_pll_postdiv_lucid_evo_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_clk_alpha_pll_postdiv_lucid_evo_ops\09\09\09\09"
module asm "\09.long\09__crc_clk_alpha_pll_postdiv_lucid_evo_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_clk_alpha_pll_postdiv_lucid_evo_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22clk_alpha_pll_postdiv_lucid_evo_ops\22\09\09\09\09\09"
module asm "__kstrtabns_clk_alpha_pll_postdiv_lucid_evo_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.clk_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.clk_div_table = type { i32, i32 }
%struct.clk_alpha_pll = type { i32, ptr, ptr, i32, i8, %struct.clk_regmap }
%struct.clk_regmap = type { %struct.clk_hw, ptr, i32, i32, i8 }
%struct.clk_hw = type { ptr, ptr, ptr }
%struct.alpha_pll_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.pll_vco = type { i32, i32, i32 }

@clk_alpha_pll_regs = dso_local constant { [8 x [17 x i8]], [56 x i8] } { [8 x [17 x i8]] [[17 x i8] c"\04\00\08\0C\10\14\00\18\00\00\1C \00$\00\00\00", [17 x i8] c"\04\00\08\00\10\00\00\14\18\00\1C \00$\00\00\00", [17 x i8] c"\04\00\08\0C\10\00\00\18\00\00\1C\00\00$\00\00\00", [17 x i8] c"\04\00\00\00\0C\10\00\14\18\00\1C \00$,8\00", [17 x i8] c"\04\08@\00\0C\10\14\18\1C $(,08\00\00", [17 x i8] c"\04\00\08\00\0C\00\00\10\14\00\18\1C\00,\00\00\00", [17 x i8] c"\04\00\08\00\0C\00\00\10\14\18\1C $8(\00\00", [17 x i8] c"\10\00\14\00\18\1C\00 $(,04\0C\04\00\00"], [56 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_regs = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_regs = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_regs = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_regs to i32), ptr @__kstrtab_clk_alpha_pll_regs, ptr @__kstrtabns_clk_alpha_pll_regs }, section "___ksymtab_gpl+clk_alpha_pll_regs", align 4
@__kstrtab_clk_alpha_pll_configure = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_configure = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_configure = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_configure to i32), ptr @__kstrtab_clk_alpha_pll_configure, ptr @__kstrtabns_clk_alpha_pll_configure }, section "___ksymtab_gpl+clk_alpha_pll_configure", align 4
@clk_alpha_pll_fixed_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_enable, ptr @clk_alpha_pll_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_recalc_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fixed_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fixed_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fixed_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fixed_ops to i32), ptr @__kstrtab_clk_alpha_pll_fixed_ops, ptr @__kstrtabns_clk_alpha_pll_fixed_ops }, section "___ksymtab_gpl+clk_alpha_pll_fixed_ops", align 4
@clk_alpha_pll_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_enable, ptr @clk_alpha_pll_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_ops to i32), ptr @__kstrtab_clk_alpha_pll_ops, ptr @__kstrtabns_clk_alpha_pll_ops }, section "___ksymtab_gpl+clk_alpha_pll_ops", align 4
@clk_alpha_pll_huayra_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_enable, ptr @clk_alpha_pll_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @alpha_pll_huayra_recalc_rate, ptr @alpha_pll_huayra_round_rate, ptr null, ptr null, ptr null, ptr @alpha_pll_huayra_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_huayra_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_huayra_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_huayra_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_huayra_ops to i32), ptr @__kstrtab_clk_alpha_pll_huayra_ops, ptr @__kstrtabns_clk_alpha_pll_huayra_ops }, section "___ksymtab_gpl+clk_alpha_pll_huayra_ops", align 4
@clk_alpha_pll_hwfsm_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_hwfsm_enable, ptr @clk_alpha_pll_hwfsm_disable, ptr @clk_alpha_pll_hwfsm_is_enabled, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_hwfsm_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_hwfsm_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_hwfsm_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_hwfsm_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_hwfsm_ops to i32), ptr @__kstrtab_clk_alpha_pll_hwfsm_ops, ptr @__kstrtabns_clk_alpha_pll_hwfsm_ops }, section "___ksymtab_gpl+clk_alpha_pll_hwfsm_ops", align 4
@clk_alpha_pll_fixed_trion_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_trion_pll_enable, ptr @clk_trion_pll_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fixed_trion_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fixed_trion_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fixed_trion_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fixed_trion_ops to i32), ptr @__kstrtab_clk_alpha_pll_fixed_trion_ops, ptr @__kstrtabns_clk_alpha_pll_fixed_trion_ops }, section "___ksymtab_gpl+clk_alpha_pll_fixed_trion_ops", align 4
@clk_alpha_pll_postdiv_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_recalc_rate, ptr @clk_alpha_pll_postdiv_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_ops", align 4
@clk_alpha_pll_postdiv_ro_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_recalc_rate, ptr @clk_alpha_pll_postdiv_round_ro_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_ro_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_ro_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_ro_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_ro_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_ro_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_ro_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_ro_ops", align 4
@__kstrtab_clk_fabia_pll_configure = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_fabia_pll_configure = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_fabia_pll_configure = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_fabia_pll_configure to i32), ptr @__kstrtab_clk_fabia_pll_configure, ptr @__kstrtabns_clk_fabia_pll_configure }, section "___ksymtab_gpl+clk_fabia_pll_configure", align 4
@clk_alpha_pll_fabia_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr @alpha_pll_fabia_prepare, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_enable, ptr @alpha_pll_fabia_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fabia_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fabia_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fabia_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fabia_ops to i32), ptr @__kstrtab_clk_alpha_pll_fabia_ops, ptr @__kstrtabns_clk_alpha_pll_fabia_ops }, section "___ksymtab_gpl+clk_alpha_pll_fabia_ops", align 4
@clk_alpha_pll_fixed_fabia_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_enable, ptr @alpha_pll_fabia_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fixed_fabia_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fixed_fabia_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fixed_fabia_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fixed_fabia_ops to i32), ptr @__kstrtab_clk_alpha_pll_fixed_fabia_ops, ptr @__kstrtabns_clk_alpha_pll_fixed_fabia_ops }, section "___ksymtab_gpl+clk_alpha_pll_fixed_fabia_ops", align 4
@clk_alpha_pll_postdiv_trion_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_trion_pll_postdiv_recalc_rate, ptr @clk_trion_pll_postdiv_round_rate, ptr null, ptr null, ptr null, ptr @clk_trion_pll_postdiv_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_trion_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_trion_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_trion_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_trion_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_trion_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_trion_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_trion_ops", align 4
@clk_alpha_pll_postdiv_fabia_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_recalc_rate, ptr @clk_alpha_pll_postdiv_fabia_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_fabia_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_fabia_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_fabia_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_fabia_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_fabia_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_fabia_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_fabia_ops", align 4
@clk_trion_pll_configure.__UNIQUE_ID_ddebug162 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, i8 1, i8 108, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"clk_qcom\00", [23 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"clk_trion_pll_configure\00", [40 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"drivers/clk/qcom/clk-alpha-pll.c\00", [63 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"Trion PLL is already enabled, skipping configuration\0A\00", [42 x i8] zeroinitializer }, align 32
@__kstrtab_clk_trion_pll_configure = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_trion_pll_configure = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_trion_pll_configure = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_trion_pll_configure to i32), ptr @__kstrtab_clk_trion_pll_configure, ptr @__kstrtabns_clk_trion_pll_configure }, section "___ksymtab_gpl+clk_trion_pll_configure", align 4
@clk_alpha_pll_trion_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr @alpha_pll_trion_prepare, ptr null, ptr null, ptr null, ptr @clk_trion_pll_enable, ptr @clk_trion_pll_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @alpha_pll_trion_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_trion_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_trion_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_trion_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_trion_ops to i32), ptr @__kstrtab_clk_alpha_pll_trion_ops, ptr @__kstrtabns_clk_alpha_pll_trion_ops }, section "___ksymtab_gpl+clk_alpha_pll_trion_ops", align 4
@clk_alpha_pll_lucid_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr @alpha_pll_lucid_prepare, ptr null, ptr null, ptr null, ptr @clk_trion_pll_enable, ptr @clk_trion_pll_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @alpha_pll_trion_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_lucid_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_lucid_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_lucid_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_lucid_ops to i32), ptr @__kstrtab_clk_alpha_pll_lucid_ops, ptr @__kstrtabns_clk_alpha_pll_lucid_ops }, section "___ksymtab_gpl+clk_alpha_pll_lucid_ops", align 4
@clk_alpha_pll_postdiv_lucid_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_recalc_rate, ptr @clk_alpha_pll_postdiv_fabia_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_lucid_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_lucid_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_lucid_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_lucid_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_lucid_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_lucid_ops", align 4
@__kstrtab_clk_agera_pll_configure = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_agera_pll_configure = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_agera_pll_configure = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_agera_pll_configure to i32), ptr @__kstrtab_clk_agera_pll_configure, ptr @__kstrtabns_clk_agera_pll_configure }, section "___ksymtab_gpl+clk_agera_pll_configure", align 4
@clk_alpha_pll_agera_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_enable, ptr @clk_alpha_pll_disable, ptr @clk_alpha_pll_is_enabled, ptr null, ptr null, ptr null, ptr @alpha_pll_fabia_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_agera_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_agera_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_agera_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_agera_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_agera_ops to i32), ptr @__kstrtab_clk_alpha_pll_agera_ops, ptr @__kstrtabns_clk_alpha_pll_agera_ops }, section "___ksymtab_gpl+clk_alpha_pll_agera_ops", align 4
@clk_alpha_pll_lucid_5lpe_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr @alpha_pll_lucid_5lpe_prepare, ptr null, ptr null, ptr null, ptr @alpha_pll_lucid_5lpe_enable, ptr @alpha_pll_lucid_5lpe_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @alpha_pll_lucid_5lpe_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_lucid_5lpe_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_lucid_5lpe_ops to i32), ptr @__kstrtab_clk_alpha_pll_lucid_5lpe_ops, ptr @__kstrtabns_clk_alpha_pll_lucid_5lpe_ops }, section "___ksymtab+clk_alpha_pll_lucid_5lpe_ops", align 4
@clk_alpha_pll_fixed_lucid_5lpe_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @alpha_pll_lucid_5lpe_enable, ptr @alpha_pll_lucid_5lpe_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fixed_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fixed_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fixed_lucid_5lpe_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fixed_lucid_5lpe_ops to i32), ptr @__kstrtab_clk_alpha_pll_fixed_lucid_5lpe_ops, ptr @__kstrtabns_clk_alpha_pll_fixed_lucid_5lpe_ops }, section "___ksymtab+clk_alpha_pll_fixed_lucid_5lpe_ops", align 4
@clk_alpha_pll_postdiv_lucid_5lpe_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_recalc_rate, ptr @clk_alpha_pll_postdiv_fabia_round_rate, ptr null, ptr null, ptr null, ptr @clk_lucid_5lpe_pll_postdiv_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_lucid_5lpe_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_lucid_5lpe_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_5lpe_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_lucid_5lpe_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_lucid_5lpe_ops }, section "___ksymtab+clk_alpha_pll_postdiv_lucid_5lpe_ops", align 4
@__kstrtab_clk_zonda_pll_configure = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_zonda_pll_configure = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_zonda_pll_configure = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_zonda_pll_configure to i32), ptr @__kstrtab_clk_zonda_pll_configure, ptr @__kstrtabns_clk_zonda_pll_configure }, section "___ksymtab_gpl+clk_zonda_pll_configure", align 4
@clk_alpha_pll_zonda_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @clk_zonda_pll_enable, ptr @clk_zonda_pll_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @clk_trion_pll_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr @clk_zonda_pll_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_zonda_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_zonda_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_zonda_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_zonda_ops to i32), ptr @__kstrtab_clk_alpha_pll_zonda_ops, ptr @__kstrtabns_clk_alpha_pll_zonda_ops }, section "___ksymtab+clk_alpha_pll_zonda_ops", align 4
@clk_alpha_pll_fixed_lucid_evo_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr @alpha_pll_lucid_evo_enable, ptr @alpha_pll_lucid_evo_disable, ptr @clk_trion_pll_is_enabled, ptr null, ptr null, ptr null, ptr @alpha_pll_lucid_evo_recalc_rate, ptr @clk_alpha_pll_round_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_fixed_lucid_evo_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_fixed_lucid_evo_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_fixed_lucid_evo_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_fixed_lucid_evo_ops to i32), ptr @__kstrtab_clk_alpha_pll_fixed_lucid_evo_ops, ptr @__kstrtabns_clk_alpha_pll_fixed_lucid_evo_ops }, section "___ksymtab_gpl+clk_alpha_pll_fixed_lucid_evo_ops", align 4
@clk_alpha_pll_postdiv_lucid_evo_ops = dso_local constant { %struct.clk_ops, [60 x i8] } { %struct.clk_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @clk_alpha_pll_postdiv_fabia_recalc_rate, ptr @clk_alpha_pll_postdiv_fabia_round_rate, ptr null, ptr null, ptr null, ptr @clk_lucid_evo_pll_postdiv_set_rate, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@__kstrtab_clk_alpha_pll_postdiv_lucid_evo_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_clk_alpha_pll_postdiv_lucid_evo_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_clk_alpha_pll_postdiv_lucid_evo_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_evo_ops to i32), ptr @__kstrtab_clk_alpha_pll_postdiv_lucid_evo_ops, ptr @__kstrtabns_clk_alpha_pll_postdiv_lucid_evo_ops }, section "___ksymtab_gpl+clk_alpha_pll_postdiv_lucid_evo_ops", align 4
@.str.4 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"enable\00", [25 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@.str.5 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"%s failed to %s!\0A\00", [46 x i8] zeroinitializer }, align 32
@__clk_alpha_pll_set_rate._entry = internal constant %struct.pi_entry { ptr @.str.6, ptr @.str.7, ptr @.str.2, i32 613, ptr null, ptr null }, align 1
@.str.6 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\013%s: alpha pll not in a valid vco range\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"__clk_alpha_pll_set_rate\00", [39 x i8] zeroinitializer }, align 32
@__clk_alpha_pll_set_rate._entry_ptr = internal global ptr @__clk_alpha_pll_set_rate._entry, section ".printk_index", align 4
@.str.8 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"update_ack_set\00", [17 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"update\00", [25 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"update_ack_clear\00", [47 x i8] zeroinitializer }, align 32
@alpha_pll_huayra_set_rate._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.11, ptr @.str.12, ptr @.str.2, i32 792, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"\013%s: clock needs to be gated\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"alpha_pll_huayra_set_rate\00", [38 x i8] zeroinitializer }, align 32
@alpha_pll_huayra_set_rate._entry_ptr = internal global ptr @alpha_pll_huayra_set_rate._entry, section ".printk_index", align 4
@.str.13 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"offline\00", [24 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"disable\00", [24 x i8] zeroinitializer }, align 32
@clk_alpha_2bit_div_table = internal constant { [4 x %struct.clk_div_table], [32 x i8] } { [4 x %struct.clk_div_table] [%struct.clk_div_table { i32 0, i32 1 }, %struct.clk_div_table { i32 1, i32 2 }, %struct.clk_div_table { i32 3, i32 4 }, %struct.clk_div_table zeroinitializer], [32 x i8] zeroinitializer }, align 32
@clk_alpha_div_table = internal constant { [6 x %struct.clk_div_table], [48 x i8] } { [6 x %struct.clk_div_table] [%struct.clk_div_table { i32 0, i32 1 }, %struct.clk_div_table { i32 1, i32 2 }, %struct.clk_div_table { i32 3, i32 4 }, %struct.clk_div_table { i32 7, i32 8 }, %struct.clk_div_table { i32 15, i32 16 }, %struct.clk_div_table zeroinitializer], [48 x i8] zeroinitializer }, align 32
@alpha_pll_fabia_prepare._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.15, ptr @.str.2, i32 1258, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"alpha_pll_fabia_prepare\00", [40 x i8] zeroinitializer }, align 32
@alpha_pll_fabia_prepare._entry_ptr = internal global ptr @alpha_pll_fabia_prepare._entry, section ".printk_index", align 4
@alpha_pll_fabia_prepare._entry.16 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.15, ptr @.str.2, i32 1282, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"\013%s: alpha pll calibration failed\0A\00", [60 x i8] zeroinitializer }, align 32
@alpha_pll_fabia_prepare._entry_ptr.18 = internal global ptr @alpha_pll_fabia_prepare._entry.16, section ".printk_index", align 4
@alpha_pll_check_rate_margin._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.19, ptr @.str.20, ptr @.str.2, i32 1208, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"\013%s: Rounded rate %lu not within range [%lu, %lu)\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"alpha_pll_check_rate_margin\00", [36 x i8] zeroinitializer }, align 32
@alpha_pll_check_rate_margin._entry_ptr = internal global ptr @alpha_pll_check_rate_margin._entry, section ".printk_index", align 4
@__alpha_pll_trion_set_rate._entry = internal constant %struct.pi_entry { ptr @.str.21, ptr @.str.22, ptr @.str.2, i32 1556, ptr null, ptr null }, align 1
@.str.21 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\013Lucid PLL latch failed. Output may be unstable!\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"__alpha_pll_trion_set_rate\00", [37 x i8] zeroinitializer }, align 32
@__alpha_pll_trion_set_rate._entry_ptr = internal global ptr @__alpha_pll_trion_set_rate._entry, section ".printk_index", align 4
@__clk_lucid_pll_postdiv_set_rate._entry = internal constant %struct.pi_entry { ptr @.str.23, ptr @.str.24, ptr @.str.2, i32 1794, ptr null, ptr null }, align 1
@.str.23 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013Missing the post_div_table for the %s PLL\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"__clk_lucid_pll_postdiv_set_rate\00", [63 x i8] zeroinitializer }, align 32
@__clk_lucid_pll_postdiv_set_rate._entry_ptr = internal global ptr @__clk_lucid_pll_postdiv_set_rate._entry, section ".printk_index", align 4
@.str.25 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"freq enable\00", [20 x i8] zeroinitializer }, align 32
@alpha_pll_lucid_evo_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.26, ptr @.str.27, ptr @.str.2, i32 2021, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"\014%s PLL is already enabled\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"alpha_pll_lucid_evo_enable\00", [37 x i8] zeroinitializer }, align 32
@alpha_pll_lucid_evo_enable._entry_ptr = internal global ptr @alpha_pll_lucid_evo_enable._entry, section ".printk_index", align 4
@___asan_gen_.28 = private unnamed_addr constant [19 x i8] c"clk_alpha_pll_regs\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 61, i32 10 }
@___asan_gen_.31 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_fixed_ops\00", align 1
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 926, i32 22 }
@___asan_gen_.34 = private unnamed_addr constant [18 x i8] c"clk_alpha_pll_ops\00", align 1
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 934, i32 22 }
@___asan_gen_.37 = private unnamed_addr constant [25 x i8] c"clk_alpha_pll_huayra_ops\00", align 1
@___asan_gen_.39 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 944, i32 22 }
@___asan_gen_.40 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_hwfsm_ops\00", align 1
@___asan_gen_.42 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 954, i32 22 }
@___asan_gen_.43 = private unnamed_addr constant [30 x i8] c"clk_alpha_pll_fixed_trion_ops\00", align 1
@___asan_gen_.45 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 964, i32 22 }
@___asan_gen_.46 = private unnamed_addr constant [26 x i8] c"clk_alpha_pll_postdiv_ops\00", align 1
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1052, i32 22 }
@___asan_gen_.49 = private unnamed_addr constant [29 x i8] c"clk_alpha_pll_postdiv_ro_ops\00", align 1
@___asan_gen_.51 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1059, i32 22 }
@___asan_gen_.52 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_fabia_ops\00", align 1
@___asan_gen_.54 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1291, i32 22 }
@___asan_gen_.55 = private unnamed_addr constant [30 x i8] c"clk_alpha_pll_fixed_fabia_ops\00", align 1
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1302, i32 22 }
@___asan_gen_.58 = private unnamed_addr constant [32 x i8] c"clk_alpha_pll_postdiv_trion_ops\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1388, i32 22 }
@___asan_gen_.61 = private unnamed_addr constant [32 x i8] c"clk_alpha_pll_postdiv_fabia_ops\00", align 1
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1434, i32 22 }
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1456, i32 3 }
@___asan_gen_.76 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_trion_ops\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1582, i32 22 }
@___asan_gen_.79 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_lucid_ops\00", align 1
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1593, i32 22 }
@___asan_gen_.82 = private unnamed_addr constant [32 x i8] c"clk_alpha_pll_postdiv_lucid_ops\00", align 1
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1604, i32 22 }
@___asan_gen_.85 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_agera_ops\00", align 1
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1653, i32 22 }
@___asan_gen_.88 = private unnamed_addr constant [29 x i8] c"clk_alpha_pll_lucid_5lpe_ops\00", align 1
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1817, i32 22 }
@___asan_gen_.91 = private unnamed_addr constant [35 x i8] c"clk_alpha_pll_fixed_lucid_5lpe_ops\00", align 1
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1828, i32 22 }
@___asan_gen_.94 = private unnamed_addr constant [37 x i8] c"clk_alpha_pll_postdiv_lucid_5lpe_ops\00", align 1
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1837, i32 22 }
@___asan_gen_.97 = private unnamed_addr constant [24 x i8] c"clk_alpha_pll_zonda_ops\00", align 1
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1987, i32 22 }
@___asan_gen_.100 = private unnamed_addr constant [34 x i8] c"clk_alpha_pll_fixed_lucid_evo_ops\00", align 1
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 2102, i32 22 }
@___asan_gen_.103 = private unnamed_addr constant [36 x i8] c"clk_alpha_pll_postdiv_lucid_evo_ops\00", align 1
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 2111, i32 22 }
@___asan_gen_.108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 408, i32 10 }
@___asan_gen_.111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 238, i32 2 }
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 612, i32 3 }
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 569, i32 9 }
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 575, i32 9 }
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 580, i32 8 }
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 791, i32 4 }
@___asan_gen_.138 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 355, i32 9 }
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 366, i32 2 }
@___asan_gen_.142 = private unnamed_addr constant [25 x i8] c"clk_alpha_2bit_div_table\00", align 1
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 996, i32 35 }
@___asan_gen_.145 = private unnamed_addr constant [20 x i8] c"clk_alpha_div_table\00", align 1
@___asan_gen_.147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 987, i32 35 }
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1258, i32 3 }
@___asan_gen_.159 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1282, i32 3 }
@___asan_gen_.168 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1207, i32 3 }
@___asan_gen_.174 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1556, i32 3 }
@___asan_gen_.180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1793, i32 3 }
@___asan_gen_.183 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 1907, i32 9 }
@___asan_gen_.184 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.190 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.191 = private constant [36 x i8] c"../drivers/clk/qcom/clk-alpha-pll.c\00", align 1
@___asan_gen_.192 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.191, i32 2021, i32 3 }
@llvm.compiler.used = appending global [93 x ptr] [ptr @__alpha_pll_trion_set_rate._entry, ptr @__alpha_pll_trion_set_rate._entry_ptr, ptr @__clk_alpha_pll_set_rate._entry, ptr @__clk_alpha_pll_set_rate._entry_ptr, ptr @__clk_lucid_pll_postdiv_set_rate._entry, ptr @__clk_lucid_pll_postdiv_set_rate._entry_ptr, ptr @__ksymtab_clk_agera_pll_configure, ptr @__ksymtab_clk_alpha_pll_agera_ops, ptr @__ksymtab_clk_alpha_pll_configure, ptr @__ksymtab_clk_alpha_pll_fabia_ops, ptr @__ksymtab_clk_alpha_pll_fixed_fabia_ops, ptr @__ksymtab_clk_alpha_pll_fixed_lucid_5lpe_ops, ptr @__ksymtab_clk_alpha_pll_fixed_lucid_evo_ops, ptr @__ksymtab_clk_alpha_pll_fixed_ops, ptr @__ksymtab_clk_alpha_pll_fixed_trion_ops, ptr @__ksymtab_clk_alpha_pll_huayra_ops, ptr @__ksymtab_clk_alpha_pll_hwfsm_ops, ptr @__ksymtab_clk_alpha_pll_lucid_5lpe_ops, ptr @__ksymtab_clk_alpha_pll_lucid_ops, ptr @__ksymtab_clk_alpha_pll_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_fabia_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_5lpe_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_evo_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_ro_ops, ptr @__ksymtab_clk_alpha_pll_postdiv_trion_ops, ptr @__ksymtab_clk_alpha_pll_regs, ptr @__ksymtab_clk_alpha_pll_trion_ops, ptr @__ksymtab_clk_alpha_pll_zonda_ops, ptr @__ksymtab_clk_fabia_pll_configure, ptr @__ksymtab_clk_trion_pll_configure, ptr @__ksymtab_clk_zonda_pll_configure, ptr @alpha_pll_check_rate_margin._entry, ptr @alpha_pll_check_rate_margin._entry_ptr, ptr @alpha_pll_fabia_prepare._entry, ptr @alpha_pll_fabia_prepare._entry.16, ptr @alpha_pll_fabia_prepare._entry_ptr, ptr @alpha_pll_fabia_prepare._entry_ptr.18, ptr @alpha_pll_huayra_set_rate._entry, ptr @alpha_pll_huayra_set_rate._entry_ptr, ptr @alpha_pll_lucid_evo_enable._entry, ptr @alpha_pll_lucid_evo_enable._entry_ptr, ptr @clk_alpha_pll_regs, ptr @clk_alpha_pll_fixed_ops, ptr @clk_alpha_pll_ops, ptr @clk_alpha_pll_huayra_ops, ptr @clk_alpha_pll_hwfsm_ops, ptr @clk_alpha_pll_fixed_trion_ops, ptr @clk_alpha_pll_postdiv_ops, ptr @clk_alpha_pll_postdiv_ro_ops, ptr @clk_alpha_pll_fabia_ops, ptr @clk_alpha_pll_fixed_fabia_ops, ptr @clk_alpha_pll_postdiv_trion_ops, ptr @clk_alpha_pll_postdiv_fabia_ops, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @clk_alpha_pll_trion_ops, ptr @clk_alpha_pll_lucid_ops, ptr @clk_alpha_pll_postdiv_lucid_ops, ptr @clk_alpha_pll_agera_ops, ptr @clk_alpha_pll_lucid_5lpe_ops, ptr @clk_alpha_pll_fixed_lucid_5lpe_ops, ptr @clk_alpha_pll_postdiv_lucid_5lpe_ops, ptr @clk_alpha_pll_zonda_ops, ptr @clk_alpha_pll_fixed_lucid_evo_ops, ptr @clk_alpha_pll_postdiv_lucid_evo_ops, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @clk_alpha_2bit_div_table, ptr @clk_alpha_div_table, ptr @.str.15, ptr @.str.17, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27], section "llvm.metadata"
@0 = internal global [55 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_regs to i32), i32 136, i32 192, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fixed_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_huayra_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.39 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_hwfsm_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.42 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fixed_trion_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_ro_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.49 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fabia_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fixed_fabia_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_trion_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_fabia_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_trion_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_lucid_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_agera_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_lucid_5lpe_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fixed_lucid_5lpe_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_5lpe_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_zonda_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_fixed_lucid_evo_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_pll_postdiv_lucid_evo_ops to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @alpha_pll_huayra_set_rate._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_2bit_div_table to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @clk_alpha_div_table to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.147 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @alpha_pll_fabia_prepare._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @alpha_pll_fabia_prepare._entry.16 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @alpha_pll_check_rate_margin._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.183 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @alpha_pll_lucid_evo_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @clk_alpha_pll_configure(ptr nocapture noundef readonly %pll, ptr noundef %regmap, ptr nocapture noundef readonly %config) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pll, align 4
  %regs = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 1
  %2 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %regs, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %3, align 1
  %conv = zext i8 %5 to i32
  %add = add i32 %1, %conv
  %6 = ptrtoint ptr %config to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %config, align 4
  %call = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add, i32 noundef %7) #7
  %8 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pll, align 4
  %10 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regs, align 4
  %arrayidx3 = getelementptr i8, ptr %11, i32 2
  %12 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %13 to i32
  %add5 = add i32 %9, %conv4
  %alpha = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 1
  %14 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %alpha, align 4
  %call6 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add5, i32 noundef %15) #7
  %16 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %pll, align 4
  %18 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regs, align 4
  %arrayidx9 = getelementptr i8, ptr %19, i32 7
  %20 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %arrayidx9, align 1
  %conv10 = zext i8 %21 to i32
  %add11 = add i32 %17, %conv10
  %config_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 3
  %22 = ptrtoint ptr %config_ctl_val to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %config_ctl_val, align 4
  %call12 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add11, i32 noundef %23) #7
  %24 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %pll, align 4
  %26 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %regs, align 4
  %arrayidx15 = getelementptr i8, ptr %27, i32 8
  %28 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %arrayidx15, align 1
  %conv16 = zext i8 %29 to i32
  %add17 = add i32 %25, %conv16
  %arrayidx20 = getelementptr i8, ptr %27, i32 7
  %30 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %31 to i32
  %32 = add i32 %25, %conv21
  %sub = sub i32 %add17, %32
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  br i1 %cmp, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %config_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 4
  %33 = ptrtoint ptr %config_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %config_ctl_hi_val, align 4
  %call29 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add17, i32 noundef %34) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %35 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %pll, align 4
  %37 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %regs, align 4
  %arrayidx32 = getelementptr i8, ptr %38, i32 3
  %39 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %arrayidx32, align 1
  %conv33 = zext i8 %40 to i32
  %add34 = add i32 %36, %conv33
  %arrayidx37 = getelementptr i8, ptr %38, i32 2
  %41 = ptrtoint ptr %arrayidx37 to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %arrayidx37, align 1
  %conv38 = zext i8 %42 to i32
  %43 = add i32 %36, %conv38
  %sub40 = sub i32 %add34, %43
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub40)
  %cmp41 = icmp eq i32 %sub40, 4
  br i1 %cmp41, label %if.then45, label %if.end.if.end52_crit_edge

if.end.if.end52_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end52

if.then45:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %alpha_hi = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 2
  %44 = ptrtoint ptr %alpha_hi to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %alpha_hi, align 4
  %call51 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add34, i32 noundef %45) #7
  br label %if.end52

if.end52:                                         ; preds = %if.then45, %if.end.if.end52_crit_edge
  %main_output_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 12
  %46 = ptrtoint ptr %main_output_mask to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %main_output_mask, align 4
  %aux_output_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 13
  %48 = ptrtoint ptr %aux_output_mask to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %aux_output_mask, align 4
  %or = or i32 %49, %47
  %aux2_output_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 14
  %50 = ptrtoint ptr %aux2_output_mask to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %aux2_output_mask, align 4
  %or53 = or i32 %or, %51
  %early_output_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 15
  %52 = ptrtoint ptr %early_output_mask to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %early_output_mask, align 4
  %or54 = or i32 %or53, %53
  %pre_div_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 18
  %54 = ptrtoint ptr %pre_div_val to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %pre_div_val, align 4
  %or55 = or i32 %or54, %55
  %post_div_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 20
  %56 = ptrtoint ptr %post_div_val to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %post_div_val, align 4
  %or56 = or i32 %or55, %57
  %vco_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 22
  %58 = ptrtoint ptr %vco_val to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %vco_val, align 4
  %or57 = or i32 %or56, %59
  %alpha_en_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 16
  %60 = ptrtoint ptr %alpha_en_mask to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %alpha_en_mask, align 4
  %or58 = or i32 %or57, %61
  %alpha_mode_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 17
  %62 = ptrtoint ptr %alpha_mode_mask to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %alpha_mode_mask, align 4
  %or59 = or i32 %or58, %63
  %pre_div_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 19
  %64 = ptrtoint ptr %pre_div_mask to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %pre_div_mask, align 4
  %or67 = or i32 %65, %or54
  %post_div_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 21
  %66 = ptrtoint ptr %post_div_mask to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %post_div_mask, align 4
  %or68 = or i32 %or67, %67
  %vco_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 23
  %68 = ptrtoint ptr %vco_mask to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %vco_mask, align 4
  %or69 = or i32 %or68, %69
  %70 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %pll, align 4
  %72 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %regs, align 4
  %arrayidx72 = getelementptr i8, ptr %73, i32 4
  %74 = ptrtoint ptr %arrayidx72 to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %arrayidx72, align 1
  %conv73 = zext i8 %75 to i32
  %add74 = add i32 %71, %conv73
  %call.i = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %add74, i32 noundef %or69, i32 noundef %or59, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %flags = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 4
  %76 = ptrtoint ptr %flags to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %flags, align 4
  %78 = and i8 %77, 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %78)
  %tobool.not = icmp eq i8 %78, 0
  br i1 %tobool.not, label %if.end52.if.end80_crit_edge, label %if.then77

if.end52.if.end80_crit_edge:                      ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end80

if.then77:                                        ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #9
  %79 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %pll, align 4
  tail call void @qcom_pll_set_fsm_mode(ptr noundef %regmap, i32 noundef %80, i8 noundef zeroext 6, i8 noundef zeroext 0) #7
  br label %if.end80

if.end80:                                         ; preds = %if.then77, %if.end52.if.end80_crit_edge
  ret void
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regmap_write(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @qcom_pll_set_fsm_mode(ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_enable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %if.end9, label %if.then3

if.then3:                                         ; preds = %if.end
  %call4 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.end7, label %if.then3.cleanup_crit_edge

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end7:                                          ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #9
  %call8 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end9:                                          ; preds = %if.end
  %and10 = and i32 %6, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %and10)
  %cmp = icmp eq i32 %and10, 7
  br i1 %cmp, label %if.end9.cleanup_crit_edge, label %if.end12

if.end9.cleanup_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end12:                                         ; preds = %if.end9
  %7 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %regmap, align 4
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %8, i32 noundef %10, i32 noundef 2, i32 noundef 2, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool18.not = icmp eq i32 %call.i, 0
  br i1 %tobool18.not, label %do.body, label %if.end12.cleanup_crit_edge

if.end12.cleanup_crit_edge:                       ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %if.end12
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !172
  call void @arm_heavy_mb() #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %11 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %11(i32 noundef 1073740) #7
  %12 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regmap, align 4
  %14 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %add.ptr, align 4
  %call.i65 = call i32 @regmap_update_bits_base(ptr noundef %13, i32 noundef %15, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i65)
  %tobool26.not = icmp eq i32 %call.i65, 0
  br i1 %tobool26.not, label %if.end28, label %do.body.cleanup_crit_edge

do.body.cleanup_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end28:                                         ; preds = %do.body
  %call29 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %if.end32, label %if.end28.cleanup_crit_edge

if.end28.cleanup_crit_edge:                       ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end32:                                         ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %regmap, align 4
  %18 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %add.ptr, align 4
  %call.i66 = call i32 @regmap_update_bits_base(ptr noundef %17, i32 noundef %19, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !173
  call void @arm_heavy_mb() #7
  br label %cleanup

cleanup:                                          ; preds = %if.end32, %if.end28.cleanup_crit_edge, %do.body.cleanup_crit_edge, %if.end12.cleanup_crit_edge, %if.end9.cleanup_crit_edge, %if.end7, %if.then3.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call8, %if.end7 ], [ %call.i66, %if.end32 ], [ %call1, %entry.cleanup_crit_edge ], [ %call4, %if.then3.cleanup_crit_edge ], [ 0, %if.end9.cleanup_crit_edge ], [ %call.i, %if.end12.cleanup_crit_edge ], [ %call.i65, %do.body.cleanup_crit_edge ], [ %call29, %if.end28.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @clk_alpha_pll_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %if.end4, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end4:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %7 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %regmap, align 4
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %8, i32 noundef %10, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !174
  call void @arm_heavy_mb() #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %11 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %11(i32 noundef 214748) #7
  %12 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regmap, align 4
  %14 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %add.ptr, align 4
  %call.i25 = call i32 @regmap_update_bits_base(ptr noundef %13, i32 noundef %15, i32 noundef 6, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end4, %if.then3, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_is_enabled(ptr nocapture noundef readonly %hw) #0 align 64 {
entry:
  %val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr.i = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val.i) #7
  %0 = ptrtoint ptr %val.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val.i, align 4, !annotation !171
  %regmap.i = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap.i, align 4
  %3 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr.i, align 4
  %call1.i = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.pll_is_enabled.exit_crit_edge

entry.pll_is_enabled.exit_crit_edge:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %pll_is_enabled.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %5 = ptrtoint ptr %val.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val.i, align 4
  %.lobit = lshr i32 %6, 31
  br label %pll_is_enabled.exit

pll_is_enabled.exit:                              ; preds = %if.end.i, %entry.pll_is_enabled.exit_crit_edge
  %retval.0.i = phi i32 [ %.lobit, %if.end.i ], [ %call1.i, %entry.pll_is_enabled.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i) #7
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %l = alloca i32, align 4
  %low = alloca i32, align 4
  %high = alloca i32, align 4
  %ctl = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l) #7
  %0 = ptrtoint ptr %l to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %l, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %low) #7
  %1 = ptrtoint ptr %low to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %low, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %high) #7
  %2 = ptrtoint ptr %high to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %high, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ctl) #7
  %3 = ptrtoint ptr %ctl to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %ctl, align 4, !annotation !171
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %4 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %6 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %7, i32 3
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx, align 1
  %conv1 = zext i8 %9 to i32
  %arrayidx4 = getelementptr i8, ptr %7, i32 2
  %10 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %arrayidx4, align 1
  %conv5 = zext i8 %11 to i32
  %sub = sub nsw i32 %conv1, %conv5
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %cond = select i1 %cmp, i32 40, i32 16
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %12 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regmap, align 4
  %14 = ptrtoint ptr %7 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %7, align 1
  %conv11 = zext i8 %15 to i32
  %add12 = add i32 %5, %conv11
  %call13 = call i32 @regmap_read(ptr noundef %13, i32 noundef %add12, ptr noundef nonnull %l) #7
  %16 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %regmap, align 4
  %18 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %add.ptr, align 4
  %20 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %regs, align 4
  %arrayidx18 = getelementptr i8, ptr %21, i32 4
  %22 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %23 to i32
  %add20 = add i32 %19, %conv19
  %call21 = call i32 @regmap_read(ptr noundef %17, i32 noundef %add20, ptr noundef nonnull %ctl) #7
  %24 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %ctl, align 4
  %and = and i32 %25, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end55_crit_edge, label %if.then

entry.if.end55_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end55

if.then:                                          ; preds = %entry
  %26 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %regmap, align 4
  %28 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %add.ptr, align 4
  %30 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %regs, align 4
  %arrayidx26 = getelementptr i8, ptr %31, i32 2
  %32 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx26, align 1
  %conv27 = zext i8 %33 to i32
  %add28 = add i32 %29, %conv27
  %call29 = call i32 @regmap_read(ptr noundef %27, i32 noundef %add28, ptr noundef nonnull %low) #7
  br i1 %cmp, label %if.then51, label %if.end

if.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %34 = ptrtoint ptr %low to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %low, align 4
  %sub44 = sub nsw i32 32, %cond
  %shr = lshr i32 -1, %sub44
  %and47 = and i32 %35, %shr
  br label %if.end55

if.then51:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %36 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regmap, align 4
  %38 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %add.ptr, align 4
  %40 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %regs, align 4
  %arrayidx37 = getelementptr i8, ptr %41, i32 3
  %42 = ptrtoint ptr %arrayidx37 to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %arrayidx37, align 1
  %conv38 = zext i8 %43 to i32
  %add39 = add i32 %39, %conv38
  %call40 = call i32 @regmap_read(ptr noundef %37, i32 noundef %add39, ptr noundef nonnull %high) #7
  %44 = ptrtoint ptr %high to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %high, align 4
  %conv41 = zext i32 %45 to i64
  %shl = shl nuw i64 %conv41, 32
  %46 = ptrtoint ptr %low to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %low, align 4
  %conv42 = zext i32 %47 to i64
  %or = or i64 %shl, %conv42
  %sub52 = add nsw i32 %cond, -32
  %sh_prom = zext i32 %sub52 to i64
  %shr53 = lshr i64 %or, %sh_prom
  %extract.t = trunc i64 %shr53 to i32
  br label %if.end55

if.end55:                                         ; preds = %if.then51, %if.end, %entry.if.end55_crit_edge
  %a.1.off0 = phi i32 [ %extract.t, %if.then51 ], [ %and47, %if.end ], [ 0, %entry.if.end55_crit_edge ]
  %conv = zext i32 %parent_rate to i64
  %48 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %l, align 4
  %50 = call i32 @llvm.umin.i32(i32 %cond, i32 32) #7
  %conv1.i = zext i32 %a.1.off0 to i64
  %mul2.i = mul nuw i64 %conv1.i, %conv
  %conv.i = zext i32 %49 to i64
  %mul.i = mul nuw i64 %conv.i, %conv
  %sh_prom.i = zext i32 %50 to i64
  %shr.i = lshr i64 %mul2.i, %sh_prom.i
  %add.i = add i64 %shr.i, %mul.i
  %conv4.i = trunc i64 %add.i to i32
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ctl) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %high) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %low) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l) #7
  ret i32 %conv4.i
}

; Function Attrs: nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_round_rate(ptr nocapture noundef readonly %hw, i32 noundef %rate, ptr nocapture noundef readonly %prate) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %prate to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %prate, align 4
  %.frozen = freeze i32 %1
  %div174.i = udiv i32 %rate, %.frozen
  %2 = mul i32 %div174.i, %.frozen
  %rem172.i.decomposed = sub i32 %rate, %2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i53 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i53, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %regs = getelementptr i8, ptr %hw, i32 -16
  %3 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %4, i32 3
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %6 to i32
  %arrayidx3 = getelementptr i8, ptr %4, i32 2
  %7 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %8 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %conv182.i58 = zext i32 %rem172.i.decomposed to i64
  %9 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i59 = zext i32 %9 to i64
  %shl195.i60 = shl nuw i64 %conv182.i58, %sh_prom194.i59
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i60)
  %cmp397.i = icmp ult i64 %shl195.i60, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i60 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %.frozen88 = freeze i32 %1
  %div409.i = udiv i32 %conv406.i.frozen, %.frozen88
  %10 = mul i32 %div409.i, %.frozen88
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %10
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %11 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %1, i64 %shl195.i60) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %11, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %11, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %1 to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i59
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %vco_table = getelementptr i8, ptr %hw, i32 -12
  %12 = ptrtoint ptr %vco_table to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %vco_table, align 4
  %tobool.not = icmp eq ptr %13, null
  br i1 %tobool.not, label %alpha_pll_round_rate.exit.cleanup_crit_edge, label %lor.lhs.false

alpha_pll_round_rate.exit.cleanup_crit_edge:      ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

lor.lhs.false:                                    ; preds = %alpha_pll_round_rate.exit
  %14 = ptrtoint ptr %vco_table to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %vco_table, align 4
  %num_vco.i = getelementptr i8, ptr %hw, i32 -8
  %16 = ptrtoint ptr %num_vco.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %num_vco.i, align 4
  %add.ptr.i = getelementptr %struct.pll_vco, ptr %15, i32 %17
  %cmp11.i = icmp ult ptr %15, %add.ptr.i
  br i1 %cmp11.i, label %lor.lhs.false.for.body.i_crit_edge, label %lor.lhs.false.if.end_crit_edge

lor.lhs.false.if.end_crit_edge:                   ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

lor.lhs.false.for.body.i_crit_edge:               ; preds = %lor.lhs.false
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %lor.lhs.false.for.body.i_crit_edge
  %v.012.i = phi ptr [ %incdec.ptr.i, %for.inc.i.for.body.i_crit_edge ], [ %15, %lor.lhs.false.for.body.i_crit_edge ]
  %18 = ptrtoint ptr %v.012.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %v.012.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %retval.0.i)
  %cmp1.not.i = icmp ugt i32 %19, %retval.0.i
  br i1 %cmp1.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %max_freq.i = getelementptr inbounds %struct.pll_vco, ptr %v.012.i, i32 0, i32 1
  %20 = ptrtoint ptr %max_freq.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %max_freq.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %retval.0.i)
  %cmp2.not.i = icmp ult i32 %21, %retval.0.i
  br i1 %cmp2.not.i, label %land.lhs.true.i.for.inc.i_crit_edge, label %alpha_pll_find_vco.exit

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

for.inc.i:                                        ; preds = %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %incdec.ptr.i = getelementptr %struct.pll_vco, ptr %v.012.i, i32 1
  %cmp.i49 = icmp ult ptr %incdec.ptr.i, %add.ptr.i
  br i1 %cmp.i49, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.if.end_crit_edge

for.inc.i.if.end_crit_edge:                       ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

alpha_pll_find_vco.exit:                          ; preds = %land.lhs.true.i
  %tobool9.not = icmp eq ptr %v.012.i, null
  br i1 %tobool9.not, label %alpha_pll_find_vco.exit.if.end_crit_edge, label %alpha_pll_find_vco.exit.cleanup_crit_edge

alpha_pll_find_vco.exit.cleanup_crit_edge:        ; preds = %alpha_pll_find_vco.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

alpha_pll_find_vco.exit.if.end_crit_edge:         ; preds = %alpha_pll_find_vco.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.end:                                           ; preds = %alpha_pll_find_vco.exit.if.end_crit_edge, %for.inc.i.if.end_crit_edge, %lor.lhs.false.if.end_crit_edge
  %22 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %13, align 4
  %24 = ptrtoint ptr %num_vco.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_vco.i, align 4
  %sub14 = add i32 %25, -1
  %max_freq16 = getelementptr %struct.pll_vco, ptr %13, i32 %sub14, i32 1
  %26 = ptrtoint ptr %max_freq16 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %max_freq16, align 4
  %28 = tail call i32 @llvm.umax.i32(i32 %retval.0.i, i32 %23)
  %29 = tail call i32 @llvm.umin.i32(i32 %28, i32 %27)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %alpha_pll_find_vco.exit.cleanup_crit_edge, %alpha_pll_round_rate.exit.cleanup_crit_edge
  %retval.0 = phi i32 [ %29, %if.end ], [ %retval.0.i, %alpha_pll_find_vco.exit.cleanup_crit_edge ], [ %retval.0.i, %alpha_pll_round_rate.exit.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__clk_alpha_pll_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, ptr noundef nonnull @clk_alpha_pll_is_enabled)
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_huayra_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %l = alloca i32, align 4
  %alpha = alloca i32, align 4
  %ctl = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %conv = zext i32 %parent_rate to i64
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l) #7
  %0 = ptrtoint ptr %l to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %l, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %alpha) #7
  %1 = ptrtoint ptr %alpha to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 0, ptr %alpha, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ctl) #7
  %2 = ptrtoint ptr %ctl to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %ctl, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %3 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %regmap, align 4
  %5 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %7 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %regs, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %8, align 1
  %conv2 = zext i8 %10 to i32
  %add = add i32 %6, %conv2
  %call3 = call i32 @regmap_read(ptr noundef %4, i32 noundef %add, ptr noundef nonnull %l) #7
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regs, align 4
  %arrayidx8 = getelementptr i8, ptr %16, i32 4
  %17 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %18 to i32
  %add10 = add i32 %14, %conv9
  %call11 = call i32 @regmap_read(ptr noundef %12, i32 noundef %add10, ptr noundef nonnull %ctl) #7
  %19 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ctl, align 4
  %and = and i32 %20, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end453, label %if.then

if.then:                                          ; preds = %entry
  %21 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %regmap, align 4
  %23 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %add.ptr, align 4
  %25 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %regs, align 4
  %arrayidx16 = getelementptr i8, ptr %26, i32 2
  %27 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %arrayidx16, align 1
  %conv17 = zext i8 %28 to i32
  %add18 = add i32 %24, %conv17
  %call19 = call i32 @regmap_read(ptr noundef %22, i32 noundef %add18, ptr noundef nonnull %alpha) #7
  %29 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %ctl, align 4
  %and20 = and i32 %30, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20)
  %tobool21.not = icmp eq i32 %and20, 0
  br i1 %tobool21.not, label %if.then22, label %if.end

if.then22:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %31 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %l, align 4
  %33 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32767, i32 %34)
  %cmp.i = icmp ugt i32 %34, 32767
  %sub.i = sext i1 %cmp.i to i32
  %spec.select.i = add i32 %32, %sub.i
  %conv.i = zext i32 %spec.select.i to i64
  %mul.i = mul nuw i64 %conv.i, %conv
  %conv1.i = zext i32 %34 to i64
  %mul2.i = mul nuw i64 %conv1.i, %conv
  %shr.i = lshr i64 %mul2.i, 16
  %add.i = add i64 %mul.i, %shr.i
  %extract.t698 = trunc i64 %add.i to i32
  br label %cleanup

if.end:                                           ; preds = %if.then
  %35 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %alpha, align 4
  %shr = lshr i32 %36, 8
  %and24 = and i32 %shr, 255
  %and26 = and i32 %36, 255
  %37 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %l, align 4
  %conv27 = zext i32 %38 to i64
  %mul = mul nuw i64 %conv27, %conv
  call void @__sanitizer_cov_trace_const_cmp4(i32 127, i32 %and24)
  %cmp = icmp ugt i32 %and24, 127
  br i1 %cmp, label %if.then30, label %if.else226

if.then30:                                        ; preds = %if.end
  %sub = sub nuw nsw i32 256, %and24
  %conv31 = zext i32 %sub to i64
  %mul32 = mul nuw nsw i64 %conv31, %conv
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul32)
  %cmp209 = icmp ult i64 %mul32, 4294967296
  br i1 %cmp209, label %if.then213, label %if.else219, !prof !175

if.then213:                                       ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #9
  %conv214 = trunc i64 %mul32 to i32
  %div217 = udiv i32 %conv214, %and26
  %conv218 = zext i32 %div217 to i64
  br label %if.end223

if.else219:                                       ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #9
  %39 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %and26, i64 %mul32) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %39, 1
  br label %if.end223

if.end223:                                        ; preds = %if.else219, %if.then213
  %tmp.0 = phi i64 [ %conv218, %if.then213 ], [ %asmresult1.i, %if.else219 ]
  %sub225 = sub i64 %mul, %tmp.0
  %extract.t = trunc i64 %sub225 to i32
  br label %cleanup

if.else226:                                       ; preds = %if.end
  %conv227 = zext i32 %and24 to i64
  %mul228 = mul nuw nsw i64 %conv227, %conv
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul228)
  %cmp430 = icmp ult i64 %mul228, 4294967296
  br i1 %cmp430, label %if.then438, label %if.else444, !prof !175

if.then438:                                       ; preds = %if.else226
  call void @__sanitizer_cov_trace_pc() #9
  %conv439 = trunc i64 %mul228 to i32
  %div442 = udiv i32 %conv439, %and26
  %conv443 = zext i32 %div442 to i64
  br label %if.end448

if.else444:                                       ; preds = %if.else226
  call void @__sanitizer_cov_trace_pc() #9
  %40 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %and26, i64 %mul228) #10, !srcloc !176
  %asmresult1.i658 = extractvalue { i64, i64 } %40, 1
  br label %if.end448

if.end448:                                        ; preds = %if.else444, %if.then438
  %tmp.1 = phi i64 [ %conv443, %if.then438 ], [ %asmresult1.i658, %if.else444 ]
  %add450 = add i64 %tmp.1, %mul
  %extract.t696 = trunc i64 %add450 to i32
  br label %cleanup

if.end453:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %41 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %l, align 4
  %43 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32767, i32 %44)
  %cmp.i661 = icmp ugt i32 %44, 32767
  %sub.i662 = sext i1 %cmp.i661 to i32
  %spec.select.i663 = add i32 %42, %sub.i662
  %conv.i664 = zext i32 %spec.select.i663 to i64
  %mul.i665 = mul nuw i64 %conv.i664, %conv
  %conv1.i666 = zext i32 %44 to i64
  %mul2.i667 = mul nuw i64 %conv1.i666, %conv
  %shr.i668 = lshr i64 %mul2.i667, 16
  %add.i669 = add i64 %mul.i665, %shr.i668
  %extract.t697 = trunc i64 %add.i669 to i32
  br label %cleanup

cleanup:                                          ; preds = %if.end453, %if.end448, %if.end223, %if.then22
  %sub225.sink.off0 = phi i32 [ %extract.t, %if.end223 ], [ %extract.t696, %if.end448 ], [ %extract.t697, %if.end453 ], [ %extract.t698, %if.then22 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ctl) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %alpha) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l) #7
  ret i32 %sub225.sink.off0
}

; Function Attrs: argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_huayra_round_rate(ptr nocapture noundef readnone %hw, i32 noundef %rate, ptr nocapture noundef readonly %prate) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %prate to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %prate, align 4
  %.frozen = freeze i32 %1
  %div174.i = udiv i32 %rate, %.frozen
  %2 = mul i32 %div174.i, %.frozen
  %rem172.i.decomposed = sub i32 %rate, %2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not685.i = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not685.i, label %entry.alpha_huayra_pll_round_rate.exit_crit_edge, label %if.else387.i

entry.alpha_huayra_pll_round_rate.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_huayra_pll_round_rate.exit

if.else387.i:                                     ; preds = %entry
  %conv182690.i = zext i32 %rem172.i.decomposed to i64
  %shl187691.i = shl nuw nsw i64 %conv182690.i, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %rem172.i.decomposed)
  %cmp389.i = icmp ult i32 %rem172.i.decomposed, 65536
  br i1 %cmp389.i, label %if.then397.i, label %if.else403.i, !prof !175

if.then397.i:                                     ; preds = %if.else387.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv398.i = trunc i64 %shl187691.i to i32
  %conv398.i.frozen = freeze i32 %conv398.i
  %.frozen12 = freeze i32 %1
  %div401.i = udiv i32 %conv398.i.frozen, %.frozen12
  %3 = mul i32 %div401.i, %.frozen12
  %rem399.i.decomposed = sub i32 %conv398.i.frozen, %3
  %conv402.i = zext i32 %div401.i to i64
  br label %if.end407.i

if.else403.i:                                     ; preds = %if.else387.i
  call void @__sanitizer_cov_trace_pc() #9
  %4 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %1, i64 %shl187691.i) #10, !srcloc !176
  %asmresult.i624.i = extractvalue { i64, i64 } %4, 0
  %asmresult1.i625.i = extractvalue { i64, i64 } %4, 1
  %shr.i626.i = lshr i64 %asmresult.i624.i, 32
  %conv.i627.i = trunc i64 %shr.i626.i to i32
  br label %if.end407.i

if.end407.i:                                      ; preds = %if.else403.i, %if.then397.i
  %quotient.1.i = phi i64 [ %conv402.i, %if.then397.i ], [ %asmresult1.i625.i, %if.else403.i ]
  %__rem189.0.i = phi i32 [ %rem399.i.decomposed, %if.then397.i ], [ %conv.i627.i, %if.else403.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem189.0.i)
  %tobool410.not.i = icmp ne i32 %__rem189.0.i, 0
  %inc.i = zext i1 %tobool410.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  call void @__sanitizer_cov_trace_const_cmp8(i64 32767, i64 %spec.select.i)
  %cmp413.i = icmp ugt i64 %spec.select.i, 32767
  %add416.i = zext i1 %cmp413.i to i32
  %l.2 = add i32 %div174.i, %add416.i
  %conv419.i = zext i32 %1 to i64
  %5 = and i64 %spec.select.i, 4294934528
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %5)
  %cmp.i.i = icmp ne i64 %5, 0
  %sub.i628.i = sext i1 %cmp.i.i to i32
  %spec.select.i.i = add i32 %l.2, %sub.i628.i
  %conv.i629.i = zext i32 %spec.select.i.i to i64
  %mul.i.i = mul nuw i64 %conv.i629.i, %conv419.i
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv419.i
  %shr.i630.i = lshr i64 %mul2.i.i, 16
  %add.i.i = add i64 %mul.i.i, %shr.i630.i
  %conv3.i.i = trunc i64 %add.i.i to i32
  br label %alpha_huayra_pll_round_rate.exit

alpha_huayra_pll_round_rate.exit:                 ; preds = %if.end407.i, %entry.alpha_huayra_pll_round_rate.exit_crit_edge
  %retval.0.i = phi i32 [ %conv3.i.i, %if.end407.i ], [ %rate, %entry.alpha_huayra_pll_round_rate.exit_crit_edge ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_huayra_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  %val.i.i = alloca i32, align 4
  %ctl = alloca i32, align 4
  %cur_alpha = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ctl) #7
  %0 = ptrtoint ptr %ctl to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %ctl, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %cur_alpha) #7
  %1 = ptrtoint ptr %cur_alpha to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 0, ptr %cur_alpha, align 4
  %div174.i = udiv i32 %rate, %prate
  %2 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not685.i = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not685.i, label %entry.alpha_huayra_pll_round_rate.exit_crit_edge, label %if.else387.i

entry.alpha_huayra_pll_round_rate.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_huayra_pll_round_rate.exit

if.else387.i:                                     ; preds = %entry
  %conv182690.i = zext i32 %rem172.i.decomposed to i64
  %shl187691.i = shl nuw nsw i64 %conv182690.i, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %rem172.i.decomposed)
  %cmp389.i = icmp ult i32 %rem172.i.decomposed, 65536
  br i1 %cmp389.i, label %if.then397.i, label %if.else403.i, !prof !175

if.then397.i:                                     ; preds = %if.else387.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv398.i = trunc i64 %shl187691.i to i32
  %conv398.i.frozen = freeze i32 %conv398.i
  %div401.i = udiv i32 %conv398.i.frozen, %prate
  %3 = mul i32 %div401.i, %prate
  %rem399.i.decomposed = sub i32 %conv398.i.frozen, %3
  %conv402.i = zext i32 %div401.i to i64
  br label %if.end407.i

if.else403.i:                                     ; preds = %if.else387.i
  call void @__sanitizer_cov_trace_pc() #9
  %4 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl187691.i) #10, !srcloc !176
  %asmresult.i624.i = extractvalue { i64, i64 } %4, 0
  %asmresult1.i625.i = extractvalue { i64, i64 } %4, 1
  %shr.i626.i = lshr i64 %asmresult.i624.i, 32
  %conv.i627.i = trunc i64 %shr.i626.i to i32
  br label %if.end407.i

if.end407.i:                                      ; preds = %if.else403.i, %if.then397.i
  %quotient.1.i = phi i64 [ %conv402.i, %if.then397.i ], [ %asmresult1.i625.i, %if.else403.i ]
  %__rem189.0.i = phi i32 [ %rem399.i.decomposed, %if.then397.i ], [ %conv.i627.i, %if.else403.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem189.0.i)
  %tobool410.not.i = icmp ne i32 %__rem189.0.i, 0
  %inc.i = zext i1 %tobool410.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  call void @__sanitizer_cov_trace_const_cmp8(i64 32767, i64 %spec.select.i)
  %cmp413.i = icmp ugt i64 %spec.select.i, 32767
  %add416.i = zext i1 %cmp413.i to i32
  %l.3 = add i32 %div174.i, %add416.i
  %conv418.i = trunc i64 %spec.select.i to i32
  br label %alpha_huayra_pll_round_rate.exit

alpha_huayra_pll_round_rate.exit:                 ; preds = %if.end407.i, %entry.alpha_huayra_pll_round_rate.exit_crit_edge
  %l.4 = phi i32 [ %l.3, %if.end407.i ], [ %div174.i, %entry.alpha_huayra_pll_round_rate.exit_crit_edge ]
  %a.0 = phi i32 [ %conv418.i, %if.end407.i ], [ 0, %entry.alpha_huayra_pll_round_rate.exit_crit_edge ]
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %5 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regmap, align 4
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %9 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %10, i32 4
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %12 to i32
  %add = add i32 %8, %conv
  %call2 = call i32 @regmap_read(ptr noundef %6, i32 noundef %add, ptr noundef nonnull %ctl) #7
  %13 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %ctl, align 4
  %and = and i32 %14, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %alpha_huayra_pll_round_rate.exit.if.end_crit_edge, label %if.then

alpha_huayra_pll_round_rate.exit.if.end_crit_edge: ; preds = %alpha_huayra_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %alpha_huayra_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %15 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regmap, align 4
  %17 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %add.ptr, align 4
  %19 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regs, align 4
  %arrayidx7 = getelementptr i8, ptr %20, i32 2
  %21 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx7, align 1
  %conv8 = zext i8 %22 to i32
  %add9 = add i32 %18, %conv8
  %call10 = call i32 @regmap_read(ptr noundef %16, i32 noundef %add9, ptr noundef nonnull %cur_alpha) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %alpha_huayra_pll_round_rate.exit.if.end_crit_edge
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val.i.i) #7
  %23 = ptrtoint ptr %val.i.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 -1, ptr %val.i.i, align 4, !annotation !171
  %24 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %regmap, align 4
  %26 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %add.ptr, align 4
  %call1.i.i = call i32 @regmap_read(ptr noundef %25, i32 noundef %27, ptr noundef nonnull %val.i.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i)
  %tobool.not.i.i = icmp eq i32 %call1.i.i, 0
  br i1 %tobool.not.i.i, label %clk_alpha_pll_is_enabled.exit, label %clk_alpha_pll_is_enabled.exit.thread

clk_alpha_pll_is_enabled.exit.thread:             ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i.i) #7
  br label %if.then13

clk_alpha_pll_is_enabled.exit:                    ; preds = %if.end
  %28 = ptrtoint ptr %val.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %val.i.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %29)
  %tobool12.not = icmp sgt i32 %29, -1
  br i1 %tobool12.not, label %if.end32, label %clk_alpha_pll_is_enabled.exit.if.then13_crit_edge

clk_alpha_pll_is_enabled.exit.if.then13_crit_edge: ; preds = %clk_alpha_pll_is_enabled.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then13

if.then13:                                        ; preds = %clk_alpha_pll_is_enabled.exit.if.then13_crit_edge, %clk_alpha_pll_is_enabled.exit.thread
  %30 = ptrtoint ptr %cur_alpha to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %cur_alpha, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %a.0)
  %cmp.not = icmp eq i32 %31, %a.0
  br i1 %cmp.not, label %if.end19, label %do.end

do.end:                                           ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #9
  %call17 = call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call18 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.11, ptr noundef %call17) #11
  br label %cleanup

if.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #9
  %32 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %regmap, align 4
  %34 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %add.ptr, align 4
  %36 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regs, align 4
  %38 = ptrtoint ptr %37 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %37, align 1
  %conv25 = zext i8 %39 to i32
  %add26 = add i32 %35, %conv25
  %call27 = call i32 @regmap_write(ptr noundef %33, i32 noundef %add26, i32 noundef %l.4) #7
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !177
  call void @arm_heavy_mb() #7
  %call31 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end32:                                         ; preds = %clk_alpha_pll_is_enabled.exit
  %40 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %regmap, align 4
  %42 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %add.ptr, align 4
  %44 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %regs, align 4
  %46 = ptrtoint ptr %45 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %45, align 1
  %conv38 = zext i8 %47 to i32
  %add39 = add i32 %43, %conv38
  %call40 = call i32 @regmap_write(ptr noundef %41, i32 noundef %add39, i32 noundef %l.4) #7
  %48 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %regmap, align 4
  %50 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %add.ptr, align 4
  %52 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %regs, align 4
  %arrayidx45 = getelementptr i8, ptr %53, i32 2
  %54 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx45, align 1
  %conv46 = zext i8 %55 to i32
  %add47 = add i32 %51, %conv46
  %call48 = call i32 @regmap_write(ptr noundef %49, i32 noundef %add47, i32 noundef %a.0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %a.0)
  %cmp49 = icmp eq i32 %a.0, 0
  %56 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %regmap, align 4
  %58 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %add.ptr, align 4
  %60 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %regs, align 4
  %arrayidx56 = getelementptr i8, ptr %61, i32 4
  %62 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %arrayidx56, align 1
  %conv57 = zext i8 %63 to i32
  %add58 = add i32 %59, %conv57
  br i1 %cmp49, label %if.then51, label %if.else

if.then51:                                        ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %57, i32 noundef %add58, i32 noundef 16777216, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

if.else:                                          ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #9
  %call.i96 = call i32 @regmap_update_bits_base(ptr noundef %57, i32 noundef %add58, i32 noundef 50331648, i32 noundef 16777216, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.then51, %if.end19, %do.end
  %retval.0 = phi i32 [ -16, %do.end ], [ %call31, %if.end19 ], [ 0, %if.else ], [ 0, %if.then51 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %cur_alpha) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ctl) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_hwfsm_enable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %or = or i32 %6, 1048576
  store i32 %or, ptr %val, align 4
  %flags = getelementptr i8, ptr %hw, i32 -4
  %7 = ptrtoint ptr %flags to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %flags, align 4
  %9 = and i8 %8, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool2.not = icmp eq i8 %9, 0
  br i1 %tobool2.not, label %if.end.if.end5_crit_edge, label %if.then3

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and4 = and i32 %or, -129
  %10 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %and4, ptr %val, align 4
  br label %if.end5

if.end5:                                          ; preds = %if.then3, %if.end.if.end5_crit_edge
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %val, align 4
  %call10 = call i32 @regmap_write(ptr noundef %12, i32 noundef %14, i32 noundef %16) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %do.body, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !178
  call void @arm_heavy_mb() #7
  %call14 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

cleanup:                                          ; preds = %do.body, %if.end5.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call14, %do.body ], [ %call1, %entry.cleanup_crit_edge ], [ %call10, %if.end5.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @clk_alpha_pll_hwfsm_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %flags = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %flags to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %flags, align 4
  %7 = and i8 %6, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool2.not = icmp eq i8 %7, 0
  br i1 %tobool2.not, label %if.end.if.end16_crit_edge, label %if.then3

if.end.if.end16_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

if.then3:                                         ; preds = %if.end
  %8 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %regmap, align 4
  %10 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %9, i32 noundef %11, i32 noundef 128, i32 noundef 128, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool9.not = icmp eq i32 %call.i, 0
  br i1 %tobool9.not, label %if.end11, label %if.then3.cleanup_crit_edge

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end11:                                         ; preds = %if.then3
  %call12 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 268435456, i1 noundef zeroext false, ptr noundef nonnull @.str.13)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %if.end11.if.end16_crit_edge, label %if.end11.cleanup_crit_edge

if.end11.cleanup_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end11.if.end16_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

if.end16:                                         ; preds = %if.end11.if.end16_crit_edge, %if.end.if.end16_crit_edge
  %12 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regmap, align 4
  %14 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %add.ptr, align 4
  %call.i39 = call i32 @regmap_update_bits_base(ptr noundef %13, i32 noundef %15, i32 noundef 1048576, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i39)
  %tobool22.not = icmp eq i32 %call.i39, 0
  br i1 %tobool22.not, label %if.end24, label %if.end16.cleanup_crit_edge

if.end16.cleanup_crit_edge:                       ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end24:                                         ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #9
  %call25 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext true, ptr noundef nonnull @.str.14)
  br label %cleanup

cleanup:                                          ; preds = %if.end24, %if.end16.cleanup_crit_edge, %if.end11.cleanup_crit_edge, %if.then3.cleanup_crit_edge, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_hwfsm_is_enabled(ptr nocapture noundef readonly %hw) #0 align 64 {
entry:
  %val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr.i = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val.i) #7
  %0 = ptrtoint ptr %val.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val.i, align 4, !annotation !171
  %regmap.i = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap.i, align 4
  %3 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr.i, align 4
  %call1.i = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.pll_is_enabled.exit_crit_edge

entry.pll_is_enabled.exit_crit_edge:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %pll_is_enabled.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %5 = ptrtoint ptr %val.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val.i, align 4
  %and.i = lshr i32 %6, 30
  %and.i.lobit = and i32 %and.i, 1
  br label %pll_is_enabled.exit

pll_is_enabled.exit:                              ; preds = %if.end.i, %entry.pll_is_enabled.exit_crit_edge
  %retval.0.i = phi i32 [ %and.i.lobit, %if.end.i ], [ %call1.i, %entry.pll_is_enabled.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i) #7
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_hwfsm_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__clk_alpha_pll_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, ptr noundef nonnull @clk_alpha_pll_hwfsm_is_enabled)
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_enable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end10, label %if.then4

if.then4:                                         ; preds = %if.end
  %call5 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.end8, label %if.then4.cleanup_crit_edge

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end8:                                          ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  %call9 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end10:                                         ; preds = %if.end
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %9 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %10, i32 14
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %12 to i32
  %add12 = add i32 %8, %conv
  %call13 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add12, i32 noundef 1) #7
  %call14 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.end17, label %if.end10.cleanup_crit_edge

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end17:                                         ; preds = %if.end10
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regs, align 4
  %arrayidx20 = getelementptr i8, ptr %16, i32 4
  %17 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %18 to i32
  %add22 = add i32 %14, %conv21
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add22, i32 noundef 7, i32 noundef 7, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool24.not = icmp eq i32 %call.i, 0
  br i1 %tobool24.not, label %if.end26, label %if.end17.cleanup_crit_edge

if.end17.cleanup_crit_edge:                       ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end26:                                         ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #9
  %19 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %add.ptr, align 4
  %call.i52 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %20, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end26, %if.end17.cleanup_crit_edge, %if.end10.cleanup_crit_edge, %if.end8, %if.then4.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %if.end8 ], [ %call.i52, %if.end26 ], [ %call2, %entry.cleanup_crit_edge ], [ %call5, %if.then4.cleanup_crit_edge ], [ %call14, %if.end10.cleanup_crit_edge ], [ %call.i, %if.end17.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @clk_trion_pll_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end5, label %if.then4

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %8, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool9.not = icmp eq i32 %call.i, 0
  br i1 %tobool9.not, label %if.end11, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end11:                                         ; preds = %if.end5
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %11 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %12, i32 4
  %13 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %14 to i32
  %add13 = add i32 %10, %conv
  %call.i44 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add13, i32 noundef 7, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i44)
  %tobool15.not = icmp eq i32 %call.i44, 0
  br i1 %tobool15.not, label %if.end17, label %if.end11.cleanup_crit_edge

if.end11.cleanup_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end17:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  %15 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %add.ptr, align 4
  %17 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %regs, align 4
  %arrayidx20 = getelementptr i8, ptr %18, i32 14
  %19 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %20 to i32
  %add22 = add i32 %16, %conv21
  %call23 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add22, i32 noundef 0) #7
  %21 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %add.ptr, align 4
  %call.i45 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %22, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end11.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %if.then4, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_is_enabled(ptr nocapture noundef readonly %hw) #0 align 64 {
entry:
  %mode_val.i = alloca i32, align 4
  %opmode_val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mode_val.i) #7
  %2 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %mode_val.i, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %opmode_val.i) #7
  %3 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %opmode_val.i, align 4, !annotation !171
  %4 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_read(ptr noundef %1, i32 noundef %5, ptr noundef nonnull %mode_val.i) #7
  %6 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %add.ptr, align 4
  %regs.i = getelementptr i8, ptr %hw, i32 -16
  %8 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %regs.i, align 4
  %arrayidx.i = getelementptr i8, ptr %9, i32 14
  %10 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %11 to i32
  %add2.i = add i32 %7, %conv.i
  %call3.i = call i32 @regmap_read(ptr noundef %1, i32 noundef %add2.i, ptr noundef nonnull %opmode_val.i) #7
  %or.i = or i32 %call3.i, %call.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %or.i)
  %tobool.not.i = icmp eq i32 %or.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.trion_pll_is_enabled.exit_crit_edge

entry.trion_pll_is_enabled.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit

if.end.i:                                         ; preds = %entry
  %12 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %opmode_val.i, align 4
  %and.i = and i32 %13, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool4.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool4.not.i, label %if.end.i.trion_pll_is_enabled.exit_crit_edge, label %land.rhs.i

if.end.i.trion_pll_is_enabled.exit_crit_edge:     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit

land.rhs.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %14 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %mode_val.i, align 4
  %and5.i = and i32 %15, 1
  br label %trion_pll_is_enabled.exit

trion_pll_is_enabled.exit:                        ; preds = %land.rhs.i, %if.end.i.trion_pll_is_enabled.exit_crit_edge, %entry.trion_pll_is_enabled.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %entry.trion_pll_is_enabled.exit_crit_edge ], [ 0, %if.end.i.trion_pll_is_enabled.exit_crit_edge ], [ %and5.i, %land.rhs.i ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %l = alloca i32, align 4
  %frac = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l) #7
  %0 = ptrtoint ptr %l to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %l, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %frac) #7
  %1 = ptrtoint ptr %frac to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %frac, align 4, !annotation !171
  %2 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %5, i32 3
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %7 to i32
  %arrayidx3 = getelementptr i8, ptr %5, i32 2
  %8 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %9 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %10 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regmap, align 4
  %12 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %5, align 1
  %conv10 = zext i8 %13 to i32
  %add11 = add i32 %3, %conv10
  %call12 = call i32 @regmap_read(ptr noundef %11, i32 noundef %add11, ptr noundef nonnull %l) #7
  %14 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regmap, align 4
  %16 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %add.ptr, align 4
  %18 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regs, align 4
  %arrayidx17 = getelementptr i8, ptr %19, i32 2
  %20 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %21 to i32
  %add19 = add i32 %17, %conv18
  %call20 = call i32 @regmap_read(ptr noundef %15, i32 noundef %add19, ptr noundef nonnull %frac) #7
  %conv21 = zext i32 %parent_rate to i64
  %22 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %l, align 4
  %24 = ptrtoint ptr %frac to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %frac, align 4
  %26 = select i1 %cmp, i32 32, i32 16
  %conv1.i = zext i32 %25 to i64
  %mul2.i = mul nuw i64 %conv1.i, %conv21
  %conv.i = zext i32 %23 to i64
  %mul.i = mul nuw i64 %conv.i, %conv21
  %sh_prom.i = zext i32 %26 to i64
  %shr.i = lshr i64 %mul2.i, %sh_prom.i
  %add.i = add i64 %shr.i, %mul.i
  %conv4.i = trunc i64 %add.i to i32
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %frac) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l) #7
  ret i32 %conv4.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %ctl = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ctl) #7
  %0 = ptrtoint ptr %ctl to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %ctl, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %add, ptr noundef nonnull %ctl) #7
  %9 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %ctl, align 4
  %shr = lshr i32 %10, 8
  %width = getelementptr i8, ptr %hw, i32 -8
  %11 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %width, align 4
  %conv2 = zext i8 %12 to i32
  %sub = sub nsw i32 31, %conv2
  %shr3 = lshr i32 -1, %sub
  %and5 = and i32 %shr3, %shr
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool.not.i = icmp eq i32 %and5, 0
  %13 = call i32 @llvm.ctlz.i32(i32 %and5, i1 true) #7, !range !179
  %sub.i = sub nuw nsw i32 32, %13
  %cond.i = select i1 %tobool.not.i, i32 0, i32 %sub.i
  %shr7 = lshr i32 %parent_rate, %cond.i
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ctl) #7
  ret i32 %shr7
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_round_rate(ptr noundef %hw, i32 noundef %rate, ptr noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %width = getelementptr i8, ptr %hw, i32 -8
  %0 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %width, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %1)
  %cmp = icmp eq i8 %1, 2
  %clk_alpha_2bit_div_table.clk_alpha_div_table = select i1 %cmp, ptr @clk_alpha_2bit_div_table, ptr @clk_alpha_div_table
  %call.i = tail call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %call1.i = tail call i32 @divider_round_rate_parent(ptr noundef %hw, ptr noundef %call.i, i32 noundef %rate, ptr noundef %prate, ptr noundef nonnull %clk_alpha_2bit_div_table.clk_alpha_div_table, i8 noundef zeroext %1, i32 noundef 2) #7
  ret i32 %call1.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_set_rate(ptr nocapture noundef readonly %hw, i32 noundef %rate, i32 noundef %parent_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %conv = zext i32 %parent_rate to i64
  %conv1 = zext i32 %rate to i64
  %add = add nsw i64 %conv1, -1
  %sub = add nsw i64 %add, %conv
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %sub)
  %cmp172 = icmp ult i64 %sub, 4294967296
  br i1 %cmp172, label %if.then176, label %if.else182, !prof !175

if.then176:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %conv177 = trunc i64 %sub to i32
  %div180 = udiv i32 %conv177, %rate
  br label %if.end186

if.else182:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %0 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %rate, i64 %sub) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %0, 1
  %extract.t312 = trunc i64 %asmresult1.i to i32
  br label %if.end186

if.end186:                                        ; preds = %if.else182, %if.then176
  %_tmp.0.off0 = phi i32 [ %div180, %if.then176 ], [ %extract.t312, %if.else182 ]
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv191 = zext i8 %8 to i32
  %add192 = add i32 %4, %conv191
  %width = getelementptr i8, ptr %hw, i32 -8
  %9 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %width, align 4
  %conv193 = zext i8 %10 to i32
  %sub194 = sub nsw i32 31, %conv193
  %shr195 = lshr i32 -1, %sub194
  %shl198 = shl i32 %shr195, 8
  %conv190 = shl i32 %_tmp.0.off0, 8
  %shl199 = add i32 %conv190, -256
  %call.i = tail call i32 @regmap_update_bits_base(ptr noundef %2, i32 noundef %add192, i32 noundef %shl198, i32 noundef %shl199, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  ret i32 %call.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_round_ro_rate(ptr noundef %hw, i32 noundef %rate, ptr nocapture noundef %prate) #0 align 64 {
entry:
  %ctl = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ctl) #7
  %0 = ptrtoint ptr %ctl to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %ctl, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %add, ptr noundef nonnull %ctl) #7
  %9 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %ctl, align 4
  %shr = lshr i32 %10, 8
  %width = getelementptr i8, ptr %hw, i32 -8
  %11 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %width, align 4
  %conv2 = zext i8 %12 to i32
  %notmask = shl nsw i32 -1, %conv2
  %sub = xor i32 %notmask, -1
  %and = and i32 %shr, %sub
  store i32 %and, ptr %ctl, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not.i = icmp eq i32 %and, 0
  %13 = call i32 @llvm.ctlz.i32(i32 %and, i1 true) #7, !range !179
  %sub.i = sub nuw nsw i32 32, %13
  %cond.i = select i1 %tobool.not.i, i32 0, i32 %sub.i
  %shl4 = shl nuw i32 1, %cond.i
  %call5 = call i32 @clk_hw_get_flags(ptr noundef %hw) #7
  %and6 = and i32 %call5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %tobool.not = icmp eq i32 %and6, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call7 = call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %mul = shl i32 %rate, %cond.i
  %call8 = call i32 @clk_hw_round_rate(ptr noundef %call7, i32 noundef %mul) #7
  %14 = ptrtoint ptr %prate to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %call8, ptr %prate, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %15 = ptrtoint ptr %prate to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %prate, align 4
  %conv9 = zext i32 %16 to i64
  %conv10 = zext i32 %shl4 to i64
  %add11 = add nsw i64 %conv10, -1
  %sub12 = add nsw i64 %add11, %conv9
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %sub12)
  %cmp190 = icmp ult i64 %sub12, 4294967296
  br i1 %cmp190, label %if.then194, label %if.else200, !prof !175

if.then194:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %conv195 = trunc i64 %sub12 to i32
  %div198295 = lshr i32 %conv195, %cond.i
  br label %if.end204

if.else200:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %17 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %shl4, i64 %sub12) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %17, 1
  %extract.t304 = trunc i64 %asmresult1.i to i32
  br label %if.end204

if.end204:                                        ; preds = %if.else200, %if.then194
  %_tmp.0.off0 = phi i32 [ %div198295, %if.then194 ], [ %extract.t304, %if.else200 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ctl) #7
  ret i32 %_tmp.0.off0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @clk_fabia_pll_configure(ptr nocapture noundef readonly %pll, ptr noundef %regmap, ptr nocapture noundef readonly %config) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %regs = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 1
  %0 = ptrtoint ptr %config to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %config, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not.i = icmp eq i32 %1, 0
  br i1 %tobool.not.i, label %entry.clk_alpha_pll_write_config.exit_crit_edge, label %if.then.i

entry.clk_alpha_pll_write_config.exit_crit_edge:  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pll, align 4
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %regs, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %5, align 1
  %conv = zext i8 %7 to i32
  %add = add i32 %3, %conv
  %call.i = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add, i32 noundef %1) #7
  br label %clk_alpha_pll_write_config.exit

clk_alpha_pll_write_config.exit:                  ; preds = %if.then.i, %entry.clk_alpha_pll_write_config.exit_crit_edge
  %alpha = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 1
  %8 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool.not.i87 = icmp eq i32 %9, 0
  br i1 %tobool.not.i87, label %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit90_crit_edge, label %if.then.i89

clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit90_crit_edge: ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit90

if.then.i89:                                      ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %pll, align 4
  %12 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regs, align 4
  %arrayidx3 = getelementptr i8, ptr %13, i32 15
  %14 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %15 to i32
  %add5 = add i32 %11, %conv4
  %call.i88 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add5, i32 noundef %9) #7
  br label %clk_alpha_pll_write_config.exit90

clk_alpha_pll_write_config.exit90:                ; preds = %if.then.i89, %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit90_crit_edge
  %config_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 3
  %16 = ptrtoint ptr %config_ctl_val to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %config_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %tobool.not.i91 = icmp eq i32 %17, 0
  br i1 %tobool.not.i91, label %clk_alpha_pll_write_config.exit90.clk_alpha_pll_write_config.exit94_crit_edge, label %if.then.i93

clk_alpha_pll_write_config.exit90.clk_alpha_pll_write_config.exit94_crit_edge: ; preds = %clk_alpha_pll_write_config.exit90
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit94

if.then.i93:                                      ; preds = %clk_alpha_pll_write_config.exit90
  call void @__sanitizer_cov_trace_pc() #9
  %18 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %pll, align 4
  %20 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %regs, align 4
  %arrayidx8 = getelementptr i8, ptr %21, i32 7
  %22 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %23 to i32
  %add10 = add i32 %19, %conv9
  %call.i92 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add10, i32 noundef %17) #7
  br label %clk_alpha_pll_write_config.exit94

clk_alpha_pll_write_config.exit94:                ; preds = %if.then.i93, %clk_alpha_pll_write_config.exit90.clk_alpha_pll_write_config.exit94_crit_edge
  %config_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 4
  %24 = ptrtoint ptr %config_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %config_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %tobool.not.i95 = icmp eq i32 %25, 0
  br i1 %tobool.not.i95, label %clk_alpha_pll_write_config.exit94.clk_alpha_pll_write_config.exit98_crit_edge, label %if.then.i97

clk_alpha_pll_write_config.exit94.clk_alpha_pll_write_config.exit98_crit_edge: ; preds = %clk_alpha_pll_write_config.exit94
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit98

if.then.i97:                                      ; preds = %clk_alpha_pll_write_config.exit94
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %pll, align 4
  %28 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %regs, align 4
  %arrayidx13 = getelementptr i8, ptr %29, i32 8
  %30 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %31 to i32
  %add15 = add i32 %27, %conv14
  %call.i96 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add15, i32 noundef %25) #7
  br label %clk_alpha_pll_write_config.exit98

clk_alpha_pll_write_config.exit98:                ; preds = %if.then.i97, %clk_alpha_pll_write_config.exit94.clk_alpha_pll_write_config.exit98_crit_edge
  %user_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 6
  %32 = ptrtoint ptr %user_ctl_val to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %user_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %tobool.not.i99 = icmp eq i32 %33, 0
  br i1 %tobool.not.i99, label %clk_alpha_pll_write_config.exit98.clk_alpha_pll_write_config.exit102_crit_edge, label %if.then.i101

clk_alpha_pll_write_config.exit98.clk_alpha_pll_write_config.exit102_crit_edge: ; preds = %clk_alpha_pll_write_config.exit98
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit102

if.then.i101:                                     ; preds = %clk_alpha_pll_write_config.exit98
  call void @__sanitizer_cov_trace_pc() #9
  %34 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %pll, align 4
  %36 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regs, align 4
  %arrayidx18 = getelementptr i8, ptr %37, i32 4
  %38 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %39 to i32
  %add20 = add i32 %35, %conv19
  %call.i100 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add20, i32 noundef %33) #7
  br label %clk_alpha_pll_write_config.exit102

clk_alpha_pll_write_config.exit102:               ; preds = %if.then.i101, %clk_alpha_pll_write_config.exit98.clk_alpha_pll_write_config.exit102_crit_edge
  %user_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 7
  %40 = ptrtoint ptr %user_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %user_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %tobool.not.i103 = icmp eq i32 %41, 0
  br i1 %tobool.not.i103, label %clk_alpha_pll_write_config.exit102.clk_alpha_pll_write_config.exit106_crit_edge, label %if.then.i105

clk_alpha_pll_write_config.exit102.clk_alpha_pll_write_config.exit106_crit_edge: ; preds = %clk_alpha_pll_write_config.exit102
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit106

if.then.i105:                                     ; preds = %clk_alpha_pll_write_config.exit102
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %pll, align 4
  %44 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %regs, align 4
  %arrayidx23 = getelementptr i8, ptr %45, i32 5
  %46 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %47 to i32
  %add25 = add i32 %43, %conv24
  %call.i104 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add25, i32 noundef %41) #7
  br label %clk_alpha_pll_write_config.exit106

clk_alpha_pll_write_config.exit106:               ; preds = %if.then.i105, %clk_alpha_pll_write_config.exit102.clk_alpha_pll_write_config.exit106_crit_edge
  %test_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 9
  %48 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %test_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool.not.i107 = icmp eq i32 %49, 0
  br i1 %tobool.not.i107, label %clk_alpha_pll_write_config.exit106.clk_alpha_pll_write_config.exit110_crit_edge, label %if.then.i109

clk_alpha_pll_write_config.exit106.clk_alpha_pll_write_config.exit110_crit_edge: ; preds = %clk_alpha_pll_write_config.exit106
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit110

if.then.i109:                                     ; preds = %clk_alpha_pll_write_config.exit106
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %pll, align 4
  %52 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %regs, align 4
  %arrayidx28 = getelementptr i8, ptr %53, i32 10
  %54 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %55 to i32
  %add30 = add i32 %51, %conv29
  %call.i108 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add30, i32 noundef %49) #7
  br label %clk_alpha_pll_write_config.exit110

clk_alpha_pll_write_config.exit110:               ; preds = %if.then.i109, %clk_alpha_pll_write_config.exit106.clk_alpha_pll_write_config.exit110_crit_edge
  %test_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 10
  %56 = ptrtoint ptr %test_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %test_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %57)
  %tobool.not.i111 = icmp eq i32 %57, 0
  br i1 %tobool.not.i111, label %clk_alpha_pll_write_config.exit110.clk_alpha_pll_write_config.exit114_crit_edge, label %if.then.i113

clk_alpha_pll_write_config.exit110.clk_alpha_pll_write_config.exit114_crit_edge: ; preds = %clk_alpha_pll_write_config.exit110
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit114

if.then.i113:                                     ; preds = %clk_alpha_pll_write_config.exit110
  call void @__sanitizer_cov_trace_pc() #9
  %58 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %pll, align 4
  %60 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %regs, align 4
  %arrayidx33 = getelementptr i8, ptr %61, i32 11
  %62 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %arrayidx33, align 1
  %conv34 = zext i8 %63 to i32
  %add35 = add i32 %59, %conv34
  %call.i112 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add35, i32 noundef %57) #7
  br label %clk_alpha_pll_write_config.exit114

clk_alpha_pll_write_config.exit114:               ; preds = %if.then.i113, %clk_alpha_pll_write_config.exit110.clk_alpha_pll_write_config.exit114_crit_edge
  %post_div_mask = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 21
  %64 = ptrtoint ptr %post_div_mask to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %post_div_mask, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %65)
  %tobool.not = icmp eq i32 %65, 0
  br i1 %tobool.not, label %clk_alpha_pll_write_config.exit114.if.end_crit_edge, label %if.then

clk_alpha_pll_write_config.exit114.if.end_crit_edge: ; preds = %clk_alpha_pll_write_config.exit114
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %clk_alpha_pll_write_config.exit114
  call void @__sanitizer_cov_trace_pc() #9
  %post_div_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 20
  %66 = ptrtoint ptr %post_div_val to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %post_div_val, align 4
  %68 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %pll, align 4
  %70 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %regs, align 4
  %arrayidx39 = getelementptr i8, ptr %71, i32 4
  %72 = ptrtoint ptr %arrayidx39 to i32
  call void @__asan_load1_noabort(i32 %72)
  %73 = load i8, ptr %arrayidx39, align 1
  %conv40 = zext i8 %73 to i32
  %add41 = add i32 %69, %conv40
  %call.i115 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %add41, i32 noundef %65, i32 noundef %67, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %clk_alpha_pll_write_config.exit114.if.end_crit_edge
  %74 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %pll, align 4
  %call.i116 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %75, i32 noundef 8388608, i32 noundef 8388608, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %76 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %pll, align 4
  %call.i117 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %77, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_fabia_prepare(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regs = getelementptr i8, ptr %hw, i32 -16
  %1 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %2, i32 3
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %arrayidx3 = getelementptr i8, ptr %2, i32 2
  %5 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %call7 = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %7 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %regmap, align 4
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %call10 = call i32 @regmap_read(ptr noundef %8, i32 noundef %10, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool.not = icmp eq i32 %call10, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %11 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %val, align 4
  %and = and i32 %12, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool11.not = icmp eq i32 %and, 0
  br i1 %tobool11.not, label %if.end13, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end13:                                         ; preds = %if.end
  %call14 = call i32 @clk_hw_get_rate(ptr noundef %hw) #7
  %vco_table.i = getelementptr i8, ptr %hw, i32 -12
  %13 = ptrtoint ptr %vco_table.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %vco_table.i, align 4
  %num_vco.i = getelementptr i8, ptr %hw, i32 -8
  %15 = ptrtoint ptr %num_vco.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %num_vco.i, align 4
  %add.ptr.i = getelementptr %struct.pll_vco, ptr %14, i32 %16
  %cmp11.i = icmp ult ptr %14, %add.ptr.i
  br i1 %cmp11.i, label %if.end13.for.body.i_crit_edge, label %if.end13.do.end_crit_edge

if.end13.do.end_crit_edge:                        ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end

if.end13.for.body.i_crit_edge:                    ; preds = %if.end13
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %if.end13.for.body.i_crit_edge
  %v.012.i = phi ptr [ %incdec.ptr.i, %for.inc.i.for.body.i_crit_edge ], [ %14, %if.end13.for.body.i_crit_edge ]
  %17 = ptrtoint ptr %v.012.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %v.012.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %18, i32 %call14)
  %cmp1.not.i = icmp ugt i32 %18, %call14
  br i1 %cmp1.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %max_freq.i = getelementptr inbounds %struct.pll_vco, ptr %v.012.i, i32 0, i32 1
  %19 = ptrtoint ptr %max_freq.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %max_freq.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %20, i32 %call14)
  %cmp2.not.i = icmp ult i32 %20, %call14
  br i1 %cmp2.not.i, label %land.lhs.true.i.for.inc.i_crit_edge, label %alpha_pll_find_vco.exit

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

for.inc.i:                                        ; preds = %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %incdec.ptr.i = getelementptr %struct.pll_vco, ptr %v.012.i, i32 1
  %cmp.i = icmp ult ptr %incdec.ptr.i, %add.ptr.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.do.end_crit_edge

for.inc.i.do.end_crit_edge:                       ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

alpha_pll_find_vco.exit:                          ; preds = %land.lhs.true.i
  %tobool16.not = icmp eq ptr %v.012.i, null
  br i1 %tobool16.not, label %alpha_pll_find_vco.exit.do.end_crit_edge, label %if.end20

alpha_pll_find_vco.exit.do.end_crit_edge:         ; preds = %alpha_pll_find_vco.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end

do.end:                                           ; preds = %alpha_pll_find_vco.exit.do.end_crit_edge, %for.inc.i.do.end_crit_edge, %if.end13.do.end_crit_edge
  %call19 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.6, ptr noundef %call7) #11
  br label %cleanup

if.end20:                                         ; preds = %alpha_pll_find_vco.exit
  %21 = ptrtoint ptr %vco_table.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %vco_table.i, align 4
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %22, align 4
  %max_freq = getelementptr inbounds %struct.pll_vco, ptr %22, i32 0, i32 1
  %25 = ptrtoint ptr %max_freq to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %max_freq, align 4
  %call28 = call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %tobool29.not = icmp eq ptr %call28, null
  br i1 %tobool29.not, label %if.end20.cleanup_crit_edge, label %if.end31

if.end20.cleanup_crit_edge:                       ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end31:                                         ; preds = %if.end20
  %add24 = add i32 %26, %24
  %mul = mul i32 %add24, 54
  %add26 = add i32 %mul, 50
  %div27 = udiv i32 %add26, 100
  %call32 = call i32 @clk_hw_get_rate(ptr noundef nonnull %call28) #7
  %div27.frozen = freeze i32 %div27
  %call32.frozen = freeze i32 %call32
  %div174.i = udiv i32 %div27.frozen, %call32.frozen
  %27 = mul i32 %div174.i, %call32.frozen
  %rem172.i.decomposed = sub i32 %div27.frozen, %27
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i102 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i102, label %if.end31.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

if.end31.alpha_pll_round_rate.exit_crit_edge:     ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %if.end31
  %conv182.i108 = zext i32 %rem172.i.decomposed to i64
  %28 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i109 = zext i32 %28 to i64
  %shl195.i110 = shl nuw nsw i64 %conv182.i108, %sh_prom194.i109
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i110)
  %cmp397.i = icmp ult i64 %shl195.i110, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i110 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %call32.frozen138 = freeze i32 %call32
  %div409.i = udiv i32 %conv406.i.frozen, %call32.frozen138
  %29 = mul i32 %div409.i, %call32.frozen138
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %29
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %30 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %call32, i64 %shl195.i110) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %30, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %30, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %call32 to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw nsw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i109
  %add.i.i = add nuw nsw i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %if.end31.alpha_pll_round_rate.exit_crit_edge
  %retval.0.i93 = phi i32 [ %conv4.i.i, %if.end415.i ], [ %div27, %if.end31.alpha_pll_round_rate.exit_crit_edge ]
  %add.i94 = add nuw nsw i32 %div27, 500
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i94, i32 %retval.0.i93)
  %cmp.i95 = icmp ult i32 %add.i94, %retval.0.i93
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i93, i32 %div27)
  %cmp1.i = icmp ult i32 %retval.0.i93, %div27
  %or.cond.i = or i1 %cmp1.i, %cmp.i95
  br i1 %or.cond.i, label %alpha_pll_check_rate_margin.exit.thread, label %if.end38

alpha_pll_check_rate_margin.exit.thread:          ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call2.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.19, ptr noundef %call.i, i32 noundef %retval.0.i93, i32 noundef %div27, i32 noundef %add.i94) #11
  br label %cleanup

if.end38:                                         ; preds = %alpha_pll_round_rate.exit
  %31 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %regmap, align 4
  %33 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %add.ptr, align 4
  %35 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %regs, align 4
  %arrayidx43 = getelementptr i8, ptr %36, i32 1
  %37 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %arrayidx43, align 1
  %conv44 = zext i8 %38 to i32
  %add45 = add i32 %34, %conv44
  %call46 = call i32 @regmap_write(ptr noundef %32, i32 noundef %add45, i32 noundef %div174.i) #7
  %call47 = call i32 @clk_alpha_pll_enable(ptr noundef %hw)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call47)
  %tobool48.not = icmp eq i32 %call47, 0
  br i1 %tobool48.not, label %if.end55, label %do.end52

do.end52:                                         ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #9
  %call54 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, ptr noundef %call7) #11
  br label %cleanup

if.end55:                                         ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_alpha_pll_disable(ptr noundef %hw)
  br label %cleanup

cleanup:                                          ; preds = %if.end55, %do.end52, %alpha_pll_check_rate_margin.exit.thread, %if.end20.cleanup_crit_edge, %do.end, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call47, %do.end52 ], [ 0, %if.end55 ], [ -22, %do.end ], [ %call10, %entry.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ], [ -22, %if.end20.cleanup_crit_edge ], [ -22, %alpha_pll_check_rate_margin.exit.thread ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_fabia_enable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  %opmode_val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %opmode_val) #7
  %1 = ptrtoint ptr %opmode_val to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %opmode_val, align 4, !annotation !171
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %2 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %regmap1, align 4
  %4 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %3, i32 noundef %5, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %6 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %val, align 4
  %and = and i32 %7, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end10, label %if.then4

if.then4:                                         ; preds = %if.end
  %call5 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.end8, label %if.then4.cleanup_crit_edge

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end8:                                          ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  %call9 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end10:                                         ; preds = %if.end
  %8 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %10 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %11, i32 14
  %12 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %13 to i32
  %add12 = add i32 %9, %conv
  %call13 = call i32 @regmap_read(ptr noundef %3, i32 noundef %add12, ptr noundef nonnull %opmode_val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %if.end16, label %if.end10.cleanup_crit_edge

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end16:                                         ; preds = %if.end10
  %14 = ptrtoint ptr %opmode_val to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %opmode_val, align 4
  %and17 = and i32 %15, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17)
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %if.end16.if.end22_crit_edge, label %land.lhs.true

if.end16.if.end22_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end22

land.lhs.true:                                    ; preds = %if.end16
  %16 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %val, align 4
  %and19 = and i32 %17, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and19)
  %tobool20.not = icmp eq i32 %and19, 0
  br i1 %tobool20.not, label %land.lhs.true.if.end22_crit_edge, label %land.lhs.true.cleanup_crit_edge

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.lhs.true.if.end22_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end22

if.end22:                                         ; preds = %land.lhs.true.if.end22_crit_edge, %if.end16.if.end22_crit_edge
  %18 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %3, i32 noundef %19, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool26.not = icmp eq i32 %call.i, 0
  br i1 %tobool26.not, label %if.end28, label %if.end22.cleanup_crit_edge

if.end22.cleanup_crit_edge:                       ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end28:                                         ; preds = %if.end22
  %20 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %add.ptr, align 4
  %22 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %regs, align 4
  %arrayidx31 = getelementptr i8, ptr %23, i32 14
  %24 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx31, align 1
  %conv32 = zext i8 %25 to i32
  %add33 = add i32 %21, %conv32
  %call34 = call i32 @regmap_write(ptr noundef %3, i32 noundef %add33, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34)
  %tobool35.not = icmp eq i32 %call34, 0
  br i1 %tobool35.not, label %if.end37, label %if.end28.cleanup_crit_edge

if.end28.cleanup_crit_edge:                       ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end37:                                         ; preds = %if.end28
  %26 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %add.ptr, align 4
  %call.i112 = call i32 @regmap_update_bits_base(ptr noundef %3, i32 noundef %27, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i112)
  %tobool41.not = icmp eq i32 %call.i112, 0
  br i1 %tobool41.not, label %if.end43, label %if.end37.cleanup_crit_edge

if.end37.cleanup_crit_edge:                       ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end43:                                         ; preds = %if.end37
  %28 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %add.ptr, align 4
  %30 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %regs, align 4
  %arrayidx46 = getelementptr i8, ptr %31, i32 14
  %32 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx46, align 1
  %conv47 = zext i8 %33 to i32
  %add48 = add i32 %29, %conv47
  %call49 = call i32 @regmap_write(ptr noundef %3, i32 noundef %add48, i32 noundef 1) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49)
  %tobool50.not = icmp eq i32 %call49, 0
  br i1 %tobool50.not, label %if.end52, label %if.end43.cleanup_crit_edge

if.end43.cleanup_crit_edge:                       ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end52:                                         ; preds = %if.end43
  %call53 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call53)
  %tobool54.not = icmp eq i32 %call53, 0
  br i1 %tobool54.not, label %if.end56, label %if.end52.cleanup_crit_edge

if.end52.cleanup_crit_edge:                       ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end56:                                         ; preds = %if.end52
  %34 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %add.ptr, align 4
  %36 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regs, align 4
  %arrayidx59 = getelementptr i8, ptr %37, i32 4
  %38 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx59, align 1
  %conv60 = zext i8 %39 to i32
  %add61 = add i32 %35, %conv60
  %call.i113 = call i32 @regmap_update_bits_base(ptr noundef %3, i32 noundef %add61, i32 noundef 7, i32 noundef 7, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i113)
  %tobool63.not = icmp eq i32 %call.i113, 0
  br i1 %tobool63.not, label %if.end65, label %if.end56.cleanup_crit_edge

if.end56.cleanup_crit_edge:                       ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end65:                                         ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #9
  %40 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %add.ptr, align 4
  %call.i114 = call i32 @regmap_update_bits_base(ptr noundef %3, i32 noundef %41, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end65, %if.end56.cleanup_crit_edge, %if.end52.cleanup_crit_edge, %if.end43.cleanup_crit_edge, %if.end37.cleanup_crit_edge, %if.end28.cleanup_crit_edge, %if.end22.cleanup_crit_edge, %land.lhs.true.cleanup_crit_edge, %if.end10.cleanup_crit_edge, %if.end8, %if.then4.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %if.end8 ], [ %call.i114, %if.end65 ], [ %call2, %entry.cleanup_crit_edge ], [ %call5, %if.then4.cleanup_crit_edge ], [ %call13, %if.end10.cleanup_crit_edge ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ %call.i, %if.end22.cleanup_crit_edge ], [ %call34, %if.end28.cleanup_crit_edge ], [ %call.i112, %if.end37.cleanup_crit_edge ], [ %call49, %if.end43.cleanup_crit_edge ], [ %call53, %if.end52.cleanup_crit_edge ], [ %call.i113, %if.end56.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @alpha_pll_fabia_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap1, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end5, label %if.then4

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %2, i32 noundef %8, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool9.not = icmp eq i32 %call.i, 0
  br i1 %tobool9.not, label %if.end11, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end11:                                         ; preds = %if.end5
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %11 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %12, i32 4
  %13 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %14 to i32
  %add13 = add i32 %10, %conv
  %call.i39 = call i32 @regmap_update_bits_base(ptr noundef %2, i32 noundef %add13, i32 noundef 7, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i39)
  %tobool15.not = icmp eq i32 %call.i39, 0
  br i1 %tobool15.not, label %if.end17, label %if.end11.cleanup_crit_edge

if.end11.cleanup_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end17:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  %15 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %add.ptr, align 4
  %17 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %regs, align 4
  %arrayidx20 = getelementptr i8, ptr %18, i32 14
  %19 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %20 to i32
  %add22 = add i32 %16, %conv21
  %call23 = call i32 @regmap_write(ptr noundef %2, i32 noundef %add22, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end11.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %if.then4, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_fabia_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %l = alloca i32, align 4
  %frac = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l) #7
  %0 = ptrtoint ptr %l to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %l, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %frac) #7
  %1 = ptrtoint ptr %frac to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %frac, align 4, !annotation !171
  %2 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %5, i32 3
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %7 to i32
  %arrayidx3 = getelementptr i8, ptr %5, i32 2
  %8 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %9 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %10 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regmap, align 4
  %12 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %5, align 1
  %conv10 = zext i8 %13 to i32
  %add11 = add i32 %3, %conv10
  %call12 = call i32 @regmap_read(ptr noundef %11, i32 noundef %add11, ptr noundef nonnull %l) #7
  %14 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regmap, align 4
  %16 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %add.ptr, align 4
  %18 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regs, align 4
  %arrayidx17 = getelementptr i8, ptr %19, i32 15
  %20 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %21 to i32
  %add19 = add i32 %17, %conv18
  %call20 = call i32 @regmap_read(ptr noundef %15, i32 noundef %add19, ptr noundef nonnull %frac) #7
  %conv21 = zext i32 %parent_rate to i64
  %22 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %l, align 4
  %24 = ptrtoint ptr %frac to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %frac, align 4
  %26 = select i1 %cmp, i32 32, i32 16
  %conv1.i = zext i32 %25 to i64
  %mul2.i = mul nuw i64 %conv1.i, %conv21
  %conv.i = zext i32 %23 to i64
  %mul.i = mul nuw i64 %conv.i, %conv21
  %sh_prom.i = zext i32 %26 to i64
  %shr.i = lshr i64 %mul2.i, %sh_prom.i
  %add.i = add i64 %shr.i, %mul.i
  %conv4.i = trunc i64 %add.i to i32
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %frac) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l) #7
  ret i32 %conv4.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_fabia_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regs = getelementptr i8, ptr %hw, i32 -16
  %div174.i = udiv i32 %rate, %prate
  %0 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i51 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i51, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %1 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %2, i32 3
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %arrayidx3 = getelementptr i8, ptr %2, i32 2
  %5 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %conv182.i57 = zext i32 %rem172.i.decomposed to i64
  %7 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i58 = zext i32 %7 to i64
  %shl195.i59 = shl nuw i64 %conv182.i57, %sh_prom194.i58
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i59)
  %cmp397.i = icmp ult i64 %shl195.i59, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i59 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %div409.i = udiv i32 %conv406.i.frozen, %prate
  %8 = mul i32 %div409.i, %prate
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %8
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %9 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl195.i59) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %9, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %9, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %prate to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i58
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  %extract.t = trunc i64 %spec.select.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %a.0.off0 = phi i32 [ %extract.t, %if.end415.i ], [ 0, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %add.i45 = add i32 %rate, 500
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i45, i32 %retval.0.i)
  %cmp.i46 = icmp ult i32 %add.i45, %retval.0.i
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i, i32 %rate)
  %cmp1.i = icmp ult i32 %retval.0.i, %rate
  %or.cond.i = or i1 %cmp1.i, %cmp.i46
  br i1 %or.cond.i, label %alpha_pll_check_rate_margin.exit.thread, label %if.end

alpha_pll_check_rate_margin.exit.thread:          ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call2.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.19, ptr noundef %call.i, i32 noundef %retval.0.i, i32 noundef %rate, i32 noundef %add.i45) #11
  br label %cleanup

if.end:                                           ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %10 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regmap, align 4
  %12 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %add.ptr, align 4
  %14 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regs, align 4
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %15, align 1
  %conv14 = zext i8 %17 to i32
  %add15 = add i32 %13, %conv14
  %call16 = tail call i32 @regmap_write(ptr noundef %11, i32 noundef %add15, i32 noundef %div174.i) #7
  %18 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regmap, align 4
  %20 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %add.ptr, align 4
  %22 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %regs, align 4
  %arrayidx21 = getelementptr i8, ptr %23, i32 15
  %24 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx21, align 1
  %conv22 = zext i8 %25 to i32
  %add23 = add i32 %21, %conv22
  %call25 = tail call i32 @regmap_write(ptr noundef %19, i32 noundef %add23, i32 noundef %a.0.off0) #7
  %call26 = tail call fastcc i32 @__clk_alpha_pll_update_latch(ptr noundef %add.ptr)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %alpha_pll_check_rate_margin.exit.thread
  %retval.0 = phi i32 [ %call26, %if.end ], [ -22, %alpha_pll_check_rate_margin.exit.thread ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_postdiv_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add, ptr noundef nonnull %val) #7
  %post_div_shift = getelementptr i8, ptr %hw, i32 28
  %9 = ptrtoint ptr %post_div_shift to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %post_div_shift, align 4
  %11 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %val, align 4
  %shr = lshr i32 %12, %10
  %width = getelementptr i8, ptr %hw, i32 -8
  %13 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %width, align 4
  %conv3 = zext i8 %14 to i32
  %sub = sub nsw i32 31, %conv3
  %shr4 = lshr i32 -1, %sub
  %and6 = and i32 %shr4, %shr
  store i32 %and6, ptr %val, align 4
  %num_post_div = getelementptr i8, ptr %hw, i32 36
  %15 = ptrtoint ptr %num_post_div to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %num_post_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp27.not = icmp eq i32 %16, 0
  br i1 %cmp27.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %17 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %post_div_table, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.028 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx8 = getelementptr %struct.clk_div_table, ptr %18, i32 %i.028
  %19 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx8, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %20, i32 %and6)
  %cmp10 = icmp eq i32 %20, %and6
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %div14 = getelementptr %struct.clk_div_table, ptr %18, i32 %i.028, i32 1
  %21 = ptrtoint ptr %div14 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %div14, align 4
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.028, 1
  %exitcond.not = icmp eq i32 %inc, %16
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then, %entry.for.end_crit_edge
  %div.0 = phi i32 [ %22, %if.then ], [ 1, %entry.for.end_crit_edge ], [ 1, %for.inc.for.end_crit_edge ]
  %div15 = udiv i32 %parent_rate, %div.0
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %div15
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_postdiv_round_rate(ptr noundef %hw, i32 noundef %rate, ptr noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %0 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %post_div_table, align 4
  %width = getelementptr i8, ptr %hw, i32 -8
  %2 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %width, align 4
  %call.i = tail call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %call1.i = tail call i32 @divider_round_rate_parent(ptr noundef %hw, ptr noundef %call.i, i32 noundef %rate, ptr noundef %prate, ptr noundef %1, i8 noundef zeroext %3, i32 noundef 16) #7
  ret i32 %call1.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_trion_pll_postdiv_set_rate(ptr nocapture noundef readonly %hw, i32 noundef %rate, i32 noundef %parent_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  %conv = zext i32 %parent_rate to i64
  %conv2 = zext i32 %rate to i64
  %add = add nsw i64 %conv2, -1
  %sub = add nsw i64 %add, %conv
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %sub)
  %cmp173 = icmp ult i64 %sub, 4294967296
  br i1 %cmp173, label %if.then177, label %if.else183, !prof !175

if.then177:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %conv178 = trunc i64 %sub to i32
  %div181 = udiv i32 %conv178, %rate
  br label %if.end187

if.else183:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %rate, i64 %sub) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %2, 1
  %extract.t329 = trunc i64 %asmresult1.i to i32
  br label %if.end187

if.end187:                                        ; preds = %if.else183, %if.then177
  %_tmp.0.off0 = phi i32 [ %div181, %if.then177 ], [ %extract.t329, %if.else183 ]
  %num_post_div = getelementptr i8, ptr %hw, i32 36
  %3 = ptrtoint ptr %num_post_div to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %num_post_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %cmp191332.not = icmp eq i32 %4, 0
  br i1 %cmp191332.not, label %if.end187.for.end_crit_edge, label %for.body.lr.ph

if.end187.for.end_crit_edge:                      ; preds = %if.end187
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end187
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %5 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %post_div_table, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0333 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %div193 = getelementptr %struct.clk_div_table, ptr %6, i32 %i.0333, i32 1
  %7 = ptrtoint ptr %div193 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %div193, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %8, i32 %_tmp.0.off0)
  %cmp194 = icmp eq i32 %8, %_tmp.0.off0
  br i1 %cmp194, label %if.then196, label %for.inc

if.then196:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.clk_div_table, ptr %6, i32 %i.0333
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %phi.bo = shl i32 %10, 8
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0333, 1
  %exitcond.not = icmp eq i32 %inc, %4
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then196, %if.end187.for.end_crit_edge
  %val.0 = phi i32 [ %phi.bo, %if.then196 ], [ 0, %if.end187.for.end_crit_edge ], [ 0, %for.inc.for.end_crit_edge ]
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  %11 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %13 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %regs, align 4
  %arrayidx201 = getelementptr i8, ptr %14, i32 4
  %15 = ptrtoint ptr %arrayidx201 to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %arrayidx201, align 1
  %conv202 = zext i8 %16 to i32
  %add203 = add i32 %12, %conv202
  %width = getelementptr i8, ptr %hw, i32 -8
  %17 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %width, align 4
  %conv204 = zext i8 %18 to i32
  %sub205 = sub nsw i32 31, %conv204
  %shr206 = lshr i32 -1, %sub205
  %shl209 = shl i32 %shr206, 8
  %call.i = tail call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add203, i32 noundef %shl209, i32 noundef %val.0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  ret i32 %call.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_fabia_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %post_div_shift = getelementptr i8, ptr %hw, i32 28
  %9 = ptrtoint ptr %post_div_shift to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %post_div_shift, align 4
  %11 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %val, align 4
  %shr = lshr i32 %12, %10
  %width = getelementptr i8, ptr %hw, i32 -8
  %13 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %width, align 4
  %conv2 = zext i8 %14 to i32
  %notmask = shl nsw i32 -1, %conv2
  %sub = xor i32 %notmask, -1
  %and = and i32 %shr, %sub
  store i32 %and, ptr %val, align 4
  %num_post_div = getelementptr i8, ptr %hw, i32 36
  %15 = ptrtoint ptr %num_post_div to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %num_post_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp30.not = icmp eq i32 %16, 0
  br i1 %cmp30.not, label %if.end.for.end_crit_edge, label %for.body.lr.ph

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %17 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %post_div_table, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.031 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx4 = getelementptr %struct.clk_div_table, ptr %18, i32 %i.031
  %19 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx4, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %20, i32 %and)
  %cmp6 = icmp eq i32 %20, %and
  br i1 %cmp6, label %if.then8, label %for.inc

if.then8:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %div11 = getelementptr %struct.clk_div_table, ptr %18, i32 %i.031, i32 1
  %21 = ptrtoint ptr %div11 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %div11, align 4
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.031, 1
  %exitcond.not = icmp eq i32 %inc, %16
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then8, %if.end.for.end_crit_edge
  %div.0 = phi i32 [ %22, %if.then8 ], [ 1, %if.end.for.end_crit_edge ], [ 1, %for.inc.for.end_crit_edge ]
  %div13 = udiv i32 %parent_rate, %div.0
  br label %cleanup

cleanup:                                          ; preds = %for.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %div13, %for.end ], [ %call1, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_fabia_round_rate(ptr noundef %hw, i32 noundef %rate, ptr noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %0 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %post_div_table, align 4
  %width = getelementptr i8, ptr %hw, i32 -8
  %2 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %width, align 4
  %call.i = tail call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %call1.i = tail call i32 @divider_round_rate_parent(ptr noundef %hw, ptr noundef %call.i, i32 noundef %rate, ptr noundef %prate, ptr noundef %1, i8 noundef zeroext %3, i32 noundef 16) #7
  ret i32 %call1.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_postdiv_fabia_set_rate(ptr nocapture noundef readonly %hw, i32 noundef %rate, i32 noundef %parent_rate) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %val, align 4
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %if.end4, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %if.end
  %conv = zext i32 %parent_rate to i64
  %conv5 = zext i32 %rate to i64
  %add6 = add nsw i64 %conv5, -1
  %sub = add nsw i64 %add6, %conv
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %sub)
  %cmp181 = icmp ult i64 %sub, 4294967296
  br i1 %cmp181, label %if.then185, label %if.else191, !prof !175

if.then185:                                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  %conv186 = trunc i64 %sub to i32
  %div189 = udiv i32 %conv186, %rate
  br label %if.end195

if.else191:                                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  %7 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %rate, i64 %sub) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %7, 1
  %extract.t348 = trunc i64 %asmresult1.i to i32
  br label %if.end195

if.end195:                                        ; preds = %if.else191, %if.then185
  %_tmp.0.off0 = phi i32 [ %div189, %if.then185 ], [ %extract.t348, %if.else191 ]
  %num_post_div = getelementptr i8, ptr %hw, i32 36
  %8 = ptrtoint ptr %num_post_div to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %num_post_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp199351.not = icmp eq i32 %9, 0
  br i1 %cmp199351.not, label %if.end195.for.end_crit_edge, label %for.body.lr.ph

if.end195.for.end_crit_edge:                      ; preds = %if.end195
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end195
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %10 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %post_div_table, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0352 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %div201 = getelementptr %struct.clk_div_table, ptr %11, i32 %i.0352, i32 1
  %12 = ptrtoint ptr %div201 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %div201, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %13, i32 %_tmp.0.off0)
  %cmp202 = icmp eq i32 %13, %_tmp.0.off0
  br i1 %cmp202, label %if.then204, label %for.inc

if.then204:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.clk_div_table, ptr %11, i32 %i.0352
  %14 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx, align 4
  %16 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %15, ptr %val, align 4
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0352, 1
  %exitcond.not = icmp eq i32 %inc, %9
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then204, %if.end195.for.end_crit_edge
  %17 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %regmap, align 4
  %19 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %21 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %regs, align 4
  %arrayidx212 = getelementptr i8, ptr %22, i32 4
  %23 = ptrtoint ptr %arrayidx212 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %arrayidx212, align 1
  %conv213 = zext i8 %24 to i32
  %add214 = add i32 %20, %conv213
  %width = getelementptr i8, ptr %hw, i32 -8
  %25 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %width, align 4
  %conv215 = zext i8 %26 to i32
  %notmask = shl nsw i32 -1, %conv215
  %sub217 = xor i32 %notmask, -1
  %post_div_shift = getelementptr i8, ptr %hw, i32 28
  %27 = ptrtoint ptr %post_div_shift to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %post_div_shift, align 4
  %shl218 = shl i32 %sub217, %28
  %29 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %val, align 4
  %shl220 = shl i32 %30, %28
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %18, i32 noundef %add214, i32 noundef %shl218, i32 noundef %shl220, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %for.end, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call.i, %for.end ], [ %call1, %entry.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @clk_trion_pll_configure(ptr nocapture noundef readonly %pll, ptr noundef %regmap, ptr nocapture noundef readonly %config) #0 align 64 {
entry:
  %mode_val.i = alloca i32, align 4
  %opmode_val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mode_val.i) #7
  %0 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %mode_val.i, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %opmode_val.i) #7
  %1 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %opmode_val.i, align 4, !annotation !171
  %2 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pll, align 4
  %call.i = call i32 @regmap_read(ptr noundef %regmap, i32 noundef %3, ptr noundef nonnull %mode_val.i) #7
  %4 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pll, align 4
  %regs.i = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 1
  %6 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %regs.i, align 4
  %arrayidx.i = getelementptr i8, ptr %7, i32 14
  %8 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %9 to i32
  %add2.i = add i32 %5, %conv.i
  %call3.i = call i32 @regmap_read(ptr noundef %regmap, i32 noundef %add2.i, ptr noundef nonnull %opmode_val.i) #7
  %or.i = or i32 %call3.i, %call.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %or.i)
  %tobool.not.i = icmp eq i32 %or.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.trion_pll_is_enabled.exit.thread_crit_edge

entry.trion_pll_is_enabled.exit.thread_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit.thread

if.end.i:                                         ; preds = %entry
  %10 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %opmode_val.i, align 4
  %and.i = and i32 %11, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool4.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool4.not.i, label %if.end.i.trion_pll_is_enabled.exit.thread_crit_edge, label %trion_pll_is_enabled.exit

if.end.i.trion_pll_is_enabled.exit.thread_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit.thread

trion_pll_is_enabled.exit.thread:                 ; preds = %if.end.i.trion_pll_is_enabled.exit.thread_crit_edge, %entry.trion_pll_is_enabled.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  br label %if.end6

trion_pll_is_enabled.exit:                        ; preds = %if.end.i
  %12 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %mode_val.i, align 4
  %and5.i = and i32 %13, 1
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i)
  %tobool.not = icmp eq i32 %and5.i, 0
  br i1 %tobool.not, label %trion_pll_is_enabled.exit.if.end6_crit_edge, label %do.body

trion_pll_is_enabled.exit.if.end6_crit_edge:      ; preds = %trion_pll_is_enabled.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6

do.body:                                          ; preds = %trion_pll_is_enabled.exit
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @clk_trion_pll_configure.__UNIQUE_ID_ddebug162, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@clk_trion_pll_configure, %if.then5)) #7
          to label %return [label %if.then5], !srcloc !180

if.then5:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @clk_trion_pll_configure.__UNIQUE_ID_ddebug162, ptr noundef nonnull @.str.3) #7
  br label %return

if.end6:                                          ; preds = %trion_pll_is_enabled.exit.if.end6_crit_edge, %trion_pll_is_enabled.exit.thread
  %14 = ptrtoint ptr %config to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %config, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %tobool.not.i134 = icmp eq i32 %15, 0
  br i1 %tobool.not.i134, label %if.end6.clk_alpha_pll_write_config.exit_crit_edge, label %if.then.i

if.end6.clk_alpha_pll_write_config.exit_crit_edge: ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit

if.then.i:                                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %pll, align 4
  %18 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regs.i, align 4
  %20 = ptrtoint ptr %19 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %19, align 1
  %conv = zext i8 %21 to i32
  %add = add i32 %17, %conv
  %call.i135 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add, i32 noundef %15) #7
  br label %clk_alpha_pll_write_config.exit

clk_alpha_pll_write_config.exit:                  ; preds = %if.then.i, %if.end6.clk_alpha_pll_write_config.exit_crit_edge
  %22 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %pll, align 4
  %24 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %regs.i, align 4
  %arrayidx9 = getelementptr i8, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx9, align 1
  %conv10 = zext i8 %27 to i32
  %add11 = add i32 %23, %conv10
  %call12 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add11, i32 noundef 68) #7
  %alpha = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 1
  %28 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %tobool.not.i137 = icmp eq i32 %29, 0
  br i1 %tobool.not.i137, label %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit141_crit_edge, label %if.then.i139

clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit141_crit_edge: ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit141

if.then.i139:                                     ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %pll, align 4
  %32 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %regs.i, align 4
  %arrayidx15 = getelementptr i8, ptr %33, i32 2
  %34 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %arrayidx15, align 1
  %conv16 = zext i8 %35 to i32
  %add17 = add i32 %31, %conv16
  %call.i138 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add17, i32 noundef %29) #7
  br label %clk_alpha_pll_write_config.exit141

clk_alpha_pll_write_config.exit141:               ; preds = %if.then.i139, %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit141_crit_edge
  %config_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 3
  %36 = ptrtoint ptr %config_ctl_val to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %config_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %tobool.not.i142 = icmp eq i32 %37, 0
  br i1 %tobool.not.i142, label %clk_alpha_pll_write_config.exit141.clk_alpha_pll_write_config.exit146_crit_edge, label %if.then.i144

clk_alpha_pll_write_config.exit141.clk_alpha_pll_write_config.exit146_crit_edge: ; preds = %clk_alpha_pll_write_config.exit141
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit146

if.then.i144:                                     ; preds = %clk_alpha_pll_write_config.exit141
  call void @__sanitizer_cov_trace_pc() #9
  %38 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %pll, align 4
  %40 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %regs.i, align 4
  %arrayidx20 = getelementptr i8, ptr %41, i32 7
  %42 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %43 to i32
  %add22 = add i32 %39, %conv21
  %call.i143 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add22, i32 noundef %37) #7
  br label %clk_alpha_pll_write_config.exit146

clk_alpha_pll_write_config.exit146:               ; preds = %if.then.i144, %clk_alpha_pll_write_config.exit141.clk_alpha_pll_write_config.exit146_crit_edge
  %config_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 4
  %44 = ptrtoint ptr %config_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %config_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %45)
  %tobool.not.i147 = icmp eq i32 %45, 0
  br i1 %tobool.not.i147, label %clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit151_crit_edge, label %if.then.i149

clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit151_crit_edge: ; preds = %clk_alpha_pll_write_config.exit146
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit151

if.then.i149:                                     ; preds = %clk_alpha_pll_write_config.exit146
  call void @__sanitizer_cov_trace_pc() #9
  %46 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %pll, align 4
  %48 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %regs.i, align 4
  %arrayidx25 = getelementptr i8, ptr %49, i32 8
  %50 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %arrayidx25, align 1
  %conv26 = zext i8 %51 to i32
  %add27 = add i32 %47, %conv26
  %call.i148 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add27, i32 noundef %45) #7
  br label %clk_alpha_pll_write_config.exit151

clk_alpha_pll_write_config.exit151:               ; preds = %if.then.i149, %clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit151_crit_edge
  %config_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 5
  %52 = ptrtoint ptr %config_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %config_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %53)
  %tobool.not.i152 = icmp eq i32 %53, 0
  br i1 %tobool.not.i152, label %clk_alpha_pll_write_config.exit151.clk_alpha_pll_write_config.exit156_crit_edge, label %if.then.i154

clk_alpha_pll_write_config.exit151.clk_alpha_pll_write_config.exit156_crit_edge: ; preds = %clk_alpha_pll_write_config.exit151
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit156

if.then.i154:                                     ; preds = %clk_alpha_pll_write_config.exit151
  call void @__sanitizer_cov_trace_pc() #9
  %54 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %pll, align 4
  %56 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %regs.i, align 4
  %arrayidx30 = getelementptr i8, ptr %57, i32 9
  %58 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_load1_noabort(i32 %58)
  %59 = load i8, ptr %arrayidx30, align 1
  %conv31 = zext i8 %59 to i32
  %add32 = add i32 %55, %conv31
  %call.i153 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add32, i32 noundef %53) #7
  br label %clk_alpha_pll_write_config.exit156

clk_alpha_pll_write_config.exit156:               ; preds = %if.then.i154, %clk_alpha_pll_write_config.exit151.clk_alpha_pll_write_config.exit156_crit_edge
  %user_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 6
  %60 = ptrtoint ptr %user_ctl_val to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %user_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %tobool.not.i157 = icmp eq i32 %61, 0
  br i1 %tobool.not.i157, label %clk_alpha_pll_write_config.exit156.clk_alpha_pll_write_config.exit161_crit_edge, label %if.then.i159

clk_alpha_pll_write_config.exit156.clk_alpha_pll_write_config.exit161_crit_edge: ; preds = %clk_alpha_pll_write_config.exit156
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit161

if.then.i159:                                     ; preds = %clk_alpha_pll_write_config.exit156
  call void @__sanitizer_cov_trace_pc() #9
  %62 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %pll, align 4
  %64 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %regs.i, align 4
  %arrayidx35 = getelementptr i8, ptr %65, i32 4
  %66 = ptrtoint ptr %arrayidx35 to i32
  call void @__asan_load1_noabort(i32 %66)
  %67 = load i8, ptr %arrayidx35, align 1
  %conv36 = zext i8 %67 to i32
  %add37 = add i32 %63, %conv36
  %call.i158 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add37, i32 noundef %61) #7
  br label %clk_alpha_pll_write_config.exit161

clk_alpha_pll_write_config.exit161:               ; preds = %if.then.i159, %clk_alpha_pll_write_config.exit156.clk_alpha_pll_write_config.exit161_crit_edge
  %user_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 7
  %68 = ptrtoint ptr %user_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %user_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %69)
  %tobool.not.i162 = icmp eq i32 %69, 0
  br i1 %tobool.not.i162, label %clk_alpha_pll_write_config.exit161.clk_alpha_pll_write_config.exit166_crit_edge, label %if.then.i164

clk_alpha_pll_write_config.exit161.clk_alpha_pll_write_config.exit166_crit_edge: ; preds = %clk_alpha_pll_write_config.exit161
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit166

if.then.i164:                                     ; preds = %clk_alpha_pll_write_config.exit161
  call void @__sanitizer_cov_trace_pc() #9
  %70 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %pll, align 4
  %72 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %regs.i, align 4
  %arrayidx40 = getelementptr i8, ptr %73, i32 5
  %74 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %arrayidx40, align 1
  %conv41 = zext i8 %75 to i32
  %add42 = add i32 %71, %conv41
  %call.i163 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add42, i32 noundef %69) #7
  br label %clk_alpha_pll_write_config.exit166

clk_alpha_pll_write_config.exit166:               ; preds = %if.then.i164, %clk_alpha_pll_write_config.exit161.clk_alpha_pll_write_config.exit166_crit_edge
  %user_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 8
  %76 = ptrtoint ptr %user_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %user_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %77)
  %tobool.not.i167 = icmp eq i32 %77, 0
  br i1 %tobool.not.i167, label %clk_alpha_pll_write_config.exit166.clk_alpha_pll_write_config.exit171_crit_edge, label %if.then.i169

clk_alpha_pll_write_config.exit166.clk_alpha_pll_write_config.exit171_crit_edge: ; preds = %clk_alpha_pll_write_config.exit166
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit171

if.then.i169:                                     ; preds = %clk_alpha_pll_write_config.exit166
  call void @__sanitizer_cov_trace_pc() #9
  %78 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %pll, align 4
  %80 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %regs.i, align 4
  %arrayidx45 = getelementptr i8, ptr %81, i32 6
  %82 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load1_noabort(i32 %82)
  %83 = load i8, ptr %arrayidx45, align 1
  %conv46 = zext i8 %83 to i32
  %add47 = add i32 %79, %conv46
  %call.i168 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add47, i32 noundef %77) #7
  br label %clk_alpha_pll_write_config.exit171

clk_alpha_pll_write_config.exit171:               ; preds = %if.then.i169, %clk_alpha_pll_write_config.exit166.clk_alpha_pll_write_config.exit171_crit_edge
  %test_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 9
  %84 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %test_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %85)
  %tobool.not.i172 = icmp eq i32 %85, 0
  br i1 %tobool.not.i172, label %clk_alpha_pll_write_config.exit171.clk_alpha_pll_write_config.exit176_crit_edge, label %if.then.i174

clk_alpha_pll_write_config.exit171.clk_alpha_pll_write_config.exit176_crit_edge: ; preds = %clk_alpha_pll_write_config.exit171
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit176

if.then.i174:                                     ; preds = %clk_alpha_pll_write_config.exit171
  call void @__sanitizer_cov_trace_pc() #9
  %86 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %pll, align 4
  %88 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %regs.i, align 4
  %arrayidx50 = getelementptr i8, ptr %89, i32 10
  %90 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load1_noabort(i32 %90)
  %91 = load i8, ptr %arrayidx50, align 1
  %conv51 = zext i8 %91 to i32
  %add52 = add i32 %87, %conv51
  %call.i173 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add52, i32 noundef %85) #7
  br label %clk_alpha_pll_write_config.exit176

clk_alpha_pll_write_config.exit176:               ; preds = %if.then.i174, %clk_alpha_pll_write_config.exit171.clk_alpha_pll_write_config.exit176_crit_edge
  %test_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 10
  %92 = ptrtoint ptr %test_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %test_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %93)
  %tobool.not.i177 = icmp eq i32 %93, 0
  br i1 %tobool.not.i177, label %clk_alpha_pll_write_config.exit176.clk_alpha_pll_write_config.exit181_crit_edge, label %if.then.i179

clk_alpha_pll_write_config.exit176.clk_alpha_pll_write_config.exit181_crit_edge: ; preds = %clk_alpha_pll_write_config.exit176
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit181

if.then.i179:                                     ; preds = %clk_alpha_pll_write_config.exit176
  call void @__sanitizer_cov_trace_pc() #9
  %94 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %pll, align 4
  %96 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %regs.i, align 4
  %arrayidx55 = getelementptr i8, ptr %97, i32 11
  %98 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %arrayidx55, align 1
  %conv56 = zext i8 %99 to i32
  %add57 = add i32 %95, %conv56
  %call.i178 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add57, i32 noundef %93) #7
  br label %clk_alpha_pll_write_config.exit181

clk_alpha_pll_write_config.exit181:               ; preds = %if.then.i179, %clk_alpha_pll_write_config.exit176.clk_alpha_pll_write_config.exit181_crit_edge
  %test_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 11
  %100 = ptrtoint ptr %test_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %test_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %101)
  %tobool.not.i182 = icmp eq i32 %101, 0
  br i1 %tobool.not.i182, label %clk_alpha_pll_write_config.exit181.clk_alpha_pll_write_config.exit186_crit_edge, label %if.then.i184

clk_alpha_pll_write_config.exit181.clk_alpha_pll_write_config.exit186_crit_edge: ; preds = %clk_alpha_pll_write_config.exit181
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit186

if.then.i184:                                     ; preds = %clk_alpha_pll_write_config.exit181
  call void @__sanitizer_cov_trace_pc() #9
  %102 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %pll, align 4
  %104 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %regs.i, align 4
  %arrayidx60 = getelementptr i8, ptr %105, i32 12
  %106 = ptrtoint ptr %arrayidx60 to i32
  call void @__asan_load1_noabort(i32 %106)
  %107 = load i8, ptr %arrayidx60, align 1
  %conv61 = zext i8 %107 to i32
  %add62 = add i32 %103, %conv61
  %call.i183 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add62, i32 noundef %101) #7
  br label %clk_alpha_pll_write_config.exit186

clk_alpha_pll_write_config.exit186:               ; preds = %if.then.i184, %clk_alpha_pll_write_config.exit181.clk_alpha_pll_write_config.exit186_crit_edge
  %108 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %pll, align 4
  %call.i187 = call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %109, i32 noundef 8388608, i32 noundef 8388608, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %110 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %pll, align 4
  %call.i188 = call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %111, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %112 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %pll, align 4
  %114 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %regs.i, align 4
  %arrayidx71 = getelementptr i8, ptr %115, i32 14
  %116 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load1_noabort(i32 %116)
  %117 = load i8, ptr %arrayidx71, align 1
  %conv72 = zext i8 %117 to i32
  %add73 = add i32 %113, %conv72
  %call74 = call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add73, i32 noundef 0) #7
  %118 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %pll, align 4
  %call.i189 = call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %119, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %return

return:                                           ; preds = %clk_alpha_pll_write_config.exit186, %if.then5, %do.body
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_trion_prepare(ptr noundef %hw) #0 align 64 {
entry:
  %val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr.i = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val.i) #7
  %0 = ptrtoint ptr %val.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val.i, align 4, !annotation !171
  %regmap.i = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap.i, align 4
  %3 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr.i, align 4
  %regs.i = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs.i, align 4
  %arrayidx.i = getelementptr i8, ptr %6, i32 13
  %7 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %8 to i32
  %add.i = add i32 %4, %conv.i
  %call1.i = call i32 @regmap_read(ptr noundef %2, i32 noundef %add.i, ptr noundef nonnull %val.i) #7
  %9 = ptrtoint ptr %val.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val.i, align 4
  %and.i = and i32 %10, 67108864
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.__alpha_pll_trion_prepare.exit_crit_edge

entry.__alpha_pll_trion_prepare.exit_crit_edge:   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %__alpha_pll_trion_prepare.exit

if.end.i:                                         ; preds = %entry
  %call2.i = call i32 @clk_trion_pll_enable(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then4.i, label %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge

if.end.i.__alpha_pll_trion_prepare.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %__alpha_pll_trion_prepare.exit

if.then4.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_trion_pll_disable(ptr noundef %hw) #7
  br label %__alpha_pll_trion_prepare.exit

__alpha_pll_trion_prepare.exit:                   ; preds = %if.then4.i, %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge, %entry.__alpha_pll_trion_prepare.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %entry.__alpha_pll_trion_prepare.exit_crit_edge ], [ 0, %if.then4.i ], [ %call2.i, %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i) #7
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_trion_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__alpha_pll_trion_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, i32 noundef 4194304, i32 noundef 536870912)
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_prepare(ptr noundef %hw) #0 align 64 {
entry:
  %val.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr.i = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val.i) #7
  %0 = ptrtoint ptr %val.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val.i, align 4, !annotation !171
  %regmap.i = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap.i, align 4
  %3 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr.i, align 4
  %regs.i = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs.i, align 4
  %arrayidx.i = getelementptr i8, ptr %6, i32 13
  %7 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %8 to i32
  %add.i = add i32 %4, %conv.i
  %call1.i = call i32 @regmap_read(ptr noundef %2, i32 noundef %add.i, ptr noundef nonnull %val.i) #7
  %9 = ptrtoint ptr %val.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val.i, align 4
  %and.i = and i32 %10, 134217728
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.__alpha_pll_trion_prepare.exit_crit_edge

entry.__alpha_pll_trion_prepare.exit_crit_edge:   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %__alpha_pll_trion_prepare.exit

if.end.i:                                         ; preds = %entry
  %call2.i = call i32 @clk_trion_pll_enable(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then4.i, label %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge

if.end.i.__alpha_pll_trion_prepare.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %__alpha_pll_trion_prepare.exit

if.then4.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_trion_pll_disable(ptr noundef %hw) #7
  br label %__alpha_pll_trion_prepare.exit

__alpha_pll_trion_prepare.exit:                   ; preds = %if.then4.i, %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge, %entry.__alpha_pll_trion_prepare.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %entry.__alpha_pll_trion_prepare.exit_crit_edge ], [ 0, %if.then4.i ], [ %call2.i, %if.end.i.__alpha_pll_trion_prepare.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val.i) #7
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @clk_agera_pll_configure(ptr nocapture noundef readonly %pll, ptr noundef %regmap, ptr nocapture noundef readonly %config) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %regs = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 1
  %0 = ptrtoint ptr %config to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %config, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not.i = icmp eq i32 %1, 0
  br i1 %tobool.not.i, label %entry.clk_alpha_pll_write_config.exit_crit_edge, label %if.then.i

entry.clk_alpha_pll_write_config.exit_crit_edge:  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pll, align 4
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %regs, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %5, align 1
  %conv = zext i8 %7 to i32
  %add = add i32 %3, %conv
  %call.i = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add, i32 noundef %1) #7
  br label %clk_alpha_pll_write_config.exit

clk_alpha_pll_write_config.exit:                  ; preds = %if.then.i, %entry.clk_alpha_pll_write_config.exit_crit_edge
  %alpha = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 1
  %8 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool.not.i56 = icmp eq i32 %9, 0
  br i1 %tobool.not.i56, label %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit59_crit_edge, label %if.then.i58

clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit59_crit_edge: ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit59

if.then.i58:                                      ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %pll, align 4
  %12 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regs, align 4
  %arrayidx3 = getelementptr i8, ptr %13, i32 2
  %14 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %15 to i32
  %add5 = add i32 %11, %conv4
  %call.i57 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add5, i32 noundef %9) #7
  br label %clk_alpha_pll_write_config.exit59

clk_alpha_pll_write_config.exit59:                ; preds = %if.then.i58, %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit59_crit_edge
  %user_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 6
  %16 = ptrtoint ptr %user_ctl_val to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %user_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %tobool.not.i60 = icmp eq i32 %17, 0
  br i1 %tobool.not.i60, label %clk_alpha_pll_write_config.exit59.clk_alpha_pll_write_config.exit63_crit_edge, label %if.then.i62

clk_alpha_pll_write_config.exit59.clk_alpha_pll_write_config.exit63_crit_edge: ; preds = %clk_alpha_pll_write_config.exit59
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit63

if.then.i62:                                      ; preds = %clk_alpha_pll_write_config.exit59
  call void @__sanitizer_cov_trace_pc() #9
  %18 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %pll, align 4
  %20 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %regs, align 4
  %arrayidx8 = getelementptr i8, ptr %21, i32 4
  %22 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %23 to i32
  %add10 = add i32 %19, %conv9
  %call.i61 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add10, i32 noundef %17) #7
  br label %clk_alpha_pll_write_config.exit63

clk_alpha_pll_write_config.exit63:                ; preds = %if.then.i62, %clk_alpha_pll_write_config.exit59.clk_alpha_pll_write_config.exit63_crit_edge
  %config_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 3
  %24 = ptrtoint ptr %config_ctl_val to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %config_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %tobool.not.i64 = icmp eq i32 %25, 0
  br i1 %tobool.not.i64, label %clk_alpha_pll_write_config.exit63.clk_alpha_pll_write_config.exit67_crit_edge, label %if.then.i66

clk_alpha_pll_write_config.exit63.clk_alpha_pll_write_config.exit67_crit_edge: ; preds = %clk_alpha_pll_write_config.exit63
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit67

if.then.i66:                                      ; preds = %clk_alpha_pll_write_config.exit63
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %pll, align 4
  %28 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %regs, align 4
  %arrayidx13 = getelementptr i8, ptr %29, i32 7
  %30 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %31 to i32
  %add15 = add i32 %27, %conv14
  %call.i65 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add15, i32 noundef %25) #7
  br label %clk_alpha_pll_write_config.exit67

clk_alpha_pll_write_config.exit67:                ; preds = %if.then.i66, %clk_alpha_pll_write_config.exit63.clk_alpha_pll_write_config.exit67_crit_edge
  %config_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 4
  %32 = ptrtoint ptr %config_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %config_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %tobool.not.i68 = icmp eq i32 %33, 0
  br i1 %tobool.not.i68, label %clk_alpha_pll_write_config.exit67.clk_alpha_pll_write_config.exit71_crit_edge, label %if.then.i70

clk_alpha_pll_write_config.exit67.clk_alpha_pll_write_config.exit71_crit_edge: ; preds = %clk_alpha_pll_write_config.exit67
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit71

if.then.i70:                                      ; preds = %clk_alpha_pll_write_config.exit67
  call void @__sanitizer_cov_trace_pc() #9
  %34 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %pll, align 4
  %36 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regs, align 4
  %arrayidx18 = getelementptr i8, ptr %37, i32 8
  %38 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %39 to i32
  %add20 = add i32 %35, %conv19
  %call.i69 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add20, i32 noundef %33) #7
  br label %clk_alpha_pll_write_config.exit71

clk_alpha_pll_write_config.exit71:                ; preds = %if.then.i70, %clk_alpha_pll_write_config.exit67.clk_alpha_pll_write_config.exit71_crit_edge
  %test_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 9
  %40 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %test_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %tobool.not.i72 = icmp eq i32 %41, 0
  br i1 %tobool.not.i72, label %clk_alpha_pll_write_config.exit71.clk_alpha_pll_write_config.exit75_crit_edge, label %if.then.i74

clk_alpha_pll_write_config.exit71.clk_alpha_pll_write_config.exit75_crit_edge: ; preds = %clk_alpha_pll_write_config.exit71
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit75

if.then.i74:                                      ; preds = %clk_alpha_pll_write_config.exit71
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %pll, align 4
  %44 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %regs, align 4
  %arrayidx23 = getelementptr i8, ptr %45, i32 10
  %46 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %47 to i32
  %add25 = add i32 %43, %conv24
  %call.i73 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add25, i32 noundef %41) #7
  br label %clk_alpha_pll_write_config.exit75

clk_alpha_pll_write_config.exit75:                ; preds = %if.then.i74, %clk_alpha_pll_write_config.exit71.clk_alpha_pll_write_config.exit75_crit_edge
  %test_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 10
  %48 = ptrtoint ptr %test_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %test_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool.not.i76 = icmp eq i32 %49, 0
  br i1 %tobool.not.i76, label %clk_alpha_pll_write_config.exit75.clk_alpha_pll_write_config.exit79_crit_edge, label %if.then.i78

clk_alpha_pll_write_config.exit75.clk_alpha_pll_write_config.exit79_crit_edge: ; preds = %clk_alpha_pll_write_config.exit75
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit79

if.then.i78:                                      ; preds = %clk_alpha_pll_write_config.exit75
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %pll, align 4
  %52 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %regs, align 4
  %arrayidx28 = getelementptr i8, ptr %53, i32 11
  %54 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %55 to i32
  %add30 = add i32 %51, %conv29
  %call.i77 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add30, i32 noundef %49) #7
  br label %clk_alpha_pll_write_config.exit79

clk_alpha_pll_write_config.exit79:                ; preds = %if.then.i78, %clk_alpha_pll_write_config.exit75.clk_alpha_pll_write_config.exit79_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_alpha_pll_agera_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regs = getelementptr i8, ptr %hw, i32 -16
  %div174.i = udiv i32 %rate, %prate
  %0 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i55 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i55, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %1 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %2, i32 3
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %arrayidx3 = getelementptr i8, ptr %2, i32 2
  %5 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %conv182.i61 = zext i32 %rem172.i.decomposed to i64
  %7 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i62 = zext i32 %7 to i64
  %shl195.i63 = shl nuw i64 %conv182.i61, %sh_prom194.i62
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i63)
  %cmp397.i = icmp ult i64 %shl195.i63, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i63 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %div409.i = udiv i32 %conv406.i.frozen, %prate
  %8 = mul i32 %div409.i, %prate
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %8
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %9 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl195.i63) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %9, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %9, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %prate to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i62
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  %extract.t = trunc i64 %spec.select.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %a.0.off0 = phi i32 [ %extract.t, %if.end415.i ], [ 0, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %add.i49 = add i32 %rate, 500
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i49, i32 %retval.0.i)
  %cmp.i50 = icmp ult i32 %add.i49, %retval.0.i
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i, i32 %rate)
  %cmp1.i = icmp ult i32 %retval.0.i, %rate
  %or.cond.i = or i1 %cmp1.i, %cmp.i50
  br i1 %or.cond.i, label %alpha_pll_check_rate_margin.exit.thread, label %if.end

alpha_pll_check_rate_margin.exit.thread:          ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call2.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.19, ptr noundef %call.i, i32 noundef %retval.0.i, i32 noundef %rate, i32 noundef %add.i49) #11
  br label %cleanup

if.end:                                           ; preds = %alpha_pll_round_rate.exit
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %10 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %regmap, align 4
  %12 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %add.ptr, align 4
  %14 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regs, align 4
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %15, align 1
  %conv14 = zext i8 %17 to i32
  %add15 = add i32 %13, %conv14
  %call16 = tail call i32 @regmap_write(ptr noundef %11, i32 noundef %add15, i32 noundef %div174.i) #7
  %18 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %regmap, align 4
  %20 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %add.ptr, align 4
  %22 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %regs, align 4
  %arrayidx21 = getelementptr i8, ptr %23, i32 2
  %24 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx21, align 1
  %conv22 = zext i8 %25 to i32
  %add23 = add i32 %21, %conv22
  %call25 = tail call i32 @regmap_write(ptr noundef %19, i32 noundef %add23, i32 noundef %a.0.off0) #7
  %call26 = tail call zeroext i1 @clk_hw_is_enabled(ptr noundef %hw) #7
  br i1 %call26, label %if.then27, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.then27:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call28 = tail call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

cleanup:                                          ; preds = %if.then27, %if.end.cleanup_crit_edge, %alpha_pll_check_rate_margin.exit.thread
  %retval.0 = phi i32 [ %call28, %if.then27 ], [ 0, %if.end.cleanup_crit_edge ], [ -22, %alpha_pll_check_rate_margin.exit.thread ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_5lpe_prepare(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %val, align 4
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %call2 = call ptr @clk_hw_get_parent(ptr noundef %hw) #7
  %tobool3.not = icmp eq ptr %call2, null
  br i1 %tobool3.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %call6 = call i32 @alpha_pll_lucid_5lpe_enable(ptr noundef %hw)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.end9, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end9:                                          ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  call void @alpha_pll_lucid_5lpe_disable(ptr noundef %hw)
  br label %cleanup

cleanup:                                          ; preds = %if.end9, %if.end5.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end9 ], [ 0, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %call6, %if.end5.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_5lpe_enable(ptr noundef %hw) #0 align 64 {
entry:
  %mode_val.i = alloca i32, align 4
  %opmode_val.i = alloca i32, align 4
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %if.end9, label %if.then3

if.then3:                                         ; preds = %if.end
  %call4 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.end7, label %if.then3.cleanup_crit_edge

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end7:                                          ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #9
  %call8 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end9:                                          ; preds = %if.end
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mode_val.i) #7
  %13 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 -1, ptr %mode_val.i, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %opmode_val.i) #7
  %14 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 -1, ptr %opmode_val.i, align 4, !annotation !171
  %15 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_read(ptr noundef %12, i32 noundef %16, ptr noundef nonnull %mode_val.i) #7
  %17 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %add.ptr, align 4
  %19 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regs, align 4
  %arrayidx.i = getelementptr i8, ptr %20, i32 14
  %21 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %22 to i32
  %add2.i = add i32 %18, %conv.i
  %call3.i = call i32 @regmap_read(ptr noundef %12, i32 noundef %add2.i, ptr noundef nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  %23 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %regmap, align 4
  %25 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %add.ptr, align 4
  %call.i82 = call i32 @regmap_update_bits_base(ptr noundef %24, i32 noundef %26, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i82)
  %tobool21.not = icmp eq i32 %call.i82, 0
  br i1 %tobool21.not, label %if.end23, label %if.end9.cleanup_crit_edge

if.end9.cleanup_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end23:                                         ; preds = %if.end9
  %27 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %regmap, align 4
  %29 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %add.ptr, align 4
  %31 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %regs, align 4
  %arrayidx28 = getelementptr i8, ptr %32, i32 14
  %33 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %34 to i32
  %add30 = add i32 %30, %conv29
  %call31 = call i32 @regmap_write(ptr noundef %28, i32 noundef %add30, i32 noundef 1) #7
  %call32 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call32)
  %tobool33.not = icmp eq i32 %call32, 0
  br i1 %tobool33.not, label %if.end35, label %if.end23.cleanup_crit_edge

if.end23.cleanup_crit_edge:                       ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end35:                                         ; preds = %if.end23
  %35 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %regmap, align 4
  %37 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %add.ptr, align 4
  %39 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %regs, align 4
  %arrayidx40 = getelementptr i8, ptr %40, i32 4
  %41 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %arrayidx40, align 1
  %conv41 = zext i8 %42 to i32
  %add42 = add i32 %38, %conv41
  %call.i83 = call i32 @regmap_update_bits_base(ptr noundef %36, i32 noundef %add42, i32 noundef 7, i32 noundef 7, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i83)
  %tobool44.not = icmp eq i32 %call.i83, 0
  br i1 %tobool44.not, label %if.end46, label %if.end35.cleanup_crit_edge

if.end35.cleanup_crit_edge:                       ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end46:                                         ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #9
  %43 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %regmap, align 4
  %45 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %add.ptr, align 4
  %call.i84 = call i32 @regmap_update_bits_base(ptr noundef %44, i32 noundef %46, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end46, %if.end35.cleanup_crit_edge, %if.end23.cleanup_crit_edge, %if.end9.cleanup_crit_edge, %if.end7, %if.then3.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call8, %if.end7 ], [ %call.i84, %if.end46 ], [ %call1, %entry.cleanup_crit_edge ], [ %call4, %if.then3.cleanup_crit_edge ], [ %call.i82, %if.end9.cleanup_crit_edge ], [ %call32, %if.end23.cleanup_crit_edge ], [ %call.i83, %if.end35.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @alpha_pll_lucid_5lpe_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call1 = call i32 @regmap_read(ptr noundef %2, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %if.end4, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end4:                                          ; preds = %if.end
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %12, i32 noundef %14, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool10.not = icmp eq i32 %call.i, 0
  br i1 %tobool10.not, label %if.end12, label %if.end4.cleanup_crit_edge

if.end4.cleanup_crit_edge:                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end12:                                         ; preds = %if.end4
  %15 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regmap, align 4
  %17 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %add.ptr, align 4
  %19 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regs, align 4
  %arrayidx17 = getelementptr i8, ptr %20, i32 4
  %21 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %22 to i32
  %add19 = add i32 %18, %conv18
  %call.i47 = call i32 @regmap_update_bits_base(ptr noundef %16, i32 noundef %add19, i32 noundef 7, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i47)
  %tobool21.not = icmp eq i32 %call.i47, 0
  br i1 %tobool21.not, label %if.end23, label %if.end12.cleanup_crit_edge

if.end12.cleanup_crit_edge:                       ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end23:                                         ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #9
  %23 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %regmap, align 4
  %25 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %add.ptr, align 4
  %27 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %regs, align 4
  %arrayidx28 = getelementptr i8, ptr %28, i32 14
  %29 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %30 to i32
  %add30 = add i32 %26, %conv29
  %call31 = call i32 @regmap_write(ptr noundef %24, i32 noundef %add30, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end23, %if.end12.cleanup_crit_edge, %if.end4.cleanup_crit_edge, %if.then3, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_5lpe_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__alpha_pll_trion_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, i32 noundef 16384, i32 noundef 8192)
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_lucid_5lpe_pll_postdiv_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %parent_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__clk_lucid_pll_postdiv_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %parent_rate, i32 noundef 2097152)
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @clk_zonda_pll_configure(ptr nocapture noundef readonly %pll, ptr noundef %regmap, ptr nocapture noundef readonly %config) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %regs = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 1
  %0 = ptrtoint ptr %config to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %config, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not.i = icmp eq i32 %1, 0
  br i1 %tobool.not.i, label %entry.clk_alpha_pll_write_config.exit_crit_edge, label %if.then.i

entry.clk_alpha_pll_write_config.exit_crit_edge:  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pll, align 4
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %regs, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %5, align 1
  %conv = zext i8 %7 to i32
  %add = add i32 %3, %conv
  %call.i = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add, i32 noundef %1) #7
  br label %clk_alpha_pll_write_config.exit

clk_alpha_pll_write_config.exit:                  ; preds = %if.then.i, %entry.clk_alpha_pll_write_config.exit_crit_edge
  %alpha = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 1
  %8 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %alpha, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool.not.i115 = icmp eq i32 %9, 0
  br i1 %tobool.not.i115, label %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit118_crit_edge, label %if.then.i117

clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit118_crit_edge: ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit118

if.then.i117:                                     ; preds = %clk_alpha_pll_write_config.exit
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %pll, align 4
  %12 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regs, align 4
  %arrayidx3 = getelementptr i8, ptr %13, i32 2
  %14 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %15 to i32
  %add5 = add i32 %11, %conv4
  %call.i116 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add5, i32 noundef %9) #7
  br label %clk_alpha_pll_write_config.exit118

clk_alpha_pll_write_config.exit118:               ; preds = %if.then.i117, %clk_alpha_pll_write_config.exit.clk_alpha_pll_write_config.exit118_crit_edge
  %config_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 3
  %16 = ptrtoint ptr %config_ctl_val to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %config_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %tobool.not.i119 = icmp eq i32 %17, 0
  br i1 %tobool.not.i119, label %clk_alpha_pll_write_config.exit118.clk_alpha_pll_write_config.exit122_crit_edge, label %if.then.i121

clk_alpha_pll_write_config.exit118.clk_alpha_pll_write_config.exit122_crit_edge: ; preds = %clk_alpha_pll_write_config.exit118
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit122

if.then.i121:                                     ; preds = %clk_alpha_pll_write_config.exit118
  call void @__sanitizer_cov_trace_pc() #9
  %18 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %pll, align 4
  %20 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %regs, align 4
  %arrayidx8 = getelementptr i8, ptr %21, i32 7
  %22 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %23 to i32
  %add10 = add i32 %19, %conv9
  %call.i120 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add10, i32 noundef %17) #7
  br label %clk_alpha_pll_write_config.exit122

clk_alpha_pll_write_config.exit122:               ; preds = %if.then.i121, %clk_alpha_pll_write_config.exit118.clk_alpha_pll_write_config.exit122_crit_edge
  %config_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 4
  %24 = ptrtoint ptr %config_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %config_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %tobool.not.i123 = icmp eq i32 %25, 0
  br i1 %tobool.not.i123, label %clk_alpha_pll_write_config.exit122.clk_alpha_pll_write_config.exit126_crit_edge, label %if.then.i125

clk_alpha_pll_write_config.exit122.clk_alpha_pll_write_config.exit126_crit_edge: ; preds = %clk_alpha_pll_write_config.exit122
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit126

if.then.i125:                                     ; preds = %clk_alpha_pll_write_config.exit122
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %pll, align 4
  %28 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %regs, align 4
  %arrayidx13 = getelementptr i8, ptr %29, i32 8
  %30 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %31 to i32
  %add15 = add i32 %27, %conv14
  %call.i124 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add15, i32 noundef %25) #7
  br label %clk_alpha_pll_write_config.exit126

clk_alpha_pll_write_config.exit126:               ; preds = %if.then.i125, %clk_alpha_pll_write_config.exit122.clk_alpha_pll_write_config.exit126_crit_edge
  %config_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 5
  %32 = ptrtoint ptr %config_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %config_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %tobool.not.i127 = icmp eq i32 %33, 0
  br i1 %tobool.not.i127, label %clk_alpha_pll_write_config.exit126.clk_alpha_pll_write_config.exit130_crit_edge, label %if.then.i129

clk_alpha_pll_write_config.exit126.clk_alpha_pll_write_config.exit130_crit_edge: ; preds = %clk_alpha_pll_write_config.exit126
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit130

if.then.i129:                                     ; preds = %clk_alpha_pll_write_config.exit126
  call void @__sanitizer_cov_trace_pc() #9
  %34 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %pll, align 4
  %36 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %regs, align 4
  %arrayidx18 = getelementptr i8, ptr %37, i32 9
  %38 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %39 to i32
  %add20 = add i32 %35, %conv19
  %call.i128 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add20, i32 noundef %33) #7
  br label %clk_alpha_pll_write_config.exit130

clk_alpha_pll_write_config.exit130:               ; preds = %if.then.i129, %clk_alpha_pll_write_config.exit126.clk_alpha_pll_write_config.exit130_crit_edge
  %user_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 6
  %40 = ptrtoint ptr %user_ctl_val to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %user_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %tobool.not.i131 = icmp eq i32 %41, 0
  br i1 %tobool.not.i131, label %clk_alpha_pll_write_config.exit130.clk_alpha_pll_write_config.exit134_crit_edge, label %if.then.i133

clk_alpha_pll_write_config.exit130.clk_alpha_pll_write_config.exit134_crit_edge: ; preds = %clk_alpha_pll_write_config.exit130
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit134

if.then.i133:                                     ; preds = %clk_alpha_pll_write_config.exit130
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %pll, align 4
  %44 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %regs, align 4
  %arrayidx23 = getelementptr i8, ptr %45, i32 4
  %46 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %47 to i32
  %add25 = add i32 %43, %conv24
  %call.i132 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add25, i32 noundef %41) #7
  br label %clk_alpha_pll_write_config.exit134

clk_alpha_pll_write_config.exit134:               ; preds = %if.then.i133, %clk_alpha_pll_write_config.exit130.clk_alpha_pll_write_config.exit134_crit_edge
  %user_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 7
  %48 = ptrtoint ptr %user_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %user_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool.not.i135 = icmp eq i32 %49, 0
  br i1 %tobool.not.i135, label %clk_alpha_pll_write_config.exit134.clk_alpha_pll_write_config.exit138_crit_edge, label %if.then.i137

clk_alpha_pll_write_config.exit134.clk_alpha_pll_write_config.exit138_crit_edge: ; preds = %clk_alpha_pll_write_config.exit134
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit138

if.then.i137:                                     ; preds = %clk_alpha_pll_write_config.exit134
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %pll, align 4
  %52 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %regs, align 4
  %arrayidx28 = getelementptr i8, ptr %53, i32 5
  %54 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %55 to i32
  %add30 = add i32 %51, %conv29
  %call.i136 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add30, i32 noundef %49) #7
  br label %clk_alpha_pll_write_config.exit138

clk_alpha_pll_write_config.exit138:               ; preds = %if.then.i137, %clk_alpha_pll_write_config.exit134.clk_alpha_pll_write_config.exit138_crit_edge
  %user_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 8
  %56 = ptrtoint ptr %user_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %user_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %57)
  %tobool.not.i139 = icmp eq i32 %57, 0
  br i1 %tobool.not.i139, label %clk_alpha_pll_write_config.exit138.clk_alpha_pll_write_config.exit142_crit_edge, label %if.then.i141

clk_alpha_pll_write_config.exit138.clk_alpha_pll_write_config.exit142_crit_edge: ; preds = %clk_alpha_pll_write_config.exit138
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit142

if.then.i141:                                     ; preds = %clk_alpha_pll_write_config.exit138
  call void @__sanitizer_cov_trace_pc() #9
  %58 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %pll, align 4
  %60 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %regs, align 4
  %arrayidx33 = getelementptr i8, ptr %61, i32 6
  %62 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %arrayidx33, align 1
  %conv34 = zext i8 %63 to i32
  %add35 = add i32 %59, %conv34
  %call.i140 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add35, i32 noundef %57) #7
  br label %clk_alpha_pll_write_config.exit142

clk_alpha_pll_write_config.exit142:               ; preds = %if.then.i141, %clk_alpha_pll_write_config.exit138.clk_alpha_pll_write_config.exit142_crit_edge
  %test_ctl_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 9
  %64 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %test_ctl_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %65)
  %tobool.not.i143 = icmp eq i32 %65, 0
  br i1 %tobool.not.i143, label %clk_alpha_pll_write_config.exit142.clk_alpha_pll_write_config.exit146_crit_edge, label %if.then.i145

clk_alpha_pll_write_config.exit142.clk_alpha_pll_write_config.exit146_crit_edge: ; preds = %clk_alpha_pll_write_config.exit142
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit146

if.then.i145:                                     ; preds = %clk_alpha_pll_write_config.exit142
  call void @__sanitizer_cov_trace_pc() #9
  %66 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %pll, align 4
  %68 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %regs, align 4
  %arrayidx38 = getelementptr i8, ptr %69, i32 10
  %70 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %arrayidx38, align 1
  %conv39 = zext i8 %71 to i32
  %add40 = add i32 %67, %conv39
  %call.i144 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add40, i32 noundef %65) #7
  br label %clk_alpha_pll_write_config.exit146

clk_alpha_pll_write_config.exit146:               ; preds = %if.then.i145, %clk_alpha_pll_write_config.exit142.clk_alpha_pll_write_config.exit146_crit_edge
  %test_ctl_hi_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 10
  %72 = ptrtoint ptr %test_ctl_hi_val to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %test_ctl_hi_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %73)
  %tobool.not.i147 = icmp eq i32 %73, 0
  br i1 %tobool.not.i147, label %clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit150_crit_edge, label %if.then.i149

clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit150_crit_edge: ; preds = %clk_alpha_pll_write_config.exit146
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit150

if.then.i149:                                     ; preds = %clk_alpha_pll_write_config.exit146
  call void @__sanitizer_cov_trace_pc() #9
  %74 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %pll, align 4
  %76 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %regs, align 4
  %arrayidx43 = getelementptr i8, ptr %77, i32 11
  %78 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load1_noabort(i32 %78)
  %79 = load i8, ptr %arrayidx43, align 1
  %conv44 = zext i8 %79 to i32
  %add45 = add i32 %75, %conv44
  %call.i148 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add45, i32 noundef %73) #7
  br label %clk_alpha_pll_write_config.exit150

clk_alpha_pll_write_config.exit150:               ; preds = %if.then.i149, %clk_alpha_pll_write_config.exit146.clk_alpha_pll_write_config.exit150_crit_edge
  %test_ctl_hi1_val = getelementptr inbounds %struct.alpha_pll_config, ptr %config, i32 0, i32 11
  %80 = ptrtoint ptr %test_ctl_hi1_val to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %test_ctl_hi1_val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %81)
  %tobool.not.i151 = icmp eq i32 %81, 0
  br i1 %tobool.not.i151, label %clk_alpha_pll_write_config.exit150.clk_alpha_pll_write_config.exit154_crit_edge, label %if.then.i153

clk_alpha_pll_write_config.exit150.clk_alpha_pll_write_config.exit154_crit_edge: ; preds = %clk_alpha_pll_write_config.exit150
  call void @__sanitizer_cov_trace_pc() #9
  br label %clk_alpha_pll_write_config.exit154

if.then.i153:                                     ; preds = %clk_alpha_pll_write_config.exit150
  call void @__sanitizer_cov_trace_pc() #9
  %82 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %pll, align 4
  %84 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %regs, align 4
  %arrayidx48 = getelementptr i8, ptr %85, i32 12
  %86 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load1_noabort(i32 %86)
  %87 = load i8, ptr %arrayidx48, align 1
  %conv49 = zext i8 %87 to i32
  %add50 = add i32 %83, %conv49
  %call.i152 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add50, i32 noundef %81) #7
  br label %clk_alpha_pll_write_config.exit154

clk_alpha_pll_write_config.exit154:               ; preds = %if.then.i153, %clk_alpha_pll_write_config.exit150.clk_alpha_pll_write_config.exit154_crit_edge
  %88 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %pll, align 4
  %call.i155 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %89, i32 noundef 2, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %90 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %pll, align 4
  %call.i156 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %91, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %92 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %pll, align 4
  %94 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %regs, align 4
  %arrayidx58 = getelementptr i8, ptr %95, i32 14
  %96 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load1_noabort(i32 %96)
  %97 = load i8, ptr %arrayidx58, align 1
  %conv59 = zext i8 %97 to i32
  %add60 = add i32 %93, %conv59
  %call61 = tail call i32 @regmap_write(ptr noundef %regmap, i32 noundef %add60, i32 noundef 0) #7
  %98 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %pll, align 4
  %call.i157 = tail call i32 @regmap_update_bits_base(ptr noundef %regmap, i32 noundef %99, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_zonda_pll_enable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %4, ptr noundef nonnull %val) #7
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end7, label %if.then

if.then:                                          ; preds = %entry
  %call3 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool4.not = icmp eq i32 %call3, 0
  br i1 %tobool4.not, label %if.end, label %if.then.cleanup_crit_edge

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %call6 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 1073741824, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end7:                                          ; preds = %entry
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %8, i32 noundef 2, i32 noundef 2, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %9 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %9(i32 noundef 214748) #7
  %10 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %add.ptr, align 4
  %call.i67 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %11, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %12 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %14 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %15, i32 14
  %16 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %17 to i32
  %add15 = add i32 %13, %conv
  %call16 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add15, i32 noundef 1) #7
  %18 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %add.ptr, align 4
  %20 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %regs, align 4
  %arrayidx19 = getelementptr i8, ptr %21, i32 10
  %22 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx19, align 1
  %conv20 = zext i8 %23 to i32
  %add21 = add i32 %19, %conv20
  %call22 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add21, ptr noundef nonnull %val) #7
  %24 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %val, align 4
  %and23 = and i32 %25, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and23)
  %tobool24.not = icmp eq i32 %and23, 0
  br i1 %tobool24.not, label %if.else, label %if.then25

if.then25:                                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #9
  %call26 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 536870912, i1 noundef zeroext false, ptr noundef nonnull @.str.25)
  br label %if.end28

if.else:                                          ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #9
  %call27 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %if.end28

if.end28:                                         ; preds = %if.else, %if.then25
  %ret.0 = phi i32 [ %call26, %if.then25 ], [ %call27, %if.else ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0)
  %tobool29.not = icmp eq i32 %ret.0, 0
  br i1 %tobool29.not, label %if.end31, label %if.end28.cleanup_crit_edge

if.end28.cleanup_crit_edge:                       ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end31:                                         ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %add.ptr, align 4
  %28 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %regs, align 4
  %arrayidx34 = getelementptr i8, ptr %29, i32 4
  %30 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx34, align 1
  %conv35 = zext i8 %31 to i32
  %add36 = add i32 %27, %conv35
  %call.i68 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add36, i32 noundef 15, i32 noundef 15, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %32 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %add.ptr, align 4
  %call.i69 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %33, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end31, %if.end28.cleanup_crit_edge, %if.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call6, %if.end ], [ 0, %if.end31 ], [ %call3, %if.then.cleanup_crit_edge ], [ %ret.0, %if.end28.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @clk_zonda_pll_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %4, ptr noundef nonnull %val) #7
  %5 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %val, align 4
  %and = and i32 %6, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %7 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %8, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %11 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %12, i32 4
  %13 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %14 to i32
  %add7 = add i32 %10, %conv
  %call.i32 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add7, i32 noundef 15, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %15 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %add.ptr, align 4
  %call.i33 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %16, i32 noundef 6, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %17 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %add.ptr, align 4
  %19 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regs, align 4
  %arrayidx14 = getelementptr i8, ptr %20, i32 14
  %21 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx14, align 1
  %conv15 = zext i8 %22 to i32
  %add16 = add i32 %18, %conv15
  %call17 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add16, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_zonda_pll_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate) #0 align 64 {
entry:
  %test_ctl_val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %test_ctl_val) #7
  %0 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %test_ctl_val, align 4, !annotation !171
  %regs = getelementptr i8, ptr %hw, i32 -16
  %div174.i = udiv i32 %rate, %prate
  %1 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i72 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i72, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %2 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %3, i32 3
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %5 to i32
  %arrayidx3 = getelementptr i8, ptr %3, i32 2
  %6 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %7 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %conv182.i78 = zext i32 %rem172.i.decomposed to i64
  %8 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i79 = zext i32 %8 to i64
  %shl195.i80 = shl nuw i64 %conv182.i78, %sh_prom194.i79
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i80)
  %cmp397.i = icmp ult i64 %shl195.i80, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i80 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %div409.i = udiv i32 %conv406.i.frozen, %prate
  %9 = mul i32 %div409.i, %prate
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %9
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %10 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl195.i80) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %10, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %10, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %prate to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i79
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  %extract.t = trunc i64 %spec.select.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %a.0.off0 = phi i32 [ %extract.t, %if.end415.i ], [ 0, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %add.i66 = add i32 %rate, 500
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i66, i32 %retval.0.i)
  %cmp.i67 = icmp ult i32 %add.i66, %retval.0.i
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i, i32 %rate)
  %cmp1.i = icmp ult i32 %retval.0.i, %rate
  %or.cond.i = or i1 %cmp1.i, %cmp.i67
  br i1 %or.cond.i, label %alpha_pll_check_rate_margin.exit.thread, label %if.end

alpha_pll_check_rate_margin.exit.thread:          ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call2.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.19, ptr noundef %call.i, i32 noundef %retval.0.i, i32 noundef %rate, i32 noundef %add.i66) #11
  br label %cleanup

if.end:                                           ; preds = %alpha_pll_round_rate.exit
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regs, align 4
  %arrayidx13 = getelementptr i8, ptr %16, i32 2
  %17 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %18 to i32
  %add15 = add i32 %14, %conv14
  %call17 = tail call i32 @regmap_write(ptr noundef %12, i32 noundef %add15, i32 noundef %a.0.off0) #7
  %19 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regmap, align 4
  %21 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %add.ptr, align 4
  %23 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %regs, align 4
  %25 = ptrtoint ptr %24 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %24, align 1
  %conv23 = zext i8 %26 to i32
  %add24 = add i32 %22, %conv23
  %call25 = tail call i32 @regmap_write(ptr noundef %20, i32 noundef %add24, i32 noundef %div174.i) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %27 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %27(i32 noundef 1073740) #7
  %28 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %regmap, align 4
  %30 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %add.ptr, align 4
  %32 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %regs, align 4
  %arrayidx30 = getelementptr i8, ptr %33, i32 10
  %34 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %arrayidx30, align 1
  %conv31 = zext i8 %35 to i32
  %add32 = add i32 %31, %conv31
  %call33 = call i32 @regmap_read(ptr noundef %29, i32 noundef %add32, ptr noundef nonnull %test_ctl_val) #7
  %36 = ptrtoint ptr %test_ctl_val to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %test_ctl_val, align 4
  %and = and i32 %37, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %if.then34

if.then34:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call35 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef 536870912, i1 noundef zeroext false, ptr noundef nonnull @.str.25)
  br label %if.end37

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call36 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %if.end37

if.end37:                                         ; preds = %if.else, %if.then34
  %ret.0 = phi i32 [ %call35, %if.then34 ], [ %call36, %if.else ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0)
  %tobool38.not = icmp eq i32 %ret.0, 0
  br i1 %tobool38.not, label %if.end40, label %if.end37.cleanup_crit_edge

if.end37.cleanup_crit_edge:                       ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end40:                                         ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %38 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %38(i32 noundef 21474800) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end40, %if.end37.cleanup_crit_edge, %alpha_pll_check_rate_margin.exit.thread
  %retval.0 = phi i32 [ 0, %if.end40 ], [ %ret.0, %if.end37.cleanup_crit_edge ], [ -22, %alpha_pll_check_rate_margin.exit.thread ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %test_ctl_val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_evo_enable(ptr noundef %hw) #0 align 64 {
entry:
  %mode_val.i = alloca i32, align 4
  %opmode_val.i = alloca i32, align 4
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end10, label %if.then4

if.then4:                                         ; preds = %if.end
  %call5 = call i32 @clk_enable_regmap(ptr noundef %hw) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.end8, label %if.then4.cleanup_crit_edge

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end8:                                          ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  %call9 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  br label %cleanup

if.end10:                                         ; preds = %if.end
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mode_val.i) #7
  %11 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 -1, ptr %mode_val.i, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %opmode_val.i) #7
  %12 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %opmode_val.i, align 4, !annotation !171
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_read(ptr noundef %1, i32 noundef %14, ptr noundef nonnull %mode_val.i) #7
  %15 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %add.ptr, align 4
  %17 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %regs, align 4
  %arrayidx.i = getelementptr i8, ptr %18, i32 14
  %19 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %20 to i32
  %add2.i = add i32 %16, %conv.i
  %call3.i = call i32 @regmap_read(ptr noundef %1, i32 noundef %add2.i, ptr noundef nonnull %opmode_val.i) #7
  %or.i = or i32 %call3.i, %call.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %or.i)
  %tobool.not.i = icmp eq i32 %or.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.end10.trion_pll_is_enabled.exit.thread_crit_edge

if.end10.trion_pll_is_enabled.exit.thread_crit_edge: ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit.thread

if.end.i:                                         ; preds = %if.end10
  %21 = ptrtoint ptr %opmode_val.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %opmode_val.i, align 4
  %and.i = and i32 %22, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool4.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool4.not.i, label %if.end.i.trion_pll_is_enabled.exit.thread_crit_edge, label %trion_pll_is_enabled.exit

if.end.i.trion_pll_is_enabled.exit.thread_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %trion_pll_is_enabled.exit.thread

trion_pll_is_enabled.exit.thread:                 ; preds = %if.end.i.trion_pll_is_enabled.exit.thread_crit_edge, %if.end10.trion_pll_is_enabled.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  br label %if.end22

trion_pll_is_enabled.exit:                        ; preds = %if.end.i
  %23 = ptrtoint ptr %mode_val.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %mode_val.i, align 4
  %and5.i = and i32 %24, 1
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %opmode_val.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode_val.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i)
  %tobool14.not = icmp eq i32 %and5.i, 0
  br i1 %tobool14.not, label %trion_pll_is_enabled.exit.if.end22_crit_edge, label %do.end

trion_pll_is_enabled.exit.if.end22_crit_edge:     ; preds = %trion_pll_is_enabled.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end22

do.end:                                           ; preds = %trion_pll_is_enabled.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call19 = call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call20 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.26, ptr noundef %call19) #11
  br label %cleanup

if.end22:                                         ; preds = %trion_pll_is_enabled.exit.if.end22_crit_edge, %trion_pll_is_enabled.exit.thread
  %25 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %add.ptr, align 4
  %call.i93 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %26, i32 noundef 4, i32 noundef 4, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i93)
  %tobool26.not = icmp eq i32 %call.i93, 0
  br i1 %tobool26.not, label %if.end28, label %if.end22.cleanup_crit_edge

if.end22.cleanup_crit_edge:                       ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end28:                                         ; preds = %if.end22
  %27 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %add.ptr, align 4
  %29 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %regs, align 4
  %arrayidx31 = getelementptr i8, ptr %30, i32 14
  %31 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %arrayidx31, align 1
  %conv32 = zext i8 %32 to i32
  %add33 = add i32 %28, %conv32
  %call34 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add33, i32 noundef 1) #7
  %call35 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call35)
  %tobool36.not = icmp eq i32 %call35, 0
  br i1 %tobool36.not, label %if.end38, label %if.end28.cleanup_crit_edge

if.end28.cleanup_crit_edge:                       ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end38:                                         ; preds = %if.end28
  %33 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %add.ptr, align 4
  %35 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %regs, align 4
  %arrayidx41 = getelementptr i8, ptr %36, i32 4
  %37 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %arrayidx41, align 1
  %conv42 = zext i8 %38 to i32
  %add43 = add i32 %34, %conv42
  %call.i94 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add43, i32 noundef 7, i32 noundef 7, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i94)
  %tobool45.not = icmp eq i32 %call.i94, 0
  br i1 %tobool45.not, label %if.end47, label %if.end38.cleanup_crit_edge

if.end38.cleanup_crit_edge:                       ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end47:                                         ; preds = %if.end38
  %39 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %add.ptr, align 4
  %call.i95 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %40, i32 noundef 1, i32 noundef 1, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i95)
  %tobool51.not = icmp eq i32 %call.i95, 0
  br i1 %tobool51.not, label %do.body54, label %if.end47.cleanup_crit_edge

if.end47.cleanup_crit_edge:                       ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body54:                                        ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #9
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !181
  call void @arm_heavy_mb() #7
  br label %cleanup

cleanup:                                          ; preds = %do.body54, %if.end47.cleanup_crit_edge, %if.end38.cleanup_crit_edge, %if.end28.cleanup_crit_edge, %if.end22.cleanup_crit_edge, %do.end, %if.end8, %if.then4.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %if.end8 ], [ 0, %do.end ], [ 0, %do.body54 ], [ %call2, %entry.cleanup_crit_edge ], [ %call5, %if.then4.cleanup_crit_edge ], [ %call.i93, %if.end22.cleanup_crit_edge ], [ %call35, %if.end28.cleanup_crit_edge ], [ %call.i94, %if.end38.cleanup_crit_edge ], [ %call.i95, %if.end47.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @alpha_pll_lucid_evo_disable(ptr noundef %hw) #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end5, label %if.then4

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @clk_disable_regmap(ptr noundef %hw) #7
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %11 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %add.ptr, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %12, i32 noundef 1, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool9.not = icmp eq i32 %call.i, 0
  br i1 %tobool9.not, label %if.end11, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end11:                                         ; preds = %if.end5
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regs, align 4
  %arrayidx14 = getelementptr i8, ptr %16, i32 4
  %17 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %arrayidx14, align 1
  %conv15 = zext i8 %18 to i32
  %add16 = add i32 %14, %conv15
  %call.i43 = call i32 @regmap_update_bits_base(ptr noundef %1, i32 noundef %add16, i32 noundef 7, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i43)
  %tobool18.not = icmp eq i32 %call.i43, 0
  br i1 %tobool18.not, label %if.end20, label %if.end11.cleanup_crit_edge

if.end11.cleanup_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end20:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  %19 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %add.ptr, align 4
  %21 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %regs, align 4
  %arrayidx23 = getelementptr i8, ptr %22, i32 14
  %23 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %24 to i32
  %add25 = add i32 %20, %conv24
  %call26 = call i32 @regmap_write(ptr noundef %1, i32 noundef %add25, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end20, %if.end11.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %if.then4, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @alpha_pll_lucid_evo_recalc_rate(ptr nocapture noundef readonly %hw, i32 noundef %parent_rate) #0 align 64 {
entry:
  %l = alloca i32, align 4
  %frac = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l) #7
  %2 = ptrtoint ptr %l to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %l, align 4, !annotation !171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %frac) #7
  %3 = ptrtoint ptr %frac to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %frac, align 4, !annotation !171
  %4 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %6 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %regs, align 4
  %8 = ptrtoint ptr %7 to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %7, align 1
  %conv = zext i8 %9 to i32
  %add = add i32 %5, %conv
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add, ptr noundef nonnull %l) #7
  %10 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %l, align 4
  %and = and i32 %11, 65535
  store i32 %and, ptr %l, align 4
  %12 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %add.ptr, align 4
  %14 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %regs, align 4
  %arrayidx5 = getelementptr i8, ptr %15, i32 2
  %16 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %arrayidx5, align 1
  %conv6 = zext i8 %17 to i32
  %add7 = add i32 %13, %conv6
  %call8 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add7, ptr noundef nonnull %frac) #7
  %conv9 = zext i32 %parent_rate to i64
  %18 = ptrtoint ptr %l to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %l, align 4
  %20 = ptrtoint ptr %frac to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %frac, align 4
  %22 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %regs, align 4
  %arrayidx12 = getelementptr i8, ptr %23, i32 3
  %24 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx12, align 1
  %conv13 = zext i8 %25 to i32
  %arrayidx17 = getelementptr i8, ptr %23, i32 2
  %26 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %27 to i32
  %sub = sub nsw i32 %conv13, %conv18
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %28 = select i1 %cmp, i32 32, i32 16
  %conv1.i = zext i32 %21 to i64
  %mul2.i = mul nuw i64 %conv1.i, %conv9
  %conv.i = zext i32 %19 to i64
  %mul.i = mul nuw i64 %conv.i, %conv9
  %sh_prom.i = zext i32 %28 to i64
  %shr.i = lshr i64 %mul2.i, %sh_prom.i
  %add.i = add i64 %shr.i, %mul.i
  %conv4.i = trunc i64 %add.i to i32
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %frac) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l) #7
  ret i32 %conv4.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @clk_lucid_evo_pll_postdiv_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %parent_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @__clk_lucid_pll_postdiv_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %parent_rate, i32 noundef 33554432)
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regmap_update_bits_base(ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i1 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regmap_read(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_enable_regmap(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @wait_for_pll(ptr noundef %pll, i32 noundef %mask, i1 noundef zeroext %inverse, ptr noundef %action) unnamed_addr #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %clkr = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 5
  %call = tail call ptr @clk_hw_get_name(ptr noundef %clkr) #7
  %regmap = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 5, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %pll, align 4
  %call2 = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %entry.for.body_crit_edge, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %if.end18.for.body_crit_edge, %entry.for.body_crit_edge
  %count.050 = phi i32 [ %dec, %if.end18.for.body_crit_edge ], [ 200, %entry.for.body_crit_edge ]
  %5 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regmap, align 4
  %7 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %pll, align 4
  %call7 = call i32 @regmap_read(ptr noundef %6, i32 noundef %8, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.end10, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end10:                                         ; preds = %for.body
  br i1 %inverse, label %land.lhs.true, label %if.end10.if.else_crit_edge

if.end10.if.else_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else

land.lhs.true:                                    ; preds = %if.end10
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, %mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool12.not = icmp eq i32 %and, 0
  br i1 %tobool12.not, label %land.lhs.true.cleanup_crit_edge, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.end10.if.else_crit_edge
  %11 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %val, align 4
  %and14 = and i32 %12, %mask
  call void @__sanitizer_cov_trace_cmp4(i32 %and14, i32 %mask)
  %cmp15 = icmp eq i32 %and14, %mask
  br i1 %cmp15, label %if.else.cleanup_crit_edge, label %if.end18

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end18:                                         ; preds = %if.else
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %13 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %13(i32 noundef 214748) #7
  %dec = add nsw i32 %count.050, -1
  %cmp = icmp ugt i32 %count.050, 1
  br i1 %cmp, label %if.end18.for.body_crit_edge, label %do.end

if.end18.for.body_crit_edge:                      ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

do.end:                                           ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.2, i32 noundef 238, i32 noundef 9, ptr noundef nonnull @.str.5, ptr noundef %call, ptr noundef %action) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.else.cleanup_crit_edge, %land.lhs.true.cleanup_crit_edge, %for.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -110, %do.end ], [ %call2, %entry.cleanup_crit_edge ], [ 0, %if.else.cleanup_crit_edge ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ %call7, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_hw_get_name(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_disable_regmap(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #5

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @__clk_alpha_pll_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, ptr nocapture noundef readonly %is_enabled) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  %0 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -16
  %2 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %3, i32 3
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %5 to i32
  %arrayidx3 = getelementptr i8, ptr %3, i32 2
  %6 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %7 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %cond = select i1 %cmp, i32 40, i32 16
  %div174.i = udiv i32 %rate, %prate
  %8 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i110 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i110, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %conv182.i116 = zext i32 %rem172.i.decomposed to i64
  %9 = tail call i32 @llvm.umin.i32(i32 %cond, i32 32) #7
  %sh_prom194.i117 = zext i32 %9 to i64
  %shl195.i118 = shl nuw i64 %conv182.i116, %sh_prom194.i117
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i118)
  %cmp397.i = icmp ult i64 %shl195.i118, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i118 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %div409.i = udiv i32 %conv406.i.frozen, %prate
  %10 = mul i32 %div409.i, %prate
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %10
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %11 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl195.i118) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %11, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %11, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %prate to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i117
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %a.0 = phi i64 [ %spec.select.i, %if.end415.i ], [ 0, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %vco_table.i = getelementptr i8, ptr %hw, i32 -12
  %12 = ptrtoint ptr %vco_table.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %vco_table.i, align 4
  %num_vco.i = getelementptr i8, ptr %hw, i32 -8
  %14 = ptrtoint ptr %num_vco.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %num_vco.i, align 4
  %add.ptr.i = getelementptr %struct.pll_vco, ptr %13, i32 %15
  %cmp11.i = icmp ult ptr %13, %add.ptr.i
  br i1 %cmp11.i, label %alpha_pll_round_rate.exit.for.body.i_crit_edge, label %alpha_pll_round_rate.exit.alpha_pll_find_vco.exit_crit_edge

alpha_pll_round_rate.exit.alpha_pll_find_vco.exit_crit_edge: ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_find_vco.exit

alpha_pll_round_rate.exit.for.body.i_crit_edge:   ; preds = %alpha_pll_round_rate.exit
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %alpha_pll_round_rate.exit.for.body.i_crit_edge
  %v.012.i = phi ptr [ %incdec.ptr.i, %for.inc.i.for.body.i_crit_edge ], [ %13, %alpha_pll_round_rate.exit.for.body.i_crit_edge ]
  %16 = ptrtoint ptr %v.012.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %v.012.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %retval.0.i)
  %cmp1.not.i = icmp ugt i32 %17, %retval.0.i
  br i1 %cmp1.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %max_freq.i = getelementptr inbounds %struct.pll_vco, ptr %v.012.i, i32 0, i32 1
  %18 = ptrtoint ptr %max_freq.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %max_freq.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %retval.0.i)
  %cmp2.not.i = icmp ult i32 %19, %retval.0.i
  br i1 %cmp2.not.i, label %land.lhs.true.i.for.inc.i_crit_edge, label %land.lhs.true.i.alpha_pll_find_vco.exit_crit_edge

land.lhs.true.i.alpha_pll_find_vco.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_find_vco.exit

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

for.inc.i:                                        ; preds = %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %incdec.ptr.i = getelementptr %struct.pll_vco, ptr %v.012.i, i32 1
  %cmp.i99 = icmp ult ptr %incdec.ptr.i, %add.ptr.i
  br i1 %cmp.i99, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.alpha_pll_find_vco.exit_crit_edge

for.inc.i.alpha_pll_find_vco.exit_crit_edge:      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_find_vco.exit

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

alpha_pll_find_vco.exit:                          ; preds = %for.inc.i.alpha_pll_find_vco.exit_crit_edge, %land.lhs.true.i.alpha_pll_find_vco.exit_crit_edge, %alpha_pll_round_rate.exit.alpha_pll_find_vco.exit_crit_edge
  %retval.0.i100 = phi ptr [ null, %alpha_pll_round_rate.exit.alpha_pll_find_vco.exit_crit_edge ], [ %v.012.i, %land.lhs.true.i.alpha_pll_find_vco.exit_crit_edge ], [ null, %for.inc.i.alpha_pll_find_vco.exit_crit_edge ]
  %20 = ptrtoint ptr %vco_table.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %vco_table.i, align 4
  %tobool.not = icmp ne ptr %21, null
  %tobool9.not = icmp eq ptr %retval.0.i100, null
  %or.cond = and i1 %tobool9.not, %tobool.not
  br i1 %or.cond, label %do.end, label %if.end

do.end:                                           ; preds = %alpha_pll_find_vco.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call11 = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call12 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.6, ptr noundef %call11) #11
  br label %cleanup

if.end:                                           ; preds = %alpha_pll_find_vco.exit
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %22 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %regmap, align 4
  %24 = ptrtoint ptr %3 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %3, align 1
  %conv16 = zext i8 %25 to i32
  %add17 = add i32 %1, %conv16
  %call18 = tail call i32 @regmap_write(ptr noundef %23, i32 noundef %add17, i32 noundef %div174.i) #7
  %extract.t124 = trunc i64 %a.0 to i32
  br i1 %cmp, label %if.then21, label %if.end.if.end36_crit_edge

if.end.if.end36_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end36

if.then21:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %sub22 = add nsw i32 %cond, -32
  %sh_prom = zext i32 %sub22 to i64
  %shl = shl i64 %a.0, %sh_prom
  %26 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %regmap, align 4
  %28 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %add.ptr, align 4
  %30 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %regs, align 4
  %arrayidx31 = getelementptr i8, ptr %31, i32 3
  %32 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx31, align 1
  %conv32 = zext i8 %33 to i32
  %add33 = add i32 %29, %conv32
  %shr = lshr i64 %shl, 32
  %conv34 = trunc i64 %shr to i32
  %call35 = tail call i32 @regmap_write(ptr noundef %27, i32 noundef %add33, i32 noundef %conv34) #7
  %extract.t = trunc i64 %shl to i32
  br label %if.end36

if.end36:                                         ; preds = %if.then21, %if.end.if.end36_crit_edge
  %a.1.off0 = phi i32 [ %extract.t, %if.then21 ], [ %extract.t124, %if.end.if.end36_crit_edge ]
  %34 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %regmap, align 4
  %36 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %add.ptr, align 4
  %38 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %regs, align 4
  %arrayidx41 = getelementptr i8, ptr %39, i32 2
  %40 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %arrayidx41, align 1
  %conv42 = zext i8 %41 to i32
  %add43 = add i32 %37, %conv42
  %call45 = tail call i32 @regmap_write(ptr noundef %35, i32 noundef %add43, i32 noundef %a.1.off0) #7
  br i1 %tobool9.not, label %if.end36.if.end57_crit_edge, label %if.then47

if.end36.if.end57_crit_edge:                      ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end57

if.then47:                                        ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %regmap, align 4
  %44 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %add.ptr, align 4
  %46 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %regs, align 4
  %arrayidx52 = getelementptr i8, ptr %47, i32 4
  %48 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %arrayidx52, align 1
  %conv53 = zext i8 %49 to i32
  %add54 = add i32 %45, %conv53
  %val = getelementptr inbounds %struct.pll_vco, ptr %retval.0.i100, i32 0, i32 2
  %50 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %val, align 4
  %shl55 = shl i32 %51, 20
  %call.i = tail call i32 @regmap_update_bits_base(ptr noundef %43, i32 noundef %add54, i32 noundef 3145728, i32 noundef %shl55, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %if.end57

if.end57:                                         ; preds = %if.then47, %if.end36.if.end57_crit_edge
  %52 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %regmap, align 4
  %54 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %add.ptr, align 4
  %56 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %regs, align 4
  %arrayidx62 = getelementptr i8, ptr %57, i32 4
  %58 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load1_noabort(i32 %58)
  %59 = load i8, ptr %arrayidx62, align 1
  %conv63 = zext i8 %59 to i32
  %add64 = add i32 %55, %conv63
  %call.i101 = tail call i32 @regmap_update_bits_base(ptr noundef %53, i32 noundef %add64, i32 noundef 16777216, i32 noundef 16777216, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  %call.i102 = tail call i32 %is_enabled(ptr noundef %hw) #7, !callees !182
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i102)
  %tobool.not.i103 = icmp eq i32 %call.i102, 0
  br i1 %tobool.not.i103, label %if.end57.cleanup_crit_edge, label %lor.lhs.false.i

if.end57.cleanup_crit_edge:                       ; preds = %if.end57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

lor.lhs.false.i:                                  ; preds = %if.end57
  %flags.i = getelementptr i8, ptr %hw, i32 -4
  %60 = ptrtoint ptr %flags.i to i32
  call void @__asan_load1_noabort(i32 %60)
  %61 = load i8, ptr %flags.i, align 4
  %62 = and i8 %61, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %62)
  %tobool1.not.i = icmp eq i8 %62, 0
  br i1 %tobool1.not.i, label %lor.lhs.false.i.cleanup_crit_edge, label %if.end.i

lor.lhs.false.i.cleanup_crit_edge:                ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end.i:                                         ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #9
  %call2.i = tail call fastcc i32 @__clk_alpha_pll_update_latch(ptr noundef %add.ptr) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end.i, %lor.lhs.false.i.cleanup_crit_edge, %if.end57.cleanup_crit_edge, %do.end
  %retval.0 = phi i32 [ -22, %do.end ], [ %call2.i, %if.end.i ], [ 0, %lor.lhs.false.i.cleanup_crit_edge ], [ 0, %if.end57.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #6

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @__clk_alpha_pll_update_latch(ptr noundef %pll) unnamed_addr #0 align 64 {
entry:
  %mode = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mode) #7
  %0 = ptrtoint ptr %mode to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %mode, align 4, !annotation !171
  %regmap = getelementptr inbounds %struct.clk_alpha_pll, ptr %pll, i32 0, i32 5, i32 1
  %1 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %regmap, align 4
  %3 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %pll, align 4
  %call = call i32 @regmap_read(ptr noundef %2, i32 noundef %4, ptr noundef nonnull %mode) #7
  %5 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regmap, align 4
  %7 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %pll, align 4
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %6, i32 noundef %8, i32 noundef 4194304, i32 noundef 4194304, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %9 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %9(i32 noundef 214748) #7
  %10 = ptrtoint ptr %mode to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %mode, align 4
  %and = and i32 %11, 8388608
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %call6 = call fastcc i32 @wait_for_pll(ptr noundef %pll, i32 noundef 536870912, i1 noundef zeroext false, ptr noundef nonnull @.str.8)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.end, label %if.then.cleanup_crit_edge

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %12 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %regmap, align 4
  %14 = ptrtoint ptr %pll to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %pll, align 4
  %call.i37 = call i32 @regmap_update_bits_base(ptr noundef %13, i32 noundef %15, i32 noundef 4194304, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %if.end18

if.else:                                          ; preds = %entry
  %call14 = call fastcc i32 @wait_for_pll(ptr noundef %pll, i32 noundef 4194304, i1 noundef zeroext true, ptr noundef nonnull @.str.9)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.else.if.end18_crit_edge, label %if.else.cleanup_crit_edge

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.else.if.end18_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end18

if.end18:                                         ; preds = %if.else.if.end18_crit_edge, %if.end
  %call19 = call fastcc i32 @wait_for_pll(ptr noundef %pll, i32 noundef 536870912, i1 noundef zeroext true, ptr noundef nonnull @.str.10)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19)
  %tobool20.not = icmp eq i32 %call19, 0
  br i1 %tobool20.not, label %if.end22, label %if.end18.cleanup_crit_edge

if.end18.cleanup_crit_edge:                       ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end22:                                         ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %16 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %16(i32 noundef 2147480) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end22, %if.end18.cleanup_crit_edge, %if.else.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end22 ], [ %call6, %if.then.cleanup_crit_edge ], [ %call14, %if.else.cleanup_crit_edge ], [ %call19, %if.end18.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mode) #7
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @divider_round_rate_parent(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_hw_get_parent(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_hw_get_flags(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_hw_round_rate(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_hw_get_rate(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @__alpha_pll_trion_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %prate, i32 noundef %latch_bit, i32 noundef %latch_ack) unnamed_addr #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -20
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %val, align 4, !annotation !171
  %regs = getelementptr i8, ptr %hw, i32 -16
  %div174.i = udiv i32 %rate, %prate
  %1 = mul i32 %div174.i, %prate
  %rem172.i.decomposed = sub i32 %rate, %1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem172.i.decomposed)
  %tobool184.not.i100 = icmp eq i32 %rem172.i.decomposed, 0
  br i1 %tobool184.not.i100, label %entry.alpha_pll_round_rate.exit_crit_edge, label %if.else395.i

entry.alpha_pll_round_rate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %alpha_pll_round_rate.exit

if.else395.i:                                     ; preds = %entry
  %2 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %3, i32 3
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %5 to i32
  %arrayidx3 = getelementptr i8, ptr %3, i32 2
  %6 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %7 to i32
  %sub = sub nsw i32 %conv, %conv4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp = icmp eq i32 %sub, 4
  %conv182.i106 = zext i32 %rem172.i.decomposed to i64
  %8 = select i1 %cmp, i32 32, i32 16
  %sh_prom194.i107 = zext i32 %8 to i64
  %shl195.i108 = shl nuw i64 %conv182.i106, %sh_prom194.i107
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %shl195.i108)
  %cmp397.i = icmp ult i64 %shl195.i108, 4294967296
  br i1 %cmp397.i, label %if.then405.i, label %if.else411.i, !prof !175

if.then405.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %conv406.i = trunc i64 %shl195.i108 to i32
  %conv406.i.frozen = freeze i32 %conv406.i
  %div409.i = udiv i32 %conv406.i.frozen, %prate
  %9 = mul i32 %div409.i, %prate
  %rem407.i.decomposed = sub i32 %conv406.i.frozen, %9
  %conv410.i = zext i32 %div409.i to i64
  br label %if.end415.i

if.else411.i:                                     ; preds = %if.else395.i
  call void @__sanitizer_cov_trace_pc() #9
  %10 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %prate, i64 %shl195.i108) #10, !srcloc !176
  %asmresult.i629.i = extractvalue { i64, i64 } %10, 0
  %asmresult1.i630.i = extractvalue { i64, i64 } %10, 1
  %shr.i631.i = lshr i64 %asmresult.i629.i, 32
  %conv.i632.i = trunc i64 %shr.i631.i to i32
  br label %if.end415.i

if.end415.i:                                      ; preds = %if.else411.i, %if.then405.i
  %quotient.1.i = phi i64 [ %conv410.i, %if.then405.i ], [ %asmresult1.i630.i, %if.else411.i ]
  %__rem197.0.i = phi i32 [ %rem407.i.decomposed, %if.then405.i ], [ %conv.i632.i, %if.else411.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__rem197.0.i)
  %tobool418.not.i = icmp ne i32 %__rem197.0.i, 0
  %inc.i = zext i1 %tobool418.not.i to i64
  %spec.select.i = add i64 %quotient.1.i, %inc.i
  %conv421.i = zext i32 %prate to i64
  %conv1.i.i = and i64 %spec.select.i, 4294967295
  %mul2.i.i = mul nuw i64 %conv1.i.i, %conv421.i
  %conv.i633.i = zext i32 %div174.i to i64
  %mul.i.i = mul nuw i64 %conv.i633.i, %conv421.i
  %shr.i634.i = lshr i64 %mul2.i.i, %sh_prom194.i107
  %add.i.i = add i64 %shr.i634.i, %mul.i.i
  %conv4.i.i = trunc i64 %add.i.i to i32
  %extract.t = trunc i64 %spec.select.i to i32
  br label %alpha_pll_round_rate.exit

alpha_pll_round_rate.exit:                        ; preds = %if.end415.i, %entry.alpha_pll_round_rate.exit_crit_edge
  %a.0.off0 = phi i32 [ %extract.t, %if.end415.i ], [ 0, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %retval.0.i = phi i32 [ %conv4.i.i, %if.end415.i ], [ %rate, %entry.alpha_pll_round_rate.exit_crit_edge ]
  %add.i92 = add i32 %rate, 500
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i92, i32 %retval.0.i)
  %cmp.i93 = icmp ult i32 %add.i92, %retval.0.i
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i, i32 %rate)
  %cmp1.i = icmp ult i32 %retval.0.i, %rate
  %or.cond.i = or i1 %cmp1.i, %cmp.i93
  br i1 %or.cond.i, label %alpha_pll_check_rate_margin.exit.thread, label %if.end

alpha_pll_check_rate_margin.exit.thread:          ; preds = %alpha_pll_round_rate.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = tail call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call2.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.19, ptr noundef %call.i, i32 noundef %retval.0.i, i32 noundef %rate, i32 noundef %add.i92) #11
  br label %cleanup

if.end:                                           ; preds = %alpha_pll_round_rate.exit
  %regmap = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %11 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %regmap, align 4
  %13 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %add.ptr, align 4
  %15 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %regs, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %16, align 1
  %conv14 = zext i8 %18 to i32
  %add15 = add i32 %14, %conv14
  %call16 = tail call i32 @regmap_write(ptr noundef %12, i32 noundef %add15, i32 noundef %div174.i) #7
  %19 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %regmap, align 4
  %21 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %add.ptr, align 4
  %23 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %regs, align 4
  %arrayidx21 = getelementptr i8, ptr %24, i32 2
  %25 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %arrayidx21, align 1
  %conv22 = zext i8 %26 to i32
  %add23 = add i32 %22, %conv22
  %call25 = tail call i32 @regmap_write(ptr noundef %20, i32 noundef %add23, i32 noundef %a.0.off0) #7
  %27 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %regmap, align 4
  %29 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %add.ptr, align 4
  %call.i95 = tail call i32 @regmap_update_bits_base(ptr noundef %28, i32 noundef %30, i32 noundef %latch_bit, i32 noundef %latch_bit, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i95)
  %tobool.not = icmp eq i32 %call.i95, 0
  br i1 %tobool.not, label %if.end32, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end32:                                         ; preds = %if.end
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %31 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %31(i32 noundef 214748) #7
  %32 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %regmap, align 4
  %34 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %add.ptr, align 4
  %call37 = call i32 @regmap_read(ptr noundef %33, i32 noundef %35, ptr noundef nonnull %val) #7
  %36 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %val, align 4
  %and = and i32 %37, %latch_ack
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool38.not = icmp eq i32 %and, 0
  br i1 %tobool38.not, label %do.end, label %if.end42

do.end:                                           ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #9
  %call41 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.21) #11
  br label %cleanup

if.end42:                                         ; preds = %if.end32
  %38 = ptrtoint ptr %regmap to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %regmap, align 4
  %40 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %add.ptr, align 4
  %call.i96 = call i32 @regmap_update_bits_base(ptr noundef %39, i32 noundef %41, i32 noundef %latch_bit, i32 noundef 0, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i96)
  %tobool48.not = icmp eq i32 %call.i96, 0
  br i1 %tobool48.not, label %if.end50, label %if.end42.cleanup_crit_edge

if.end42.cleanup_crit_edge:                       ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end50:                                         ; preds = %if.end42
  %call51 = call zeroext i1 @clk_hw_is_enabled(ptr noundef %hw) #7
  br i1 %call51, label %if.then52, label %if.end50.if.end57_crit_edge

if.end50.if.end57_crit_edge:                      ; preds = %if.end50
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end57

if.then52:                                        ; preds = %if.end50
  %call53 = call fastcc i32 @wait_for_pll(ptr noundef %add.ptr, i32 noundef -2147483648, i1 noundef zeroext false, ptr noundef nonnull @.str.4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call53)
  %tobool54.not = icmp eq i32 %call53, 0
  br i1 %tobool54.not, label %if.then52.if.end57_crit_edge, label %if.then52.cleanup_crit_edge

if.then52.cleanup_crit_edge:                      ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.then52.if.end57_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end57

if.end57:                                         ; preds = %if.then52.if.end57_crit_edge, %if.end50.if.end57_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %42 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %42(i32 noundef 21474800) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end57, %if.then52.cleanup_crit_edge, %if.end42.cleanup_crit_edge, %do.end, %if.end.cleanup_crit_edge, %alpha_pll_check_rate_margin.exit.thread
  %retval.0 = phi i32 [ 0, %if.end57 ], [ -22, %do.end ], [ %call.i95, %if.end.cleanup_crit_edge ], [ %call.i96, %if.end42.cleanup_crit_edge ], [ %call53, %if.then52.cleanup_crit_edge ], [ -22, %alpha_pll_check_rate_margin.exit.thread ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @clk_hw_is_enabled(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @__clk_lucid_pll_postdiv_set_rate(ptr noundef %hw, i32 noundef %rate, i32 noundef %parent_rate, i32 noundef %enable_vote_run) unnamed_addr #0 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %hw, i32 -12
  %regmap1 = getelementptr inbounds %struct.clk_regmap, ptr %hw, i32 0, i32 1
  %0 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %regmap1, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #7
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4, !annotation !171
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %add.ptr, align 4
  %regs = getelementptr i8, ptr %hw, i32 -4
  %5 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %regs, align 4
  %arrayidx = getelementptr i8, ptr %6, i32 4
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %add = add i32 %4, %conv
  %call2 = call i32 @regmap_read(ptr noundef %1, i32 noundef %add, ptr noundef nonnull %val) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %9 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %val, align 4
  %and = and i32 %10, %enable_vote_run
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.end5, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %post_div_table = getelementptr i8, ptr %hw, i32 32
  %11 = ptrtoint ptr %post_div_table to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %post_div_table, align 4
  %tobool6.not = icmp eq ptr %12, null
  br i1 %tobool6.not, label %do.end, label %if.end13

do.end:                                           ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  %call11 = call ptr @clk_hw_get_name(ptr noundef %hw) #7
  %call12 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.23, ptr noundef %call11) #11
  br label %cleanup

if.end13:                                         ; preds = %if.end5
  %conv14 = zext i32 %parent_rate to i64
  %conv15 = zext i32 %rate to i64
  %add16 = add nsw i64 %conv15, -1
  %sub = add nsw i64 %add16, %conv14
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %sub)
  %cmp191 = icmp ult i64 %sub, 4294967296
  br i1 %cmp191, label %if.then195, label %if.else201, !prof !175

if.then195:                                       ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  %conv196 = trunc i64 %sub to i32
  %div199 = udiv i32 %conv196, %rate
  br label %if.end205

if.else201:                                       ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  %13 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %rate, i64 %sub) #10, !srcloc !176
  %asmresult1.i = extractvalue { i64, i64 } %13, 1
  %extract.t374 = trunc i64 %asmresult1.i to i32
  br label %if.end205

if.end205:                                        ; preds = %if.else201, %if.then195
  %_tmp.0.off0 = phi i32 [ %div199, %if.then195 ], [ %extract.t374, %if.else201 ]
  %num_post_div = getelementptr i8, ptr %hw, i32 36
  %14 = ptrtoint ptr %num_post_div to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %num_post_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp209377.not = icmp eq i32 %15, 0
  br i1 %cmp209377.not, label %if.end205.for.end_crit_edge, label %if.end205.for.body_crit_edge

if.end205.for.body_crit_edge:                     ; preds = %if.end205
  br label %for.body

if.end205.for.end_crit_edge:                      ; preds = %if.end205
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end205.for.body_crit_edge
  %i.0378 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.end205.for.body_crit_edge ]
  %div213 = getelementptr %struct.clk_div_table, ptr %12, i32 %i.0378, i32 1
  %16 = ptrtoint ptr %div213 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %div213, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %_tmp.0.off0)
  %cmp214 = icmp eq i32 %17, %_tmp.0.off0
  br i1 %cmp214, label %if.then216, label %for.inc

if.then216:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx212 = getelementptr %struct.clk_div_table, ptr %12, i32 %i.0378
  %18 = ptrtoint ptr %arrayidx212 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx212, align 4
  %20 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %val, align 4
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0378, 1
  %exitcond.not = icmp eq i32 %inc, %15
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then216, %if.end205.for.end_crit_edge
  %post_div_shift = getelementptr i8, ptr %hw, i32 28
  %21 = ptrtoint ptr %post_div_shift to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %post_div_shift, align 4
  %shl221.neg = shl nsw i32 -1, %22
  %width = getelementptr i8, ptr %hw, i32 -8
  %23 = ptrtoint ptr %width to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %width, align 4
  %conv224 = zext i8 %24 to i32
  %25 = add i32 %22, %conv224
  %sub228 = sub i32 32, %25
  %shr229 = lshr i32 -1, %sub228
  %and230 = and i32 %shr229, %shl221.neg
  %26 = ptrtoint ptr %regmap1 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %regmap1, align 4
  %28 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %add.ptr, align 4
  %30 = ptrtoint ptr %regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %regs, align 4
  %arrayidx236 = getelementptr i8, ptr %31, i32 4
  %32 = ptrtoint ptr %arrayidx236 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx236, align 1
  %conv237 = zext i8 %33 to i32
  %add238 = add i32 %29, %conv237
  %34 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %val, align 4
  %shl240 = shl i32 %35, %22
  %call.i = call i32 @regmap_update_bits_base(ptr noundef %27, i32 noundef %add238, i32 noundef %and230, i32 noundef %shl240, ptr noundef null, i1 noundef zeroext false, i1 noundef zeroext false) #7
  br label %cleanup

cleanup:                                          ; preds = %for.end, %do.end, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call.i, %for.end ], [ -22, %do.end ], [ %call2, %entry.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #7
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #5

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #5

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 55)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 55)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #6 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { nounwind readnone }
attributes #11 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !55, !56, !57, !58, !60, !62, !64, !66, !68, !70, !72, !74, !76, !78, !80, !82, !84, !86, !88, !90, !92, !94, !96, !98, !100, !102, !104, !106, !108, !110, !111, !112, !113, !115, !117, !119, !121, !122, !123, !124, !126, !128, !130, !132, !134, !135, !136, !138, !139, !140, !142, !143, !144, !145, !147, !148, !149, !150, !152, !153, !154, !155, !157, !159, !160, !161}
!llvm.module.flags = !{!162, !163, !164, !165, !166, !167, !168, !169}
!llvm.ident = !{!170}

!0 = !{ptr @clk_alpha_pll_regs, !1, !"clk_alpha_pll_regs", i1 false, i1 false}
!1 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 61, i32 10}
!2 = !{ptr @__ksymtab_clk_alpha_pll_regs, !3, !"__ksymtab_clk_alpha_pll_regs", i1 false, i1 false}
!3 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 158, i32 1}
!4 = !{ptr @__ksymtab_clk_alpha_pll_configure, !5, !"__ksymtab_clk_alpha_pll_configure", i1 false, i1 false}
!5 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 312, i32 1}
!6 = !{ptr @clk_alpha_pll_fixed_ops, !7, !"clk_alpha_pll_fixed_ops", i1 false, i1 false}
!7 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 926, i32 22}
!8 = !{ptr @__ksymtab_clk_alpha_pll_fixed_ops, !9, !"__ksymtab_clk_alpha_pll_fixed_ops", i1 false, i1 false}
!9 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 932, i32 1}
!10 = !{ptr @clk_alpha_pll_ops, !11, !"clk_alpha_pll_ops", i1 false, i1 false}
!11 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 934, i32 22}
!12 = !{ptr @__ksymtab_clk_alpha_pll_ops, !13, !"__ksymtab_clk_alpha_pll_ops", i1 false, i1 false}
!13 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 942, i32 1}
!14 = !{ptr @clk_alpha_pll_huayra_ops, !15, !"clk_alpha_pll_huayra_ops", i1 false, i1 false}
!15 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 944, i32 22}
!16 = !{ptr @__ksymtab_clk_alpha_pll_huayra_ops, !17, !"__ksymtab_clk_alpha_pll_huayra_ops", i1 false, i1 false}
!17 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 952, i32 1}
!18 = !{ptr @clk_alpha_pll_hwfsm_ops, !19, !"clk_alpha_pll_hwfsm_ops", i1 false, i1 false}
!19 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 954, i32 22}
!20 = !{ptr @__ksymtab_clk_alpha_pll_hwfsm_ops, !21, !"__ksymtab_clk_alpha_pll_hwfsm_ops", i1 false, i1 false}
!21 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 962, i32 1}
!22 = !{ptr @clk_alpha_pll_fixed_trion_ops, !23, !"clk_alpha_pll_fixed_trion_ops", i1 false, i1 false}
!23 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 964, i32 22}
!24 = !{ptr @__ksymtab_clk_alpha_pll_fixed_trion_ops, !25, !"__ksymtab_clk_alpha_pll_fixed_trion_ops", i1 false, i1 false}
!25 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 971, i32 1}
!26 = !{ptr @clk_alpha_pll_postdiv_ops, !27, !"clk_alpha_pll_postdiv_ops", i1 false, i1 false}
!27 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1052, i32 22}
!28 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_ops, !29, !"__ksymtab_clk_alpha_pll_postdiv_ops", i1 false, i1 false}
!29 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1057, i32 1}
!30 = !{ptr @clk_alpha_pll_postdiv_ro_ops, !31, !"clk_alpha_pll_postdiv_ro_ops", i1 false, i1 false}
!31 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1059, i32 22}
!32 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_ro_ops, !33, !"__ksymtab_clk_alpha_pll_postdiv_ro_ops", i1 false, i1 false}
!33 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1063, i32 1}
!34 = !{ptr @__ksymtab_clk_fabia_pll_configure, !35, !"__ksymtab_clk_fabia_pll_configure", i1 false, i1 false}
!35 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1096, i32 1}
!36 = !{ptr @clk_alpha_pll_fabia_ops, !37, !"clk_alpha_pll_fabia_ops", i1 false, i1 false}
!37 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1291, i32 22}
!38 = !{ptr @__ksymtab_clk_alpha_pll_fabia_ops, !39, !"__ksymtab_clk_alpha_pll_fabia_ops", i1 false, i1 false}
!39 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1300, i32 1}
!40 = !{ptr @clk_alpha_pll_fixed_fabia_ops, !41, !"clk_alpha_pll_fixed_fabia_ops", i1 false, i1 false}
!41 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1302, i32 22}
!42 = !{ptr @__ksymtab_clk_alpha_pll_fixed_fabia_ops, !43, !"__ksymtab_clk_alpha_pll_fixed_fabia_ops", i1 false, i1 false}
!43 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1309, i32 1}
!44 = !{ptr @clk_alpha_pll_postdiv_trion_ops, !45, !"clk_alpha_pll_postdiv_trion_ops", i1 false, i1 false}
!45 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1388, i32 22}
!46 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_trion_ops, !47, !"__ksymtab_clk_alpha_pll_postdiv_trion_ops", i1 false, i1 false}
!47 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1393, i32 1}
!48 = !{ptr @clk_alpha_pll_postdiv_fabia_ops, !49, !"clk_alpha_pll_postdiv_fabia_ops", i1 false, i1 false}
!49 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1434, i32 22}
!50 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_fabia_ops, !51, !"__ksymtab_clk_alpha_pll_postdiv_fabia_ops", i1 false, i1 false}
!51 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1439, i32 1}
!52 = !{ptr @.str, !53, !"<string literal>", i1 false, i1 false}
!53 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1456, i32 3}
!54 = !{ptr @.str.1, !53, !"<string literal>", i1 false, i1 false}
!55 = !{ptr @.str.2, !53, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @.str.3, !53, !"<string literal>", i1 false, i1 false}
!57 = !{ptr @clk_trion_pll_configure.__UNIQUE_ID_ddebug162, !53, !"__UNIQUE_ID_ddebug162", i1 false, i1 false}
!58 = !{ptr @__ksymtab_clk_trion_pll_configure, !59, !"__ksymtab_clk_trion_pll_configure", i1 false, i1 false}
!59 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1494, i32 1}
!60 = !{ptr @clk_alpha_pll_trion_ops, !61, !"clk_alpha_pll_trion_ops", i1 false, i1 false}
!61 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1582, i32 22}
!62 = !{ptr @__ksymtab_clk_alpha_pll_trion_ops, !63, !"__ksymtab_clk_alpha_pll_trion_ops", i1 false, i1 false}
!63 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1591, i32 1}
!64 = !{ptr @clk_alpha_pll_lucid_ops, !65, !"clk_alpha_pll_lucid_ops", i1 false, i1 false}
!65 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1593, i32 22}
!66 = !{ptr @__ksymtab_clk_alpha_pll_lucid_ops, !67, !"__ksymtab_clk_alpha_pll_lucid_ops", i1 false, i1 false}
!67 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1602, i32 1}
!68 = !{ptr @clk_alpha_pll_postdiv_lucid_ops, !69, !"clk_alpha_pll_postdiv_lucid_ops", i1 false, i1 false}
!69 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1604, i32 22}
!70 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_ops, !71, !"__ksymtab_clk_alpha_pll_postdiv_lucid_ops", i1 false, i1 false}
!71 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1609, i32 1}
!72 = !{ptr @__ksymtab_clk_agera_pll_configure, !73, !"__ksymtab_clk_agera_pll_configure", i1 false, i1 false}
!73 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1627, i32 1}
!74 = !{ptr @clk_alpha_pll_agera_ops, !75, !"clk_alpha_pll_agera_ops", i1 false, i1 false}
!75 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1653, i32 22}
!76 = !{ptr @__ksymtab_clk_alpha_pll_agera_ops, !77, !"__ksymtab_clk_alpha_pll_agera_ops", i1 false, i1 false}
!77 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1661, i32 1}
!78 = !{ptr @clk_alpha_pll_lucid_5lpe_ops, !79, !"clk_alpha_pll_lucid_5lpe_ops", i1 false, i1 false}
!79 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1817, i32 22}
!80 = !{ptr @__ksymtab_clk_alpha_pll_lucid_5lpe_ops, !81, !"__ksymtab_clk_alpha_pll_lucid_5lpe_ops", i1 false, i1 false}
!81 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1826, i32 1}
!82 = !{ptr @clk_alpha_pll_fixed_lucid_5lpe_ops, !83, !"clk_alpha_pll_fixed_lucid_5lpe_ops", i1 false, i1 false}
!83 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1828, i32 22}
!84 = !{ptr @__ksymtab_clk_alpha_pll_fixed_lucid_5lpe_ops, !85, !"__ksymtab_clk_alpha_pll_fixed_lucid_5lpe_ops", i1 false, i1 false}
!85 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1835, i32 1}
!86 = !{ptr @clk_alpha_pll_postdiv_lucid_5lpe_ops, !87, !"clk_alpha_pll_postdiv_lucid_5lpe_ops", i1 false, i1 false}
!87 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1837, i32 22}
!88 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_5lpe_ops, !89, !"__ksymtab_clk_alpha_pll_postdiv_lucid_5lpe_ops", i1 false, i1 false}
!89 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1842, i32 1}
!90 = !{ptr @__ksymtab_clk_zonda_pll_configure, !91, !"__ksymtab_clk_zonda_pll_configure", i1 false, i1 false}
!91 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1870, i32 1}
!92 = !{ptr @clk_alpha_pll_zonda_ops, !93, !"clk_alpha_pll_zonda_ops", i1 false, i1 false}
!93 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1987, i32 22}
!94 = !{ptr @__ksymtab_clk_alpha_pll_zonda_ops, !95, !"__ksymtab_clk_alpha_pll_zonda_ops", i1 false, i1 false}
!95 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1995, i32 1}
!96 = !{ptr @clk_alpha_pll_fixed_lucid_evo_ops, !97, !"clk_alpha_pll_fixed_lucid_evo_ops", i1 false, i1 false}
!97 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 2102, i32 22}
!98 = !{ptr @__ksymtab_clk_alpha_pll_fixed_lucid_evo_ops, !99, !"__ksymtab_clk_alpha_pll_fixed_lucid_evo_ops", i1 false, i1 false}
!99 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 2109, i32 1}
!100 = !{ptr @clk_alpha_pll_postdiv_lucid_evo_ops, !101, !"clk_alpha_pll_postdiv_lucid_evo_ops", i1 false, i1 false}
!101 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 2111, i32 22}
!102 = !{ptr @__ksymtab_clk_alpha_pll_postdiv_lucid_evo_ops, !103, !"__ksymtab_clk_alpha_pll_postdiv_lucid_evo_ops", i1 false, i1 false}
!103 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 2116, i32 1}
!104 = !{ptr @.str.4, !105, !"<string literal>", i1 false, i1 false}
!105 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 408, i32 10}
!106 = !{ptr @.str.5, !107, !"<string literal>", i1 false, i1 false}
!107 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 238, i32 2}
!108 = !{ptr @.str.6, !109, !"<string literal>", i1 false, i1 false}
!109 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 612, i32 3}
!110 = !{ptr @.str.7, !109, !"<string literal>", i1 false, i1 false}
!111 = !{ptr @__clk_alpha_pll_set_rate._entry, !109, !"_entry", i1 false, i1 false}
!112 = !{ptr @__clk_alpha_pll_set_rate._entry_ptr, !109, !"_entry_ptr", i1 false, i1 false}
!113 = !{ptr @.str.8, !114, !"<string literal>", i1 false, i1 false}
!114 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 569, i32 9}
!115 = !{ptr @.str.9, !116, !"<string literal>", i1 false, i1 false}
!116 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 575, i32 9}
!117 = !{ptr @.str.10, !118, !"<string literal>", i1 false, i1 false}
!118 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 580, i32 8}
!119 = !{ptr @.str.11, !120, !"<string literal>", i1 false, i1 false}
!120 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 791, i32 4}
!121 = !{ptr @.str.12, !120, !"<string literal>", i1 false, i1 false}
!122 = !{ptr @alpha_pll_huayra_set_rate._entry, !120, !"_entry", i1 false, i1 false}
!123 = !{ptr @alpha_pll_huayra_set_rate._entry_ptr, !120, !"_entry_ptr", i1 false, i1 false}
!124 = !{ptr @.str.13, !125, !"<string literal>", i1 false, i1 false}
!125 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 355, i32 9}
!126 = !{ptr @.str.14, !127, !"<string literal>", i1 false, i1 false}
!127 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 366, i32 2}
!128 = !{ptr @clk_alpha_2bit_div_table, !129, !"clk_alpha_2bit_div_table", i1 false, i1 false}
!129 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 996, i32 35}
!130 = !{ptr @clk_alpha_div_table, !131, !"clk_alpha_div_table", i1 false, i1 false}
!131 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 987, i32 35}
!132 = !{ptr @.str.15, !133, !"<string literal>", i1 false, i1 false}
!133 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1258, i32 3}
!134 = !{ptr @alpha_pll_fabia_prepare._entry, !133, !"_entry", i1 false, i1 false}
!135 = !{ptr @alpha_pll_fabia_prepare._entry_ptr, !133, !"_entry_ptr", i1 false, i1 false}
!136 = !{ptr @.str.17, !137, !"<string literal>", i1 false, i1 false}
!137 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1282, i32 3}
!138 = !{ptr @alpha_pll_fabia_prepare._entry.16, !137, !"_entry", i1 false, i1 false}
!139 = !{ptr @alpha_pll_fabia_prepare._entry_ptr.18, !137, !"_entry_ptr", i1 false, i1 false}
!140 = !{ptr @.str.19, !141, !"<string literal>", i1 false, i1 false}
!141 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1207, i32 3}
!142 = !{ptr @.str.20, !141, !"<string literal>", i1 false, i1 false}
!143 = !{ptr @alpha_pll_check_rate_margin._entry, !141, !"_entry", i1 false, i1 false}
!144 = !{ptr @alpha_pll_check_rate_margin._entry_ptr, !141, !"_entry_ptr", i1 false, i1 false}
!145 = !{ptr @.str.21, !146, !"<string literal>", i1 false, i1 false}
!146 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1556, i32 3}
!147 = !{ptr @.str.22, !146, !"<string literal>", i1 false, i1 false}
!148 = !{ptr @__alpha_pll_trion_set_rate._entry, !146, !"_entry", i1 false, i1 false}
!149 = !{ptr @__alpha_pll_trion_set_rate._entry_ptr, !146, !"_entry_ptr", i1 false, i1 false}
!150 = !{ptr @.str.23, !151, !"<string literal>", i1 false, i1 false}
!151 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1793, i32 3}
!152 = !{ptr @.str.24, !151, !"<string literal>", i1 false, i1 false}
!153 = !{ptr @__clk_lucid_pll_postdiv_set_rate._entry, !151, !"_entry", i1 false, i1 false}
!154 = !{ptr @__clk_lucid_pll_postdiv_set_rate._entry_ptr, !151, !"_entry_ptr", i1 false, i1 false}
!155 = !{ptr @.str.25, !156, !"<string literal>", i1 false, i1 false}
!156 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 1907, i32 9}
!157 = !{ptr @.str.26, !158, !"<string literal>", i1 false, i1 false}
!158 = !{!"../drivers/clk/qcom/clk-alpha-pll.c", i32 2021, i32 3}
!159 = !{ptr @.str.27, !158, !"<string literal>", i1 false, i1 false}
!160 = !{ptr @alpha_pll_lucid_evo_enable._entry, !158, !"_entry", i1 false, i1 false}
!161 = !{ptr @alpha_pll_lucid_evo_enable._entry_ptr, !158, !"_entry_ptr", i1 false, i1 false}
!162 = !{i32 1, !"wchar_size", i32 2}
!163 = !{i32 1, !"min_enum_size", i32 4}
!164 = !{i32 8, !"branch-target-enforcement", i32 0}
!165 = !{i32 8, !"sign-return-address", i32 0}
!166 = !{i32 8, !"sign-return-address-all", i32 0}
!167 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!168 = !{i32 7, !"uwtable", i32 1}
!169 = !{i32 7, !"frame-pointer", i32 2}
!170 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!171 = !{!"auto-init"}
!172 = !{i64 2152262587}
!173 = !{i64 2152263775}
!174 = !{i64 2152265551}
!175 = !{!"branch_weights", i32 2000, i32 1}
!176 = !{i64 2148656019, i64 2148656299, i64 2148656633, i64 2148656967}
!177 = !{i64 2152329168}
!178 = !{i64 2152256505}
!179 = !{i32 0, i32 33}
!180 = !{i64 2148747300, i64 2148747305, i64 2148747318, i64 2148747362, i64 2148747396, i64 2148747417}
!181 = !{i64 2152486891}
!182 = !{ptr @clk_alpha_pll_hwfsm_is_enabled, ptr @clk_alpha_pll_is_enabled}
