VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 100000 100000 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 40090 40600 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 40090 42000 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 40090 43400 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 40090 44800 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 40090 46200 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 40090 47600 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 40090 49000 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 40090 50400 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 40090 51800 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 40090 53200 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 40090 54600 N DO 104 BY 1 STEP 190 0 ;
ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 40090 56000 FS DO 104 BY 1 STEP 190 0 ;
ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 40090 57400 N DO 104 BY 1 STEP 190 0 ;
COMPONENTS 13 ;
    - i1 BUF_X1 + PLACED ( 40850 43400 ) N ;
    - i2 BUF_X1 + PLACED ( 41420 43400 ) N ;
    - i3 BUF_X1 + PLACED ( 43320 42000 ) FS ;
    - i4 BUF_X1 + PLACED ( 40090 44800 ) FS ;
    - i5 BUF_X1 + PLACED ( 41990 43400 ) N ;
    - i6 BUF_X1 + PLACED ( 40660 44800 ) FS ;
    - i7 BUF_X1 + PLACED ( 43890 42000 ) FS ;
    - i8 BUF_X1 + PLACED ( 42560 43400 ) N ;
    - r1 DFF_X1 + PLACED ( 40090 40600 ) N ;
    - r2 DFF_X1 + PLACED ( 40090 42000 ) FS ;
    - r3 DFF_X1 + PLACED ( 43320 40600 ) N ;
    - u1 BUF_X1 + PLACED ( 41230 44800 ) FS ;
    - u2 AND2_X1 + PLACED ( 40090 43400 ) N ;
END COMPONENTS
PINS 4 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( 0 0 ) ( 0 0 )
        + FIXED ( 40000 0 ) N ;
    - in1 + NET in1 + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( 0 0 ) ( 0 0 )
        + FIXED ( 30000 0 ) N ;
    - in2 + NET in2 + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( 0 0 ) ( 0 0 )
        + FIXED ( 20000 0 ) N ;
    - out + NET out + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( 0 0 ) ( 0 0 )
        + FIXED ( 0 0 ) N ;
END PINS
NETS 16 ;
    - clk ( PIN clk ) ( i1 A ) + USE SIGNAL ;
    - i1z ( i1 Z ) ( i2 A ) ( r1 CK ) + USE SIGNAL ;
    - i2z ( i2 Z ) ( i3 A ) + USE SIGNAL ;
    - i3z ( i3 Z ) ( i4 A ) + USE SIGNAL ;
    - i4z ( i4 Z ) ( i5 A ) ( r2 CK ) + USE SIGNAL ;
    - i5z ( i5 Z ) ( i6 A ) + USE SIGNAL ;
    - i6z ( i6 Z ) ( i7 A ) + USE SIGNAL ;
    - i7z ( i7 Z ) ( i8 A ) + USE SIGNAL ;
    - i8z ( i8 Z ) ( r3 CK ) + USE SIGNAL ;
    - in1 ( PIN in1 ) ( r1 D ) + USE SIGNAL ;
    - in2 ( PIN in2 ) ( r2 D ) + USE SIGNAL ;
    - out ( PIN out ) ( r3 Q ) + USE SIGNAL ;
    - r1q ( r1 Q ) ( u2 A1 ) + USE SIGNAL ;
    - r2q ( r2 Q ) ( u1 A ) + USE SIGNAL ;
    - u1z ( u1 Z ) ( u2 A2 ) + USE SIGNAL ;
    - u2z ( u2 ZN ) ( r3 D ) + USE SIGNAL ;
END NETS
END DESIGN
