Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 09:07:15 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-14  Critical Warning  LUT on the clock tree                                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
TIMING-16  Warning           Large setup violation                                             33          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (512)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: main_i/mmu_0/U0/cpu_lock_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (512)
--------------------------------
 There are 512 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.810      -55.290                     78                 1495        0.197        0.000                      0                 1495        3.000        0.000                       0                   520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk100mhz_in                    {0.000 5.000}      10.000          100.000         
  clk100mhz_main_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk200mhz_main_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_main_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk100mhz_main_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clk200mhz_main_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_main_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz_in                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0          0.649        0.000                      0                  810        0.280        0.000                      0                  810        9.500        0.000                       0                   469  
  clk200mhz_main_clk_wiz_0_0          8.262        0.000                      0                    2        0.327        0.000                      0                    2        4.500        0.000                       0                    47  
  clkfbout_main_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0_1        0.651        0.000                      0                  810        0.280        0.000                      0                  810        9.500        0.000                       0                   469  
  clk200mhz_main_clk_wiz_0_0_1        8.263        0.000                      0                    2        0.327        0.000                      0                    2        4.500        0.000                       0                    47  
  clkfbout_main_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk200mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0         -1.810      -48.954                     47                   64        4.932        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0          0.649        0.000                      0                  810        0.197        0.000                      0                  810  
clk200mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0         -1.810      -48.954                     47                   64        4.932        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0         -0.699       -6.336                     31                  685        3.969        0.000                      0                  685  
clk100mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0         -0.697       -6.274                     31                  685        3.971        0.000                      0                  685  
clk200mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0          8.262        0.000                      0                    2        0.252        0.000                      0                    2  
clk100mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0_1        0.649        0.000                      0                  810        0.197        0.000                      0                  810  
clk200mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0_1       -1.808      -48.859                     47                   64        4.934        0.000                      0                   64  
clk200mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0_1       -1.808      -48.859                     47                   64        4.934        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0_1       -0.699       -6.336                     31                  685        3.969        0.000                      0                  685  
clk200mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0_1        8.262        0.000                      0                    2        0.252        0.000                      0                    2  
clk100mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0_1       -0.697       -6.274                     31                  685        3.971        0.000                      0                  685  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk100mhz_main_clk_wiz_0_0                                  
(none)                        clk100mhz_main_clk_wiz_0_0_1                                
(none)                        clkfbout_main_clk_wiz_0_0                                   
(none)                        clkfbout_main_clk_wiz_0_0_1                                 
(none)                                                      clk100mhz_main_clk_wiz_0_0    
(none)                                                      clk100mhz_main_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_in
  To Clock:  clk100mhz_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.828ns (11.816%)  route 6.179ns (88.184%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.067ns = ( 10.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.549     9.724    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.848 r  main_i/Pipelining_Controller_0/U0/rf_forward[2]_i_1/O
                         net (fo=1, routed)           0.000     9.848    main_i/Pipelining_Controller_0/U0/input_forward[2]
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.934    10.067    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/C
                         clock pessimism              0.485    10.552    
                         clock uncertainty           -0.084    10.468    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029    10.497    main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.828ns (12.047%)  route 6.045ns (87.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 10.192 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.415     9.591    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_1/O
                         net (fo=1, routed)           0.000     9.715    main_i/Pipelining_Controller_0/U0/input_forward[3]
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.059    10.192    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/C
                         clock pessimism              0.485    10.677    
                         clock uncertainty           -0.084    10.593    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.029    10.622    main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.328ns (29.423%)  route 5.584ns (70.577%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 10.220 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.438 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.819     8.257    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.327     8.584 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.469     9.053    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.332     9.385 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.385    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.087    10.220    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485    10.705    
                         clock uncertainty           -0.084    10.621    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.029    10.650    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.422ns (30.901%)  route 5.416ns (69.099%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.801     8.336    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.319     8.984    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.327     9.311 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     9.311    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.077    10.891    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.506ns (32.755%)  route 5.145ns (67.245%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.058    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.296     8.354 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.438     8.792    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.332     9.124 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     9.124    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.081    10.895    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.075ns (27.908%)  route 5.360ns (72.092%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.421 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.661     8.082    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.299     8.381 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.403     8.784    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.908 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.908    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.029    10.702    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.173ns (29.993%)  route 5.072ns (70.007%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.512 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.625     8.137    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.306     8.443 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.151     8.594    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.718    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.031    10.704    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.772ns (23.989%)  route 5.615ns (76.011%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.115 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[2]
                         net (fo=1, routed)           0.848     7.963    main_i/CU_JumpController_0/U0/relative_jump_destination[2]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.302     8.265 r  main_i/CU_JumpController_0/U0/PC_Next[2]_INST_0/O
                         net (fo=1, routed)           0.470     8.736    main_i/ProgramCounter_0/U0/Din[2]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  main_i/ProgramCounter_0/U0/InstrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.860    main_i/ProgramCounter_0/U0/p_0_in[2]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077    10.906    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.068ns (28.309%)  route 5.237ns (71.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.175 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.625     7.800    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.335     8.135 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.316     8.451    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.327     8.778 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.778    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.081    10.910    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.059ns (28.392%)  route 5.193ns (71.608%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.398 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.589     7.987    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.306     8.293 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.308     8.601    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.725 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.725    main_i/ProgramCounter_0/U0/p_0_in[7]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.079    10.908    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  2.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/Q
                         net (fo=1, routed)           0.176     0.471    main_i/Pipelining_WriteBack_0/U0/WriteAddress[1]
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.479     0.000    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C
                         clock pessimism              0.130     0.130    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.060     0.190    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.724%)  route 0.174ns (55.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.047ns = ( 9.953 - 10.000 ) 
    Source Clock Delay      (SCD):    0.170ns = ( 10.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.472    10.170    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141    10.311 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/Q
                         net (fo=1, routed)           0.174    10.486    main_i/Pipelining_Controller_0/U0/write_back_forward[1]
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.432     9.953    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.169    10.122    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.066    10.188    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.188    
                         arrival time                          10.486    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.940%)  route 0.357ns (63.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.063ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/Q
                         net (fo=38, routed)          0.357     0.651    main_i/CU_WriteSelector_0/U0/Write_Sel[0]
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.696 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000     0.696    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.542     0.063    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.177     0.240    
    SLICE_X47Y41         FDCE (Hold_fdce_C_D)         0.092     0.332    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 10.252 - 10.000 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 10.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.644    10.342    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141    10.483 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=5, routed)           0.383    10.866    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.045    10.911 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.911    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.730    10.252    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.177    10.429    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.092    10.521    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.521    
                         arrival time                          10.911    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.709%)  route 0.383ns (67.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.190    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X45Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     0.331 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/Q
                         net (fo=3, routed)           0.383     0.713    main_i/Decoder_0/U0/Instruction[4]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.758 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.758    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.574     0.095    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism              0.177     0.272    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.092     0.364    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.662     0.361    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.502 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/Q
                         net (fo=2, routed)           0.306     0.808    main_i/Pipelining_Controller_0/U0/execution_buffer[8]
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.633     0.154    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/C
                         clock pessimism              0.177     0.331    
    SLICE_X46Y46         FDCE (Hold_fdce_C_D)         0.063     0.394    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.177    10.537    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.121    10.658    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.658    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.177    10.537    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.120    10.657    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.657    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.140%)  route 0.559ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.525     0.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.365 r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/Q
                         net (fo=3, routed)           0.559     0.924    main_i/Pipelining_WriteBack_0/U0/JMP
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.710     0.231    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                         clock pessimism              0.177     0.408    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075     0.483    main_i/Pipelining_WriteBack_0/U0/jmp_s_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.921%)  route 0.347ns (71.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.614     0.312    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     0.453 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/Q
                         net (fo=8, routed)           0.347     0.800    main_i/Pipelining_Controller_0/U0/execution_buffer[12]
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.594     0.115    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/C
                         clock pessimism              0.169     0.284    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.072     0.356    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y48     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.267%)  route 1.113ns (65.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           1.113     7.931    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.055 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     8.055    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.029    16.317    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         16.317    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.450%)  route 0.669ns (53.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.669     7.487    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.611 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     7.611    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    16.319    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  8.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.233     5.671    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.716 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     5.716    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.089     5.298    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     5.390    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -5.390    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.398     5.836    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.881 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     5.881    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.089     5.298    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091     5.389    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -5.389    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200mhz_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  clkfbout_main_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.828ns (11.816%)  route 6.179ns (88.184%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.067ns = ( 10.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.549     9.724    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.848 r  main_i/Pipelining_Controller_0/U0/rf_forward[2]_i_1/O
                         net (fo=1, routed)           0.000     9.848    main_i/Pipelining_Controller_0/U0/input_forward[2]
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.934    10.067    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/C
                         clock pessimism              0.485    10.552    
                         clock uncertainty           -0.082    10.470    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029    10.499    main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.828ns (12.047%)  route 6.045ns (87.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 10.192 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.415     9.591    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_1/O
                         net (fo=1, routed)           0.000     9.715    main_i/Pipelining_Controller_0/U0/input_forward[3]
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.059    10.192    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/C
                         clock pessimism              0.485    10.677    
                         clock uncertainty           -0.082    10.595    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.029    10.624    main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.328ns (29.423%)  route 5.584ns (70.577%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 10.220 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.438 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.819     8.257    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.327     8.584 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.469     9.053    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.332     9.385 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.385    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.087    10.220    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485    10.705    
                         clock uncertainty           -0.082    10.623    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.029    10.652    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.422ns (30.901%)  route 5.416ns (69.099%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.801     8.336    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.319     8.984    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.327     9.311 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     9.311    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.082    10.816    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.077    10.893    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.506ns (32.755%)  route 5.145ns (67.245%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.058    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.296     8.354 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.438     8.792    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.332     9.124 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     9.124    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.082    10.816    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.081    10.897    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.075ns (27.908%)  route 5.360ns (72.092%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.421 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.661     8.082    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.299     8.381 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.403     8.784    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.908 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.908    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.082    10.675    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.029    10.704    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.173ns (29.993%)  route 5.072ns (70.007%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.512 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.625     8.137    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.306     8.443 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.151     8.594    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.718    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.082    10.675    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.031    10.706    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.772ns (23.989%)  route 5.615ns (76.011%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.115 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[2]
                         net (fo=1, routed)           0.848     7.963    main_i/CU_JumpController_0/U0/relative_jump_destination[2]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.302     8.265 r  main_i/CU_JumpController_0/U0/PC_Next[2]_INST_0/O
                         net (fo=1, routed)           0.470     8.736    main_i/ProgramCounter_0/U0/Din[2]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  main_i/ProgramCounter_0/U0/InstrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.860    main_i/ProgramCounter_0/U0/p_0_in[2]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.082    10.831    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077    10.908    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.068ns (28.309%)  route 5.237ns (71.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.175 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.625     7.800    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.335     8.135 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.316     8.451    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.327     8.778 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.778    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.082    10.831    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.081    10.912    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.059ns (28.392%)  route 5.193ns (71.608%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.398 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.589     7.987    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.306     8.293 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.308     8.601    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.725 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.725    main_i/ProgramCounter_0/U0/p_0_in[7]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.082    10.831    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.079    10.910    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/Q
                         net (fo=1, routed)           0.176     0.471    main_i/Pipelining_WriteBack_0/U0/WriteAddress[1]
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.479     0.000    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C
                         clock pessimism              0.130     0.130    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.060     0.190    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.724%)  route 0.174ns (55.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.047ns = ( 9.953 - 10.000 ) 
    Source Clock Delay      (SCD):    0.170ns = ( 10.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.472    10.170    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141    10.311 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/Q
                         net (fo=1, routed)           0.174    10.486    main_i/Pipelining_Controller_0/U0/write_back_forward[1]
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.432     9.953    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.169    10.122    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.066    10.188    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.188    
                         arrival time                          10.486    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.940%)  route 0.357ns (63.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.063ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/Q
                         net (fo=38, routed)          0.357     0.651    main_i/CU_WriteSelector_0/U0/Write_Sel[0]
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.696 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000     0.696    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.542     0.063    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.177     0.240    
    SLICE_X47Y41         FDCE (Hold_fdce_C_D)         0.092     0.332    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 10.252 - 10.000 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 10.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.644    10.342    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141    10.483 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=5, routed)           0.383    10.866    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.045    10.911 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.911    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.730    10.252    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.177    10.429    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.092    10.521    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.521    
                         arrival time                          10.911    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.709%)  route 0.383ns (67.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.190    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X45Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     0.331 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/Q
                         net (fo=3, routed)           0.383     0.713    main_i/Decoder_0/U0/Instruction[4]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.758 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.758    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.574     0.095    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism              0.177     0.272    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.092     0.364    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.662     0.361    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.502 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/Q
                         net (fo=2, routed)           0.306     0.808    main_i/Pipelining_Controller_0/U0/execution_buffer[8]
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.633     0.154    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/C
                         clock pessimism              0.177     0.331    
    SLICE_X46Y46         FDCE (Hold_fdce_C_D)         0.063     0.394    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.177    10.537    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.121    10.658    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.658    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.177    10.537    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.120    10.657    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.657    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.140%)  route 0.559ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.525     0.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.365 r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/Q
                         net (fo=3, routed)           0.559     0.924    main_i/Pipelining_WriteBack_0/U0/JMP
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.710     0.231    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                         clock pessimism              0.177     0.408    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075     0.483    main_i/Pipelining_WriteBack_0/U0/jmp_s_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.921%)  route 0.347ns (71.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.614     0.312    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     0.453 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/Q
                         net (fo=8, routed)           0.347     0.800    main_i/Pipelining_Controller_0/U0/execution_buffer[12]
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.594     0.115    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/C
                         clock pessimism              0.169     0.284    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.072     0.356    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y48     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y49     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y47     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.267%)  route 1.113ns (65.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           1.113     7.931    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.055 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     8.055    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.289    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.029    16.318    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         16.318    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.450%)  route 0.669ns (53.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.669     7.487    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.611 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     7.611    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.289    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    16.320    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  8.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.233     5.671    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.716 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     5.716    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.089     5.298    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     5.390    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -5.390    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.398     5.836    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.881 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     5.881    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.089     5.298    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091     5.389    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -5.389    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200mhz_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y32     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  clkfbout_main_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :           47  Failing Endpoints,  Worst Slack       -1.810ns,  Total Violation      -48.954ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.810ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        5.221ns  (logic 2.950ns (56.504%)  route 2.271ns (43.496%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 20.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 17.500 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.954 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.394    21.348    main_i/CU_WriteSelector_0/U0/lopt_80
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    21.472 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
                         net (fo=1, routed)           0.165    21.637    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.761 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
                         net (fo=1, routed)           0.286    22.047    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.124    22.171 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
                         net (fo=1, routed)           0.426    22.597    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    22.721 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000    22.721    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.502    20.636    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.399    21.036    
                         clock uncertainty           -0.204    20.832    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)        0.079    20.911    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.911    
                         arrival time                         -22.721    
  -------------------------------------------------------------------
                         slack                                 -1.810    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.750ns  (logic 2.702ns (56.881%)  route 2.048ns (43.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.610    21.435    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.559 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp_1/O
                         net (fo=1, routed)           0.439    21.998    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    22.122 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000    22.122    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.451    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.447ns  (logic 2.826ns (63.555%)  route 1.621ns (36.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.448    21.786    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.910 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp_1/O
                         net (fo=1, routed)           0.000    21.910    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.204    20.228    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.032    20.260    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.260    
                         arrival time                         -21.910    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.646ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.442ns  (logic 2.826ns (63.627%)  route 1.616ns (36.373%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.443    21.781    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.905 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp_1/O
                         net (fo=1, routed)           0.000    21.905    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.204    20.228    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.031    20.259    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                         -21.905    
  -------------------------------------------------------------------
                         slack                                 -1.646    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.426ns  (logic 2.826ns (63.853%)  route 1.600ns (36.147%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.018ns = ( 20.018 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.314    21.351    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.475 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28_comp_2/O
                         net (fo=1, routed)           0.290    21.765    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.889 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000    21.889    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.884    20.018    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.399    20.418    
                         clock uncertainty           -0.204    20.214    
    SLICE_X47Y41         FDCE (Setup_fdce_C_D)        0.031    20.245    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.723ns  (logic 2.702ns (57.210%)  route 2.021ns (42.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.310    21.970    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.094 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000    22.094    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.032    20.452    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.718ns  (logic 2.702ns (57.271%)  route 2.016ns (42.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.305    21.965    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.089 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000    22.089    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.451    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.601ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.261ns  (logic 2.702ns (63.415%)  route 1.559ns (36.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.426    21.600    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    21.724 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000    21.724    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.204    20.091    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.032    20.123    main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.123    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -1.601    

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.195ns  (logic 2.702ns (64.414%)  route 1.493ns (35.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.360    21.534    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.658 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000    21.658    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.204    20.091    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.031    20.122    main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.783ns  (logic 2.702ns (56.494%)  route 2.081ns (43.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 20.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 17.320 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.531    17.320    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.774 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.614    21.388    main_i/Pipelining_Forwarder_0/U0/lopt_67
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.512 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.467    21.979    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    22.103 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12_comp/O
                         net (fo=1, routed)           0.000    22.103    main_i/Pipelining_Execution_0/U0/Operand1[5]
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.247    20.382    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                         clock pessimism              0.399    20.781    
                         clock uncertainty           -0.204    20.577    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)        0.032    20.609    main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
  -------------------------------------------------------------------
                         required time                         20.609    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.932ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.817ns  (logic 0.630ns (77.147%)  route 0.187ns (22.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.187     6.309    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.045     6.354 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.354    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.051     0.572    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.127    
                         clock uncertainty            0.204     1.331    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.091     1.422    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.055ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.630ns (66.122%)  route 0.323ns (33.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    0.558ns = ( 5.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.934     5.558    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.143 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.323     6.466    main_i/Pipelining_Controller_0/U0/Instruction[10]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.045     6.511 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     6.511    main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1_n_0
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.085     0.606    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/C
                         clock pessimism              0.555     1.161    
                         clock uncertainty            0.204     1.365    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091     1.456    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           6.511    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.136ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.630ns (60.325%)  route 0.414ns (39.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.414     6.537    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.045     6.582 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.582    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.075     0.597    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.151    
                         clock uncertainty            0.204     1.355    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.091     1.446    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.208ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.282ns  (logic 0.231ns (18.023%)  route 1.051ns (81.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.726     6.164    main_i/CU_WriteSelector_0/U0/lopt_73
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.045     6.209 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_3/O
                         net (fo=2, routed)           0.325     6.534    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_11
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.045     6.579 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000     6.579    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.971     0.492    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.555     1.047    
                         clock uncertainty            0.204     1.251    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.121     1.372    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           6.579    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.285ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.033ns  (logic 0.630ns (60.976%)  route 0.403ns (39.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.439ns = ( 5.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.815     5.439    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.024 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.403     6.427    main_i/Pipelining_Controller_0/U0/Instruction[12]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.045     6.472 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     6.472    main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1_n_0
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.816     0.338    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/C
                         clock pessimism              0.555     0.892    
                         clock uncertainty            0.204     1.096    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.091     1.187    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.305ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.157ns  (logic 0.630ns (54.428%)  route 0.527ns (45.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.390ns = ( 5.390 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.766     5.390    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     5.975 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.527     6.502    main_i/Pipelining_Forwarder_0/U0/lopt
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.045     6.547 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1_comp/O
                         net (fo=1, routed)           0.000     6.547    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.842     0.363    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.204     1.122    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.242    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.231ns (29.585%)  route 0.550ns (70.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.116     6.345    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.390 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     6.390    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.204     0.993    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.085    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           6.390    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.306ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.630ns (58.483%)  route 0.447ns (41.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.907     5.531    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.116 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.447     6.563    main_i/CU_WriteSelector_0/U0/lopt_114
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.045     6.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35_comp/O
                         net (fo=1, routed)           0.000     6.608    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.901     0.423    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.555     0.977    
                         clock uncertainty            0.204     1.181    
    SLICE_X52Y67         FDCE (Hold_fdce_C_D)         0.121     1.302    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           6.608    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.308ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.472%)  route 0.553ns (70.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.119     6.348    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.393 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     6.393    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.204     0.993    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.085    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           6.393    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.313ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.392%)  route 0.644ns (73.608%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=23, routed)          0.488     6.238    main_i/Pipelining_Forwarder_0/U0/lopt_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.045     6.283 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.156     6.439    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.045     6.484 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20_comp/O
                         net (fo=1, routed)           0.000     6.484    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.800     0.322    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.555     0.876    
                         clock uncertainty            0.204     1.080    
    SLICE_X31Y29         FDCE (Hold_fdce_C_D)         0.092     1.172    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  5.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.828ns (11.816%)  route 6.179ns (88.184%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.067ns = ( 10.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.549     9.724    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.848 r  main_i/Pipelining_Controller_0/U0/rf_forward[2]_i_1/O
                         net (fo=1, routed)           0.000     9.848    main_i/Pipelining_Controller_0/U0/input_forward[2]
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.934    10.067    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/C
                         clock pessimism              0.485    10.552    
                         clock uncertainty           -0.084    10.468    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029    10.497    main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.828ns (12.047%)  route 6.045ns (87.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 10.192 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.415     9.591    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_1/O
                         net (fo=1, routed)           0.000     9.715    main_i/Pipelining_Controller_0/U0/input_forward[3]
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.059    10.192    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/C
                         clock pessimism              0.485    10.677    
                         clock uncertainty           -0.084    10.593    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.029    10.622    main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.328ns (29.423%)  route 5.584ns (70.577%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 10.220 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.438 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.819     8.257    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.327     8.584 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.469     9.053    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.332     9.385 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.385    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.087    10.220    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485    10.705    
                         clock uncertainty           -0.084    10.621    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.029    10.650    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.422ns (30.901%)  route 5.416ns (69.099%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.801     8.336    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.319     8.984    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.327     9.311 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     9.311    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.077    10.891    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.506ns (32.755%)  route 5.145ns (67.245%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.058    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.296     8.354 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.438     8.792    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.332     9.124 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     9.124    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.081    10.895    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.075ns (27.908%)  route 5.360ns (72.092%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.421 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.661     8.082    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.299     8.381 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.403     8.784    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.908 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.908    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.029    10.702    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.173ns (29.993%)  route 5.072ns (70.007%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.512 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.625     8.137    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.306     8.443 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.151     8.594    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.718    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.031    10.704    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.772ns (23.989%)  route 5.615ns (76.011%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.115 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[2]
                         net (fo=1, routed)           0.848     7.963    main_i/CU_JumpController_0/U0/relative_jump_destination[2]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.302     8.265 r  main_i/CU_JumpController_0/U0/PC_Next[2]_INST_0/O
                         net (fo=1, routed)           0.470     8.736    main_i/ProgramCounter_0/U0/Din[2]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  main_i/ProgramCounter_0/U0/InstrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.860    main_i/ProgramCounter_0/U0/p_0_in[2]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077    10.906    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.068ns (28.309%)  route 5.237ns (71.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.175 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.625     7.800    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.335     8.135 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.316     8.451    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.327     8.778 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.778    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.081    10.910    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.059ns (28.392%)  route 5.193ns (71.608%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.398 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.589     7.987    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.306     8.293 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.308     8.601    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.725 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.725    main_i/ProgramCounter_0/U0/p_0_in[7]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.079    10.908    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  2.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/Q
                         net (fo=1, routed)           0.176     0.471    main_i/Pipelining_WriteBack_0/U0/WriteAddress[1]
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.479     0.000    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C
                         clock pessimism              0.130     0.130    
                         clock uncertainty            0.084     0.214    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.060     0.274    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.724%)  route 0.174ns (55.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.047ns = ( 9.953 - 10.000 ) 
    Source Clock Delay      (SCD):    0.170ns = ( 10.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.472    10.170    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141    10.311 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/Q
                         net (fo=1, routed)           0.174    10.486    main_i/Pipelining_Controller_0/U0/write_back_forward[1]
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.432     9.953    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.169    10.122    
                         clock uncertainty            0.084    10.206    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.066    10.272    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.272    
                         arrival time                          10.486    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.940%)  route 0.357ns (63.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.063ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/Q
                         net (fo=38, routed)          0.357     0.651    main_i/CU_WriteSelector_0/U0/Write_Sel[0]
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.696 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000     0.696    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.542     0.063    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.177     0.240    
                         clock uncertainty            0.084     0.324    
    SLICE_X47Y41         FDCE (Hold_fdce_C_D)         0.092     0.416    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 10.252 - 10.000 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 10.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.644    10.342    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141    10.483 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=5, routed)           0.383    10.866    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.045    10.911 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.911    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.730    10.252    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.177    10.429    
                         clock uncertainty            0.084    10.512    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.092    10.604    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.911    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.709%)  route 0.383ns (67.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.190    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X45Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     0.331 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/Q
                         net (fo=3, routed)           0.383     0.713    main_i/Decoder_0/U0/Instruction[4]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.758 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.758    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.574     0.095    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism              0.177     0.272    
                         clock uncertainty            0.084     0.356    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.092     0.448    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.662     0.361    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.502 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/Q
                         net (fo=2, routed)           0.306     0.808    main_i/Pipelining_Controller_0/U0/execution_buffer[8]
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.633     0.154    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/C
                         clock pessimism              0.177     0.331    
                         clock uncertainty            0.084     0.415    
    SLICE_X46Y46         FDCE (Hold_fdce_C_D)         0.063     0.478    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.177    10.537    
                         clock uncertainty            0.084    10.620    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.121    10.741    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.741    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.177    10.537    
                         clock uncertainty            0.084    10.620    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.120    10.740    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.740    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.140%)  route 0.559ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.525     0.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.365 r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/Q
                         net (fo=3, routed)           0.559     0.924    main_i/Pipelining_WriteBack_0/U0/JMP
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.710     0.231    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                         clock pessimism              0.177     0.408    
                         clock uncertainty            0.084     0.492    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075     0.567    main_i/Pipelining_WriteBack_0/U0/jmp_s_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.921%)  route 0.347ns (71.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.614     0.312    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     0.453 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/Q
                         net (fo=8, routed)           0.347     0.800    main_i/Pipelining_Controller_0/U0/execution_buffer[12]
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.594     0.115    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/C
                         clock pessimism              0.169     0.284    
                         clock uncertainty            0.084     0.368    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.072     0.440    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :           47  Failing Endpoints,  Worst Slack       -1.810ns,  Total Violation      -48.954ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.810ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        5.221ns  (logic 2.950ns (56.504%)  route 2.271ns (43.496%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 20.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 17.500 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.954 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.394    21.348    main_i/CU_WriteSelector_0/U0/lopt_80
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    21.472 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
                         net (fo=1, routed)           0.165    21.637    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.761 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
                         net (fo=1, routed)           0.286    22.047    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.124    22.171 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
                         net (fo=1, routed)           0.426    22.597    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    22.721 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000    22.721    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.502    20.636    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.399    21.036    
                         clock uncertainty           -0.204    20.832    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)        0.079    20.911    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.911    
                         arrival time                         -22.721    
  -------------------------------------------------------------------
                         slack                                 -1.810    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.750ns  (logic 2.702ns (56.881%)  route 2.048ns (43.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.610    21.435    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.559 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp_1/O
                         net (fo=1, routed)           0.439    21.998    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    22.122 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000    22.122    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.451    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.447ns  (logic 2.826ns (63.555%)  route 1.621ns (36.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.448    21.786    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.910 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp_1/O
                         net (fo=1, routed)           0.000    21.910    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.204    20.228    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.032    20.260    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.260    
                         arrival time                         -21.910    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.646ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.442ns  (logic 2.826ns (63.627%)  route 1.616ns (36.373%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.443    21.781    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.905 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp_1/O
                         net (fo=1, routed)           0.000    21.905    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.204    20.228    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.031    20.259    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                         -21.905    
  -------------------------------------------------------------------
                         slack                                 -1.646    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.426ns  (logic 2.826ns (63.853%)  route 1.600ns (36.147%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.018ns = ( 20.018 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.314    21.351    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.475 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28_comp_2/O
                         net (fo=1, routed)           0.290    21.765    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.889 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000    21.889    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.884    20.018    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.399    20.418    
                         clock uncertainty           -0.204    20.214    
    SLICE_X47Y41         FDCE (Setup_fdce_C_D)        0.031    20.245    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.723ns  (logic 2.702ns (57.210%)  route 2.021ns (42.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.310    21.970    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.094 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000    22.094    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.032    20.452    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.718ns  (logic 2.702ns (57.271%)  route 2.016ns (42.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.305    21.965    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.089 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000    22.089    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.204    20.420    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.451    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.601ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.261ns  (logic 2.702ns (63.415%)  route 1.559ns (36.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.426    21.600    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    21.724 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000    21.724    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.204    20.091    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.032    20.123    main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.123    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -1.601    

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.195ns  (logic 2.702ns (64.414%)  route 1.493ns (35.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.360    21.534    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.658 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000    21.658    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.204    20.091    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.031    20.122    main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.783ns  (logic 2.702ns (56.494%)  route 2.081ns (43.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 20.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 17.320 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.531    17.320    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.774 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.614    21.388    main_i/Pipelining_Forwarder_0/U0/lopt_67
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.512 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.467    21.979    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    22.103 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12_comp/O
                         net (fo=1, routed)           0.000    22.103    main_i/Pipelining_Execution_0/U0/Operand1[5]
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.247    20.382    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                         clock pessimism              0.399    20.781    
                         clock uncertainty           -0.204    20.577    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)        0.032    20.609    main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
  -------------------------------------------------------------------
                         required time                         20.609    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.932ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.817ns  (logic 0.630ns (77.147%)  route 0.187ns (22.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.187     6.309    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.045     6.354 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.354    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.051     0.572    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.127    
                         clock uncertainty            0.204     1.331    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.091     1.422    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.055ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.630ns (66.122%)  route 0.323ns (33.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    0.558ns = ( 5.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.934     5.558    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.143 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.323     6.466    main_i/Pipelining_Controller_0/U0/Instruction[10]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.045     6.511 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     6.511    main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1_n_0
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.085     0.606    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/C
                         clock pessimism              0.555     1.161    
                         clock uncertainty            0.204     1.365    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091     1.456    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           6.511    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.136ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.630ns (60.325%)  route 0.414ns (39.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.414     6.537    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.045     6.582 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.582    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.075     0.597    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.151    
                         clock uncertainty            0.204     1.355    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.091     1.446    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.208ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.282ns  (logic 0.231ns (18.023%)  route 1.051ns (81.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.726     6.164    main_i/CU_WriteSelector_0/U0/lopt_73
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.045     6.209 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_3/O
                         net (fo=2, routed)           0.325     6.534    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_11
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.045     6.579 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000     6.579    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.971     0.492    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.555     1.047    
                         clock uncertainty            0.204     1.251    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.121     1.372    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           6.579    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.285ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.033ns  (logic 0.630ns (60.976%)  route 0.403ns (39.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.439ns = ( 5.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.815     5.439    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.024 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.403     6.427    main_i/Pipelining_Controller_0/U0/Instruction[12]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.045     6.472 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     6.472    main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1_n_0
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.816     0.338    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/C
                         clock pessimism              0.555     0.892    
                         clock uncertainty            0.204     1.096    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.091     1.187    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.305ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.157ns  (logic 0.630ns (54.428%)  route 0.527ns (45.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.390ns = ( 5.390 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.766     5.390    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     5.975 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.527     6.502    main_i/Pipelining_Forwarder_0/U0/lopt
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.045     6.547 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1_comp/O
                         net (fo=1, routed)           0.000     6.547    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.842     0.363    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.204     1.122    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.242    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.231ns (29.585%)  route 0.550ns (70.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.116     6.345    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.390 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     6.390    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.204     0.993    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.085    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           6.390    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.306ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.630ns (58.483%)  route 0.447ns (41.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.907     5.531    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.116 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.447     6.563    main_i/CU_WriteSelector_0/U0/lopt_114
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.045     6.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35_comp/O
                         net (fo=1, routed)           0.000     6.608    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.901     0.423    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.555     0.977    
                         clock uncertainty            0.204     1.181    
    SLICE_X52Y67         FDCE (Hold_fdce_C_D)         0.121     1.302    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           6.608    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.308ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.472%)  route 0.553ns (70.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.119     6.348    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.393 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     6.393    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.204     0.993    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.085    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           6.393    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.313ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.392%)  route 0.644ns (73.608%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=23, routed)          0.488     6.238    main_i/Pipelining_Forwarder_0/U0/lopt_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.045     6.283 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.156     6.439    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.045     6.484 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20_comp/O
                         net (fo=1, routed)           0.000     6.484    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.800     0.322    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.555     0.876    
                         clock uncertainty            0.204     1.080    
    SLICE_X31Y29         FDCE (Hold_fdce_C_D)         0.092     1.172    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  5.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :           31  Failing Endpoints,  Worst Slack       -0.699ns,  Total Violation       -6.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.766ns (18.581%)  route 3.357ns (81.419%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.763     5.772    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.766ns (18.612%)  route 3.350ns (81.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 5.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.756     5.765    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.608     5.601    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.000    
                         clock uncertainty           -0.204     5.797    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.231    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.766ns (18.346%)  route 3.409ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 5.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.816     5.825    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.712     5.705    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.104    
                         clock uncertainty           -0.204     5.900    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.334    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.766ns (18.502%)  route 3.374ns (81.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 5.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.781     5.790    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.701     5.694    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.093    
                         clock uncertainty           -0.204     5.889    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.766ns (20.854%)  route 2.907ns (79.146%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 5.264 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.314     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.271     5.264    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.663    
                         clock uncertainty           -0.204     5.459    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.893    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.766ns (21.601%)  route 2.780ns (78.399%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 5.153 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.187     5.196    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.161     5.153    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.553    
                         clock uncertainty           -0.204     5.349    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.783    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.773ns (16.917%)  route 3.796ns (83.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.927     3.279    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.295     3.574 r  main_i/mmu_0/gram_mem_addr[9]_INST_0_comp/O
                         net (fo=8, routed)           1.869     5.443    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.766ns (20.931%)  route 2.894ns (79.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 5.332 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.300     5.309    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.339     5.332    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.731    
                         clock uncertainty           -0.204     5.528    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.962    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.962    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.766ns (20.610%)  route 2.951ns (79.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 5.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.357     5.366    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.431     5.424    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.823    
                         clock uncertainty           -0.204     5.620    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.054    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.054    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.704ns (17.418%)  route 3.338ns (82.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.389     1.281    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.456     1.737 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=5, routed)           1.052     2.788    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.912 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=3, routed)           0.464     3.376    main_i/mmu_0/gram_addr[10]
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           1.822     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.979ns  (logic 0.467ns (23.598%)  route 1.512ns (76.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 17.500 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           0.968    21.679    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.101    
                         clock uncertainty            0.204    17.305    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.710    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.710    
                         arrival time                          21.679    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.129ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.467ns (18.953%)  route 1.997ns (81.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 17.825 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.453    22.164    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          2.036    17.825    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.426    
                         clock uncertainty            0.204    17.630    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    18.035    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.206ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.191ns  (logic 0.467ns (21.312%)  route 1.724ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 17.476 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.181    21.891    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.686    17.476    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.077    
                         clock uncertainty            0.204    17.280    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.685    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.685    
                         arrival time                          21.891    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.214ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.205ns  (logic 0.467ns (21.179%)  route 1.738ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 17.481 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.194    21.905    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.692    17.481    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.082    
                         clock uncertainty            0.204    17.286    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.691    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.691    
                         arrival time                          21.905    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.341ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.657%)  route 0.760ns (80.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.258    21.092    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.751    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.751    
                         arrival time                          21.092    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.342ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        4.733ns  (logic 0.291ns (6.149%)  route 4.442ns (93.851%))
  Logic Levels:           3  (BUFG=1 LUT2=2)
  Clock Path Skew:        4.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns = ( 5.691 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.624ns = ( 5.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.876    10.009    main_i/mmu_0/U0/cpu_sync
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.100    10.109 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.109    main_i/mmu_0/U0/cpu_lock_s0
    SLICE_X41Y38         FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.972     5.691    main_i/mmu_0/U0/clk200mhz
    SLICE_X41Y38         FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism             -0.399     5.292    
                         clock uncertainty            0.204     5.495    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.272     5.767    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                          10.109    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.346ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.476%)  route 0.878ns (82.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.245    21.097    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.751    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.751    
                         arrival time                          21.097    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.380ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.406%)  route 0.725ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 15.764 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.224    21.057    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.784    15.764    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.319    
                         clock uncertainty            0.204    16.523    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.678    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.678    
                         arrival time                          21.057    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.394ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.192ns  (logic 0.186ns (15.602%)  route 1.006ns (84.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 15.918 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.373    21.225    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.937    15.918    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.472    
                         clock uncertainty            0.204    16.676    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.831    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.831    
                         arrival time                          21.225    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.405ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.148%)  route 0.966ns (83.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.682    20.856    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.045    20.901 r  main_i/mmu_0/vrama_mem_addr[9]_INST_0/O
                         net (fo=24, routed)          0.284    21.184    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    16.779    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.779    
                         arrival time                          21.184    
  -------------------------------------------------------------------
                         slack                                  4.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :           31  Failing Endpoints,  Worst Slack       -0.697ns,  Total Violation       -6.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.766ns (18.581%)  route 3.357ns (81.419%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.763     5.772    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.766ns (18.612%)  route 3.350ns (81.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 5.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.756     5.765    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.608     5.601    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.000    
                         clock uncertainty           -0.202     5.799    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.233    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.766ns (18.346%)  route 3.409ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 5.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.816     5.825    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.712     5.705    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.104    
                         clock uncertainty           -0.202     5.902    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.336    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.766ns (18.502%)  route 3.374ns (81.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 5.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.781     5.790    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.701     5.694    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.093    
                         clock uncertainty           -0.202     5.891    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.325    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.428ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.766ns (20.854%)  route 2.907ns (79.146%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 5.264 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.314     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.271     5.264    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.663    
                         clock uncertainty           -0.202     5.461    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.895    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.766ns (21.601%)  route 2.780ns (78.399%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 5.153 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.187     5.196    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.161     5.153    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.553    
                         clock uncertainty           -0.202     5.351    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.785    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.773ns (16.917%)  route 3.796ns (83.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.927     3.279    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.295     3.574 r  main_i/mmu_0/gram_mem_addr[9]_INST_0_comp/O
                         net (fo=8, routed)           1.869     5.443    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.766ns (20.931%)  route 2.894ns (79.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 5.332 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.300     5.309    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.339     5.332    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.731    
                         clock uncertainty           -0.202     5.530    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.964    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.766ns (20.610%)  route 2.951ns (79.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 5.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.357     5.366    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.431     5.424    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.823    
                         clock uncertainty           -0.202     5.622    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.056    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.704ns (17.418%)  route 3.338ns (82.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.389     1.281    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.456     1.737 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=5, routed)           1.052     2.788    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.912 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=3, routed)           0.464     3.376    main_i/mmu_0/gram_addr[10]
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           1.822     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.979ns  (logic 0.467ns (23.598%)  route 1.512ns (76.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 17.500 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           0.968    21.679    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.101    
                         clock uncertainty            0.202    17.303    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.708    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.708    
                         arrival time                          21.679    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.131ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.467ns (18.953%)  route 1.997ns (81.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 17.825 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.453    22.164    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          2.036    17.825    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.426    
                         clock uncertainty            0.202    17.628    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    18.033    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -18.033    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.208ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.191ns  (logic 0.467ns (21.312%)  route 1.724ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 17.476 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.181    21.891    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.686    17.476    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.077    
                         clock uncertainty            0.202    17.278    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.683    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.683    
                         arrival time                          21.891    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.216ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.205ns  (logic 0.467ns (21.179%)  route 1.738ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 17.481 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.194    21.905    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.692    17.481    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.082    
                         clock uncertainty            0.202    17.284    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.689    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.689    
                         arrival time                          21.905    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.343ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.657%)  route 0.760ns (80.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.258    21.092    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.749    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.749    
                         arrival time                          21.092    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.344ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        4.733ns  (logic 0.291ns (6.149%)  route 4.442ns (93.851%))
  Logic Levels:           3  (BUFG=1 LUT2=2)
  Clock Path Skew:        4.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns = ( 5.691 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.624ns = ( 5.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.876    10.009    main_i/mmu_0/U0/cpu_sync
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.100    10.109 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.109    main_i/mmu_0/U0/cpu_lock_s0
    SLICE_X41Y38         FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.972     5.691    main_i/mmu_0/U0/clk200mhz
    SLICE_X41Y38         FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism             -0.399     5.292    
                         clock uncertainty            0.202     5.493    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.272     5.765    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                          10.109    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.348ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.476%)  route 0.878ns (82.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.245    21.097    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.749    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.749    
                         arrival time                          21.097    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.382ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.406%)  route 0.725ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 15.764 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.224    21.057    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.784    15.764    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.319    
                         clock uncertainty            0.202    16.521    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.676    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.676    
                         arrival time                          21.057    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.396ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.192ns  (logic 0.186ns (15.602%)  route 1.006ns (84.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 15.918 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.373    21.225    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.937    15.918    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.472    
                         clock uncertainty            0.202    16.674    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.829    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.829    
                         arrival time                          21.225    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.407ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.148%)  route 0.966ns (83.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.682    20.856    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.045    20.901 r  main_i/mmu_0/vrama_mem_addr[9]_INST_0/O
                         net (fo=24, routed)          0.284    21.184    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    16.777    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.777    
                         arrival time                          21.184    
  -------------------------------------------------------------------
                         slack                                  4.407    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.267%)  route 1.113ns (65.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           1.113     7.931    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.055 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     8.055    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.029    16.317    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         16.317    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0 fall@15.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.450%)  route 0.669ns (53.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.669     7.487    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.611 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     7.611    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    16.319    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  8.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.233     5.671    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.716 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     5.716    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.089     5.298    
                         clock uncertainty            0.074     5.372    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     5.464    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@5.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.398     5.836    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.881 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     5.881    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.089     5.298    
                         clock uncertainty            0.074     5.372    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091     5.463    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.828ns (11.816%)  route 6.179ns (88.184%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.067ns = ( 10.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.549     9.724    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.848 r  main_i/Pipelining_Controller_0/U0/rf_forward[2]_i_1/O
                         net (fo=1, routed)           0.000     9.848    main_i/Pipelining_Controller_0/U0/input_forward[2]
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.934    10.067    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]/C
                         clock pessimism              0.485    10.552    
                         clock uncertainty           -0.084    10.468    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029    10.497    main_i/Pipelining_Controller_0/U0/rf_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.828ns (12.047%)  route 6.045ns (87.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 10.192 - 10.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         2.949     2.841    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y137        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDCE (Prop_fdce_C_Q)         0.456     3.297 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/Q
                         net (fo=2, routed)           4.743     8.040    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_8/O
                         net (fo=2, routed)           0.887     9.052    main_i/Pipelining_Controller_0/U0/rf_reg_2[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.176 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7/O
                         net (fo=2, routed)           0.415     9.591    main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_7_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  main_i/Pipelining_Controller_0/U0/rf_forward[3]_i_1/O
                         net (fo=1, routed)           0.000     9.715    main_i/Pipelining_Controller_0/U0/input_forward[3]
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.059    10.192    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]/C
                         clock pessimism              0.485    10.677    
                         clock uncertainty           -0.084    10.593    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.029    10.622    main_i/Pipelining_Controller_0/U0/rf_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.328ns (29.423%)  route 5.584ns (70.577%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 10.220 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.438 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.819     8.257    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.327     8.584 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.469     9.053    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.332     9.385 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.385    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.087    10.220    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485    10.705    
                         clock uncertainty           -0.084    10.621    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.029    10.650    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.422ns (30.901%)  route 5.416ns (69.099%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.801     8.336    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.319     8.984    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.327     9.311 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     9.311    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.077    10.891    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.506ns (32.755%)  route 5.145ns (67.245%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 10.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.058    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.296     8.354 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.438     8.792    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.332     9.124 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     9.124    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.279    10.413    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485    10.897    
                         clock uncertainty           -0.084    10.814    
    SLICE_X50Y42         FDCE (Setup_fdce_C_D)        0.081    10.895    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.075ns (27.908%)  route 5.360ns (72.092%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.421 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.661     8.082    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.299     8.381 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.403     8.784    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.908 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.908    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.029    10.702    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.173ns (29.993%)  route 5.072ns (70.007%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 10.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.512 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.625     8.137    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.306     8.443 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.151     8.594    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.718    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.138    10.272    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485    10.756    
                         clock uncertainty           -0.084    10.673    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.031    10.704    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.772ns (23.989%)  route 5.615ns (76.011%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.115 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[2]
                         net (fo=1, routed)           0.848     7.963    main_i/CU_JumpController_0/U0/relative_jump_destination[2]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.302     8.265 r  main_i/CU_JumpController_0/U0/PC_Next[2]_INST_0/O
                         net (fo=1, routed)           0.470     8.736    main_i/ProgramCounter_0/U0/Din[2]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  main_i/ProgramCounter_0/U0/InstrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.860    main_i/ProgramCounter_0/U0/p_0_in[2]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077    10.906    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.068ns (28.309%)  route 5.237ns (71.692%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.175 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.625     7.800    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.335     8.135 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.316     8.451    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.327     8.778 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.778    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.081    10.910    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.059ns (28.392%)  route 5.193ns (71.608%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 10.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.581     1.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     1.991 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=43, routed)          3.698     5.689    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.598     6.411    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.535    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.398 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.589     7.987    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.306     8.293 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.308     8.601    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.725 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.725    main_i/ProgramCounter_0/U0/p_0_in[7]
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         1.294    10.428    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y40         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.485    10.912    
                         clock uncertainty           -0.084    10.829    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.079    10.908    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  2.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/Q
                         net (fo=1, routed)           0.176     0.471    main_i/Pipelining_WriteBack_0/U0/WriteAddress[1]
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.479     0.000    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C
                         clock pessimism              0.130     0.130    
                         clock uncertainty            0.084     0.214    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.060     0.274    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.724%)  route 0.174ns (55.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.047ns = ( 9.953 - 10.000 ) 
    Source Clock Delay      (SCD):    0.170ns = ( 10.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.472    10.170    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141    10.311 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/Q
                         net (fo=1, routed)           0.174    10.486    main_i/Pipelining_Controller_0/U0/write_back_forward[1]
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.432     9.953    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.169    10.122    
                         clock uncertainty            0.084    10.206    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.066    10.272    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.272    
                         arrival time                          10.486    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.940%)  route 0.357ns (63.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.063ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.432     0.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y43         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.294 r  main_i/Pipelining_Execution_0/U0/write_data_select_s_reg[0]/Q
                         net (fo=38, routed)          0.357     0.651    main_i/CU_WriteSelector_0/U0/Write_Sel[0]
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.696 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000     0.696    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.542     0.063    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.177     0.240    
                         clock uncertainty            0.084     0.324    
    SLICE_X47Y41         FDCE (Hold_fdce_C_D)         0.092     0.416    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 10.252 - 10.000 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 10.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.644    10.342    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y41         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141    10.483 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=5, routed)           0.383    10.866    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.045    10.911 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.911    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.730    10.252    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.177    10.429    
                         clock uncertainty            0.084    10.512    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.092    10.604    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.911    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.709%)  route 0.383ns (67.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.190    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X45Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     0.331 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/Q
                         net (fo=3, routed)           0.383     0.713    main_i/Decoder_0/U0/Instruction[4]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.758 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.758    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.574     0.095    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism              0.177     0.272    
                         clock uncertainty            0.084     0.356    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.092     0.448    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.662     0.361    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y48         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.502 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[8]/Q
                         net (fo=2, routed)           0.306     0.808    main_i/Pipelining_Controller_0/U0/execution_buffer[8]
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.633     0.154    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]/C
                         clock pessimism              0.177     0.331    
                         clock uncertainty            0.084     0.415    
    SLICE_X46Y46         FDCE (Hold_fdce_C_D)         0.063     0.478    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.177    10.537    
                         clock uncertainty            0.084    10.620    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.121    10.741    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.741    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.722%)  route 0.537ns (74.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 10.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 10.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800     9.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     9.698 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.666    10.365    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X49Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    10.506 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=4, routed)           0.537    11.043    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.045    11.088 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    11.088    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120     9.465    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     9.521 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.838    10.360    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y42         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.177    10.537    
                         clock uncertainty            0.084    10.620    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.120    10.740    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.740    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.140%)  route 0.559ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.525     0.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.365 r  main_i/Pipelining_Execution_0/U0/jmp_s_reg/Q
                         net (fo=3, routed)           0.559     0.924    main_i/Pipelining_WriteBack_0/U0/JMP
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.710     0.231    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                         clock pessimism              0.177     0.408    
                         clock uncertainty            0.084     0.492    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075     0.567    main_i/Pipelining_WriteBack_0/U0/jmp_s_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.921%)  route 0.347ns (71.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.614     0.312    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     0.453 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/Q
                         net (fo=8, routed)           0.347     0.800    main_i/Pipelining_Controller_0/U0/execution_buffer[12]
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.594     0.115    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X44Y45         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]/C
                         clock pessimism              0.169     0.284    
                         clock uncertainty            0.084     0.368    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.072     0.440    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -1.808ns,  Total Violation      -48.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        5.221ns  (logic 2.950ns (56.504%)  route 2.271ns (43.496%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 20.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 17.500 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.954 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.394    21.348    main_i/CU_WriteSelector_0/U0/lopt_80
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    21.472 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
                         net (fo=1, routed)           0.165    21.637    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.761 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
                         net (fo=1, routed)           0.286    22.047    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.124    22.171 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
                         net (fo=1, routed)           0.426    22.597    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    22.721 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000    22.721    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.502    20.636    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.399    21.036    
                         clock uncertainty           -0.202    20.834    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)        0.079    20.913    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.913    
                         arrival time                         -22.721    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.669ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.750ns  (logic 2.702ns (56.881%)  route 2.048ns (43.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.610    21.435    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.559 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp_1/O
                         net (fo=1, routed)           0.439    21.998    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    22.122 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000    22.122    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.453    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 -1.669    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.447ns  (logic 2.826ns (63.555%)  route 1.621ns (36.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.448    21.786    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.910 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp_1/O
                         net (fo=1, routed)           0.000    21.910    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.202    20.230    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.032    20.262    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -21.910    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.442ns  (logic 2.826ns (63.627%)  route 1.616ns (36.373%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.443    21.781    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.905 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp_1/O
                         net (fo=1, routed)           0.000    21.905    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.202    20.230    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.031    20.261    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                         -21.905    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.426ns  (logic 2.826ns (63.853%)  route 1.600ns (36.147%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.018ns = ( 20.018 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.314    21.351    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.475 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28_comp_2/O
                         net (fo=1, routed)           0.290    21.765    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.889 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000    21.889    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.884    20.018    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.399    20.418    
                         clock uncertainty           -0.202    20.216    
    SLICE_X47Y41         FDCE (Setup_fdce_C_D)        0.031    20.247    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.247    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.723ns  (logic 2.702ns (57.210%)  route 2.021ns (42.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.310    21.970    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.094 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000    22.094    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.032    20.454    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.454    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.636ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.718ns  (logic 2.702ns (57.271%)  route 2.016ns (42.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.305    21.965    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.089 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000    22.089    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.453    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                 -1.636    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.261ns  (logic 2.702ns (63.415%)  route 1.559ns (36.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.426    21.600    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    21.724 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000    21.724    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.202    20.093    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.032    20.125    main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.195ns  (logic 2.702ns (64.414%)  route 1.493ns (35.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.360    21.534    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.658 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000    21.658    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.202    20.093    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.031    20.124    main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0 fall@15.000ns)
  Data Path Delay:        4.783ns  (logic 2.702ns (56.494%)  route 2.081ns (43.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 20.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 17.320 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.531    17.320    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.774 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.614    21.388    main_i/Pipelining_Forwarder_0/U0/lopt_67
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.512 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.467    21.979    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    22.103 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12_comp/O
                         net (fo=1, routed)           0.000    22.103    main_i/Pipelining_Execution_0/U0/Operand1[5]
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.247    20.382    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                         clock pessimism              0.399    20.781    
                         clock uncertainty           -0.202    20.579    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)        0.032    20.611    main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
  -------------------------------------------------------------------
                         required time                         20.611    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.817ns  (logic 0.630ns (77.147%)  route 0.187ns (22.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.187     6.309    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.045     6.354 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.354    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.051     0.572    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.127    
                         clock uncertainty            0.202     1.329    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.091     1.420    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.057ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.630ns (66.122%)  route 0.323ns (33.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    0.558ns = ( 5.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.934     5.558    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.143 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.323     6.466    main_i/Pipelining_Controller_0/U0/Instruction[10]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.045     6.511 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     6.511    main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1_n_0
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.085     0.606    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/C
                         clock pessimism              0.555     1.161    
                         clock uncertainty            0.202     1.363    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091     1.454    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           6.511    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.138ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.630ns (60.325%)  route 0.414ns (39.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.414     6.537    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.045     6.582 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.582    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.075     0.597    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.151    
                         clock uncertainty            0.202     1.353    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.091     1.444    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.210ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.282ns  (logic 0.231ns (18.023%)  route 1.051ns (81.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.726     6.164    main_i/CU_WriteSelector_0/U0/lopt_73
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.045     6.209 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_3/O
                         net (fo=2, routed)           0.325     6.534    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_11
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.045     6.579 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000     6.579    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.971     0.492    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.555     1.047    
                         clock uncertainty            0.202     1.249    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.121     1.370    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           6.579    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.287ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.033ns  (logic 0.630ns (60.976%)  route 0.403ns (39.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.439ns = ( 5.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.815     5.439    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.024 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.403     6.427    main_i/Pipelining_Controller_0/U0/Instruction[12]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.045     6.472 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     6.472    main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1_n_0
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.816     0.338    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/C
                         clock pessimism              0.555     0.892    
                         clock uncertainty            0.202     1.094    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.091     1.185    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.307ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.157ns  (logic 0.630ns (54.428%)  route 0.527ns (45.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.390ns = ( 5.390 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.766     5.390    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     5.975 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.527     6.502    main_i/Pipelining_Forwarder_0/U0/lopt
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.045     6.547 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1_comp/O
                         net (fo=1, routed)           0.000     6.547    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.842     0.363    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.202     1.120    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.240    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.231ns (29.585%)  route 0.550ns (70.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.116     6.345    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.390 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     6.390    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.202     0.991    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.083    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           6.390    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.308ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.630ns (58.483%)  route 0.447ns (41.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.907     5.531    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.116 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.447     6.563    main_i/CU_WriteSelector_0/U0/lopt_114
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.045     6.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35_comp/O
                         net (fo=1, routed)           0.000     6.608    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.901     0.423    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.555     0.977    
                         clock uncertainty            0.202     1.179    
    SLICE_X52Y67         FDCE (Hold_fdce_C_D)         0.121     1.300    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           6.608    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.310ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.472%)  route 0.553ns (70.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.119     6.348    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.393 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     6.393    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.202     0.991    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.083    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           6.393    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.315ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.392%)  route 0.644ns (73.608%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=23, routed)          0.488     6.238    main_i/Pipelining_Forwarder_0/U0/lopt_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.045     6.283 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.156     6.439    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.045     6.484 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20_comp/O
                         net (fo=1, routed)           0.000     6.484    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.800     0.322    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.555     0.876    
                         clock uncertainty            0.202     1.078    
    SLICE_X31Y29         FDCE (Hold_fdce_C_D)         0.092     1.170    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  5.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -1.808ns,  Total Violation      -48.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        5.221ns  (logic 2.950ns (56.504%)  route 2.271ns (43.496%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 20.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 17.500 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.954 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.394    21.348    main_i/CU_WriteSelector_0/U0/lopt_80
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    21.472 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
                         net (fo=1, routed)           0.165    21.637    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.761 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
                         net (fo=1, routed)           0.286    22.047    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.124    22.171 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
                         net (fo=1, routed)           0.426    22.597    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    22.721 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000    22.721    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.502    20.636    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.399    21.036    
                         clock uncertainty           -0.202    20.834    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)        0.079    20.913    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.913    
                         arrival time                         -22.721    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.669ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.750ns  (logic 2.702ns (56.881%)  route 2.048ns (43.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.610    21.435    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.559 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp_1/O
                         net (fo=1, routed)           0.439    21.998    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    22.122 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000    22.122    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.453    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 -1.669    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.447ns  (logic 2.826ns (63.555%)  route 1.621ns (36.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.448    21.786    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.910 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp_1/O
                         net (fo=1, routed)           0.000    21.910    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.202    20.230    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.032    20.262    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -21.910    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.442ns  (logic 2.826ns (63.627%)  route 1.616ns (36.373%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 20.032 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.177    21.214    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.124    21.338 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
                         net (fo=2, routed)           0.443    21.781    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_34_alias
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.905 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp_1/O
                         net (fo=1, routed)           0.000    21.905    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.898    20.032    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y41         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.399    20.432    
                         clock uncertainty           -0.202    20.230    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.031    20.261    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                         -21.905    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.426ns  (logic 2.826ns (63.853%)  route 1.600ns (36.147%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.018ns = ( 20.018 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.996    20.913    main_i/CU_WriteSelector_0/U0/lopt_55
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.037 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
                         net (fo=2, routed)           0.314    21.351    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.475 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28_comp_2/O
                         net (fo=1, routed)           0.290    21.765    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.889 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
                         net (fo=1, routed)           0.000    21.889    main_i/Pipelining_WriteBack_0/U0/WriteData[6]
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.884    20.018    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y41         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/C
                         clock pessimism              0.399    20.418    
                         clock uncertainty           -0.202    20.216    
    SLICE_X47Y41         FDCE (Setup_fdce_C_D)        0.031    20.247    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.247    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.723ns  (logic 2.702ns (57.210%)  route 2.021ns (42.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.310    21.970    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.094 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000    22.094    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.032    20.454    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.454    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.636ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.718ns  (logic 2.702ns (57.271%)  route 2.016ns (42.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 17.371 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.582    17.371    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    19.825 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.711    21.536    main_i/CU_WriteSelector_0/U0/lopt_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.660 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.305    21.965    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.089 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000    22.089    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.090    20.224    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    20.624    
                         clock uncertainty           -0.202    20.422    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    20.453    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                 -1.636    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.261ns  (logic 2.702ns (63.415%)  route 1.559ns (36.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.426    21.600    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    21.724 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000    21.724    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.202    20.093    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.032    20.125    main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.195ns  (logic 2.702ns (64.414%)  route 1.493ns (35.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.105ns = ( 19.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 17.463 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.674    17.463    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.917 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.133    21.050    main_i/Pipelining_Forwarder_0/U0/lopt_76
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
                         net (fo=2, routed)           0.360    21.534    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.658 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000    21.658    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.760    19.895    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                         clock pessimism              0.399    20.294    
                         clock uncertainty           -0.202    20.093    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.031    20.124    main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns)
  Data Path Delay:        4.783ns  (logic 2.702ns (56.494%)  route 2.081ns (43.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 20.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 17.320 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.531    17.320    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    19.774 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.614    21.388    main_i/Pipelining_Forwarder_0/U0/lopt_67
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.512 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.467    21.979    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    22.103 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12_comp/O
                         net (fo=1, routed)           0.000    22.103    main_i/Pipelining_Execution_0/U0/Operand1[5]
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.247    20.382    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                         clock pessimism              0.399    20.781    
                         clock uncertainty           -0.202    20.579    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)        0.032    20.611    main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
  -------------------------------------------------------------------
                         required time                         20.611    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.817ns  (logic 0.630ns (77.147%)  route 0.187ns (22.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.187     6.309    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.045     6.354 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.354    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.051     0.572    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y87         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.127    
                         clock uncertainty            0.202     1.329    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.091     1.420    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.057ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.630ns (66.122%)  route 0.323ns (33.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    0.558ns = ( 5.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.934     5.558    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.143 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.323     6.466    main_i/Pipelining_Controller_0/U0/Instruction[10]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.045     6.511 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     6.511    main_i/Pipelining_Controller_0/U0/rf_read_buffer[10]_i_1_n_0
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.085     0.606    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y76         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]/C
                         clock pessimism              0.555     1.161    
                         clock uncertainty            0.202     1.363    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091     1.454    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           6.511    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.138ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.630ns (60.325%)  route 0.414ns (39.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.537ns = ( 5.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.914     5.537    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.122 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.414     6.537    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.045     6.582 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.582    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.075     0.597    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y85         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.151    
                         clock uncertainty            0.202     1.353    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.091     1.444    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.210ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.282ns  (logic 0.231ns (18.023%)  route 1.051ns (81.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.726     6.164    main_i/CU_WriteSelector_0/U0/lopt_73
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.045     6.209 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_3/O
                         net (fo=2, routed)           0.325     6.534    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_11
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.045     6.579 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
                         net (fo=1, routed)           0.000     6.579    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.971     0.492    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X6Y53          FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C
                         clock pessimism              0.555     1.047    
                         clock uncertainty            0.202     1.249    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.121     1.370    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           6.579    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.287ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.033ns  (logic 0.630ns (60.976%)  route 0.403ns (39.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.439ns = ( 5.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.815     5.439    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     6.024 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.403     6.427    main_i/Pipelining_Controller_0/U0/Instruction[12]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.045     6.472 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     6.472    main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1_n_0
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.816     0.338    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X48Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/C
                         clock pessimism              0.555     0.892    
                         clock uncertainty            0.202     1.094    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.091     1.185    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.307ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.157ns  (logic 0.630ns (54.428%)  route 0.527ns (45.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.390ns = ( 5.390 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.766     5.390    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     5.975 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.527     6.502    main_i/Pipelining_Forwarder_0/U0/lopt
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.045     6.547 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1_comp/O
                         net (fo=1, routed)           0.000     6.547    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.842     0.363    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X8Y54          FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.202     1.120    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.240    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.231ns (29.585%)  route 0.550ns (70.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.116     6.345    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.390 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     6.390    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.202     0.991    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.083    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           6.390    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.308ns  (arrival time - required time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.630ns (58.483%)  route 0.447ns (41.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.907     5.531    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     6.116 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.447     6.563    main_i/CU_WriteSelector_0/U0/lopt_114
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.045     6.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35_comp/O
                         net (fo=1, routed)           0.000     6.608    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.901     0.423    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X52Y67         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.555     0.977    
                         clock uncertainty            0.202     1.179    
    SLICE_X52Y67         FDCE (Hold_fdce_C_D)         0.121     1.300    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           6.608    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.310ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.472%)  route 0.553ns (70.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=23, routed)          0.434     6.184    main_i/CU_WriteSelector_0/U0/lopt_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     6.229 f  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
                         net (fo=2, routed)           0.119     6.348    main_i/Pipelining_Forwarder_0/U0/CU_WriteSelecto_net_25_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.393 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     6.393    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C
                         clock pessimism              0.555     0.789    
                         clock uncertainty            0.202     0.991    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     1.083    main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           6.393    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.315ns  (arrival time - required time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.392%)  route 0.644ns (73.608%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.609ns = ( 5.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.434     5.058    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.045     5.103 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.507     5.609    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y39         FDRE                                         r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     5.750 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=23, routed)          0.488     6.238    main_i/Pipelining_Forwarder_0/U0/lopt_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.045     6.283 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
                         net (fo=2, routed)           0.156     6.439    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.045     6.484 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20_comp/O
                         net (fo=1, routed)           0.000     6.484    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.800     0.322    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X31Y29         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.555     0.876    
                         clock uncertainty            0.202     1.078    
    SLICE_X31Y29         FDCE (Hold_fdce_C_D)         0.092     1.170    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  5.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :           31  Failing Endpoints,  Worst Slack       -0.699ns,  Total Violation       -6.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.766ns (18.581%)  route 3.357ns (81.419%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.763     5.772    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.766ns (18.612%)  route 3.350ns (81.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 5.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.756     5.765    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.608     5.601    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.000    
                         clock uncertainty           -0.204     5.797    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.231    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.766ns (18.346%)  route 3.409ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 5.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.816     5.825    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.712     5.705    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.104    
                         clock uncertainty           -0.204     5.900    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.334    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.766ns (18.502%)  route 3.374ns (81.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 5.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.781     5.790    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.701     5.694    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.093    
                         clock uncertainty           -0.204     5.889    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.766ns (20.854%)  route 2.907ns (79.146%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 5.264 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.314     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.271     5.264    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.663    
                         clock uncertainty           -0.204     5.459    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.893    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.766ns (21.601%)  route 2.780ns (78.399%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 5.153 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.187     5.196    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.161     5.153    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.553    
                         clock uncertainty           -0.204     5.349    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.783    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.773ns (16.917%)  route 3.796ns (83.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.927     3.279    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.295     3.574 r  main_i/mmu_0/gram_mem_addr[9]_INST_0_comp/O
                         net (fo=8, routed)           1.869     5.443    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.766ns (20.931%)  route 2.894ns (79.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 5.332 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.300     5.309    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.339     5.332    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.731    
                         clock uncertainty           -0.204     5.528    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.962    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.962    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.766ns (20.610%)  route 2.951ns (79.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 5.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.357     5.366    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.431     5.424    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.823    
                         clock uncertainty           -0.204     5.620    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.054    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.054    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.704ns (17.418%)  route 3.338ns (82.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.389     1.281    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.456     1.737 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=5, routed)           1.052     2.788    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.912 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=3, routed)           0.464     3.376    main_i/mmu_0/gram_addr[10]
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           1.822     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.204     5.639    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.073    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.979ns  (logic 0.467ns (23.598%)  route 1.512ns (76.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 17.500 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           0.968    21.679    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.101    
                         clock uncertainty            0.204    17.305    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.710    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.710    
                         arrival time                          21.679    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.129ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.467ns (18.953%)  route 1.997ns (81.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 17.825 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.453    22.164    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          2.036    17.825    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.426    
                         clock uncertainty            0.204    17.630    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    18.035    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.206ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.191ns  (logic 0.467ns (21.312%)  route 1.724ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 17.476 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.181    21.891    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.686    17.476    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.077    
                         clock uncertainty            0.204    17.280    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.685    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.685    
                         arrival time                          21.891    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.214ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        2.205ns  (logic 0.467ns (21.179%)  route 1.738ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 17.481 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.194    21.905    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.692    17.481    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.082    
                         clock uncertainty            0.204    17.286    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.691    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.691    
                         arrival time                          21.905    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.341ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.657%)  route 0.760ns (80.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.258    21.092    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.751    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.751    
                         arrival time                          21.092    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.342ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        4.733ns  (logic 0.291ns (6.149%)  route 4.442ns (93.851%))
  Logic Levels:           3  (BUFG=1 LUT2=2)
  Clock Path Skew:        4.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns = ( 5.691 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.624ns = ( 5.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.876    10.009    main_i/mmu_0/U0/cpu_sync
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.100    10.109 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.109    main_i/mmu_0/U0/cpu_lock_s0
    SLICE_X41Y38         FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.972     5.691    main_i/mmu_0/U0/clk200mhz
    SLICE_X41Y38         FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism             -0.399     5.292    
                         clock uncertainty            0.204     5.495    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.272     5.767    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                          10.109    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.346ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.476%)  route 0.878ns (82.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.245    21.097    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.751    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.751    
                         arrival time                          21.097    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.380ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.406%)  route 0.725ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 15.764 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.224    21.057    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.784    15.764    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.319    
                         clock uncertainty            0.204    16.523    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.678    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.678    
                         arrival time                          21.057    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.394ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.192ns  (logic 0.186ns (15.602%)  route 1.006ns (84.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 15.918 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.373    21.225    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.937    15.918    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.472    
                         clock uncertainty            0.204    16.676    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.831    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.831    
                         arrival time                          21.225    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.405ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.148%)  route 0.966ns (83.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.682    20.856    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.045    20.901 r  main_i/mmu_0/vrama_mem_addr[9]_INST_0/O
                         net (fo=24, routed)          0.284    21.184    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.204    16.596    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    16.779    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.779    
                         arrival time                          21.184    
  -------------------------------------------------------------------
                         slack                                  4.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.267%)  route 1.113ns (65.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           1.113     7.931    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.055 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     8.055    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.029    16.317    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         16.317    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.450%)  route 0.669ns (53.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 15.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.992     5.712    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.527     6.362    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456     6.818 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.669     7.487    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.611 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     7.611    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    10.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844    13.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.847    14.840    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.100    14.940 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.451    15.391    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.972    16.362    
                         clock uncertainty           -0.074    16.288    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    16.319    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  8.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.233     5.671    main_i/mmio_0/U0/led1_s
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.716 r  main_i/mmio_0/U0/mmio_LUT6_1/O
                         net (fo=1, routed)           0.000     5.716    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.089     5.298    
                         clock uncertainty            0.074     5.372    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     5.464    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk200mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.209ns = ( 5.209 - 5.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 5.298 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.725     4.579    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.624 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.435     5.059    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     5.104 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.194     5.298    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     5.439 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=2, routed)           0.398     5.836    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.881 r  main_i/mmio_0/U0/mmio_LUT6/O
                         net (fo=1, routed)           0.000     5.881    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030     4.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056     4.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.494     4.926    main_i/mmu_0/clk200mhz
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.056     4.982 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=2, routed)           0.227     5.209    main_i/mmio_0/U0/ck
    SLICE_X37Y32         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.089     5.298    
                         clock uncertainty            0.074     5.372    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091     5.463    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :           31  Failing Endpoints,  Worst Slack       -0.697ns,  Total Violation       -6.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.766ns (18.581%)  route 3.357ns (81.419%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.763     5.772    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.766ns (18.612%)  route 3.350ns (81.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 5.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.756     5.765    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.608     5.601    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.000    
                         clock uncertainty           -0.202     5.799    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.233    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.766ns (18.346%)  route 3.409ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 5.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.816     5.825    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.712     5.705    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.104    
                         clock uncertainty           -0.202     5.902    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.336    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.766ns (18.502%)  route 3.374ns (81.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 5.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.781     5.790    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.701     5.694    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     6.093    
                         clock uncertainty           -0.202     5.891    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.325    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.428ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.766ns (20.854%)  route 2.907ns (79.146%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 5.264 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.314     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.271     5.264    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.663    
                         clock uncertainty           -0.202     5.461    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.895    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.766ns (21.601%)  route 2.780ns (78.399%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 5.153 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.187     5.196    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.161     5.153    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.553    
                         clock uncertainty           -0.202     5.351    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.785    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.773ns (16.917%)  route 3.796ns (83.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.927     3.279    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.295     3.574 r  main_i/mmu_0/gram_mem_addr[9]_INST_0_comp/O
                         net (fo=8, routed)           1.869     5.443    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.766ns (20.931%)  route 2.894ns (79.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 5.332 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.300     5.309    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.339     5.332    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.731    
                         clock uncertainty           -0.202     5.530    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     4.964    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.766ns (20.610%)  route 2.951ns (79.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 5.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.758     1.650    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X52Y64         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.518     2.168 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/Q
                         net (fo=5, routed)           1.266     3.433    main_i/CU_RAMAddressControl_0/U0/Reg2[8]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.557 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.328     3.885    main_i/mmu_0/gram_addr[8]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.009 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           1.357     5.366    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.431     5.424    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.823    
                         clock uncertainty           -0.202     5.622    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.056    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.704ns (17.418%)  route 3.338ns (82.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 5.444 - 5.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.389     1.281    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.456     1.737 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=5, routed)           1.052     2.788    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.912 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=3, routed)           0.464     3.376    main_i/mmu_0/gram_addr[10]
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.500 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           1.822     5.323    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.844     3.893    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.993 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          1.451     5.444    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.399     5.843    
                         clock uncertainty           -0.202     5.641    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.075    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.979ns  (logic 0.467ns (23.598%)  route 1.512ns (76.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 17.500 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           0.968    21.679    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.711    17.500    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.101    
                         clock uncertainty            0.202    17.303    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.708    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.708    
                         arrival time                          21.679    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.131ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.467ns (18.953%)  route 1.997ns (81.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 17.825 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.453    22.164    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          2.036    17.825    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.426    
                         clock uncertainty            0.202    17.628    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    18.033    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -18.033    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.208ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.191ns  (logic 0.467ns (21.312%)  route 1.724ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 17.476 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.181    21.891    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.686    17.476    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.077    
                         clock uncertainty            0.202    17.278    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.683    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.683    
                         arrival time                          21.891    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.216ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        2.205ns  (logic 0.467ns (21.179%)  route 1.738ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 17.481 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.300ns = ( 19.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    19.034    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    19.134 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.565    19.700    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.367    20.067 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.544    20.610    main_i/mmu_0/gram_bank[2]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.100    20.710 r  main_i/mmu_0/vrama_mem_din[1]_INST_0/O
                         net (fo=4, routed)           1.194    21.905    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    16.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    10.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    12.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    12.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062    14.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.946    15.665    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.789 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          1.692    17.481    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.399    17.082    
                         clock uncertainty            0.202    17.284    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    17.689    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.689    
                         arrival time                          21.905    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.343ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.657%)  route 0.760ns (80.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.258    21.092    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.749    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.749    
                         arrival time                          21.092    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.344ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        4.733ns  (logic 0.291ns (6.149%)  route 4.442ns (93.851%))
  Logic Levels:           3  (BUFG=1 LUT2=2)
  Clock Path Skew:        4.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns = ( 5.691 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.624ns = ( 5.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.985     9.033    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     9.133 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=290, routed)         0.876    10.009    main_i/mmu_0/U0/cpu_sync
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.100    10.109 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.109    main_i/mmu_0/U0/cpu_lock_s0
    SLICE_X41Y38         FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     0.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.062     4.595    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.719 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.972     5.691    main_i/mmu_0/U0/clk200mhz
    SLICE_X41Y38         FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism             -0.399     5.292    
                         clock uncertainty            0.202     5.493    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.272     5.765    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                          10.109    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.348ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.476%)  route 0.878ns (82.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.245    21.097    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.749    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.749    
                         arrival time                          21.097    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.382ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.406%)  route 0.725ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 15.764 - 15.000 ) 
    Source Clock Delay      (SCD):    0.146ns = ( 20.146 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.447    20.146    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141    20.287 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=18, routed)          0.502    20.789    main_i/mmu_0/gram_din[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.045    20.834 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.224    21.057    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.784    15.764    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.319    
                         clock uncertainty            0.202    16.521    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    16.676    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.676    
                         arrival time                          21.057    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.396ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.192ns  (logic 0.186ns (15.602%)  route 1.006ns (84.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 15.918 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.633    20.807    main_i/mmu_0/gram_bank[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.045    20.852 r  main_i/mmu_0/vrama_mem_din[6]_INST_0/O
                         net (fo=4, routed)           0.373    21.225    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.937    15.918    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.472    
                         clock uncertainty            0.202    16.674    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    16.829    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.829    
                         arrival time                          21.225    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.407ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@15.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.148%)  route 0.966ns (83.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 15.838 - 15.000 ) 
    Source Clock Delay      (SCD):    0.033ns = ( 20.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    20.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    18.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    19.653    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    19.698 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334    20.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    20.174 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.682    20.856    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.045    20.901 r  main_i/mmu_0/vrama_mem_addr[9]_INST_0/O
                         net (fo=24, routed)          0.284    21.184    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    12.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    13.316    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.345 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.030    14.376    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    14.432 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=19, routed)          0.493    14.925    main_i/mmu_0/clk200mhz
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.056    14.981 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=26, routed)          0.857    15.838    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    16.392    
                         clock uncertainty            0.202    16.594    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    16.777    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -16.777    
                         arrival time                          21.184    
  -------------------------------------------------------------------
                         slack                                  4.407    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 4.174ns (64.268%)  route 2.321ns (35.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.097     0.989    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     1.467 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           2.321     3.788    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.696     7.485 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.485    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.004ns  (logic 0.419ns (20.905%)  route 1.585ns (79.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.878     0.770    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     1.189 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=74, routed)          1.585     2.774    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 0.478ns (26.036%)  route 1.358ns (73.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.358     2.710    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 0.456ns (23.802%)  route 1.460ns (76.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.629     0.521    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     0.977 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          1.460     2.437    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.073ns  (logic 0.456ns (42.507%)  route 0.617ns (57.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.299     1.191    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y35         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456     1.647 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=74, routed)          0.617     2.263    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.280%)  route 0.310ns (68.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.616     0.314    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y35         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.455 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=74, routed)          0.310     0.765    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.141ns (18.388%)  route 0.626ns (81.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334     0.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     0.174 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.626     0.799    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.148ns (18.409%)  route 0.656ns (81.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.189    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.148     0.337 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          0.656     0.993    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.128ns (14.741%)  route 0.740ns (85.259%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.471     0.169    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.297 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=74, routed)          0.740     1.038    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.427ns (68.979%)  route 0.642ns (31.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.607     0.306    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.148     0.454 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           0.642     1.096    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.279     2.375 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.375    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 4.174ns (64.268%)  route 2.321ns (35.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.097     0.989    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     1.467 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           2.321     3.788    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.696     7.485 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.485    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.004ns  (logic 0.419ns (20.905%)  route 1.585ns (79.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.878     0.770    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     1.189 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=74, routed)          1.585     2.774    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 0.478ns (26.036%)  route 1.358ns (73.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.982     0.874    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     1.352 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          1.358     2.710    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 0.456ns (23.802%)  route 1.460ns (76.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.629     0.521    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     0.977 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          1.460     2.437    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.073ns  (logic 0.456ns (42.507%)  route 0.617ns (57.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.235    -0.232    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.108 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.299     1.191    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y35         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456     1.647 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=74, routed)          0.617     2.263    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.280%)  route 0.310ns (68.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.616     0.314    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y35         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.455 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=74, routed)          0.310     0.765    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.141ns (18.388%)  route 0.626ns (81.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.334     0.033    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     0.174 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=74, routed)          0.626     0.799    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.148ns (18.409%)  route 0.656ns (81.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.491     0.189    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X38Y37         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.148     0.337 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=74, routed)          0.656     0.993    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.128ns (14.741%)  route 0.740ns (85.259%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.471     0.169    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.297 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=74, routed)          0.740     1.038    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X40Y36         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.427ns (68.979%)  route 0.642ns (31.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.800    -0.347    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.607     0.306    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.148     0.454 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           0.642     1.096    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.279     2.375 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.375    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.894ns  (logic 1.467ns (11.376%)  route 11.427ns (88.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        11.427    12.894    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X43Y25         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.128     0.263    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.621ns  (logic 1.467ns (11.622%)  route 11.154ns (88.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        11.154    12.621    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X61Y31         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.467     0.601    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X61Y31         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X35Y22         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X35Y22         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y22         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y22         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.416ns  (logic 1.467ns (11.815%)  route 10.949ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.949    12.416    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y25         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.207     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.416ns  (logic 1.467ns (11.815%)  route 10.949ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.949    12.416    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X41Y25         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.207     0.342    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y25         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.364ns  (logic 1.467ns (11.864%)  route 10.897ns (88.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.897    12.364    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X29Y32         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.070     0.205    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.337ns  (logic 1.467ns (11.890%)  route 10.870ns (88.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.870    12.337    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X59Y34         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.338     0.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y34         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.337ns  (logic 1.467ns (11.890%)  route 10.870ns (88.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.870    12.337    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X59Y34         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.338     0.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y34         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.191ns (29.659%)  route 0.453ns (70.341%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.453     0.599    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.644 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
                         net (fo=1, routed)           0.000     0.644    main_i/Pipelining_WriteBack_0/U0/WriteData[7]
    SLICE_X45Y40         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.631     0.153    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X45Y40         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.236ns (30.660%)  route 0.534ns (69.340%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.376     0.522    main_i/Pipelining_Forwarder_0/U0/lopt_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.567 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2_comp_1/O
                         net (fo=1, routed)           0.158     0.725    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000     0.770    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.490     0.012    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.236ns (27.851%)  route 0.611ns (72.149%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.333     0.479    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.524 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp/O
                         net (fo=1, routed)           0.279     0.802    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000     0.847    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.236ns (27.822%)  route 0.612ns (72.178%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.421     0.567    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X34Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.612 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_1/O
                         net (fo=1, routed)           0.191     0.803    main_i/Pipelining_Forwarder_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     0.848    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.191ns (22.057%)  route 0.675ns (77.943%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.675     0.821    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.866 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_6/O
                         net (fo=1, routed)           0.000     0.866    main_i/Pipelining_WriteBack_0/U0/WriteData[5]
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.672     0.194    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.236ns (27.228%)  route 0.631ns (72.772%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=13, routed)          0.511     0.657    main_i/Pipelining_Forwarder_0/U0/lopt_14
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.702 f  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_5/O
                         net (fo=2, routed)           0.120     0.822    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_9
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.867 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_19/O
                         net (fo=1, routed)           0.000     0.867    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.683     0.205    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.236ns (27.144%)  route 0.633ns (72.856%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=13, routed)          0.578     0.724    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.769 r  main_i/mmu_0/U0/gram_dout[15]_INST_0/O
                         net (fo=1, routed)           0.056     0.824    main_i/CU_WriteSelector_0/U0/RAM_Out[15]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.869 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_14/O
                         net (fo=1, routed)           0.000     0.869    main_i/Pipelining_WriteBack_0/U0/WriteData[15]
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.660     0.182    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.236ns (27.087%)  route 0.635ns (72.913%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.417     0.563    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_3/O
                         net (fo=1, routed)           0.219     0.826    main_i/Pipelining_Forwarder_0/U0/Write_Data[4]_repN_3_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     0.871    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.303ns (34.047%)  route 0.587ns (65.953%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[2]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[2]/Q
                         net (fo=13, routed)          0.445     0.591    main_i/mmu_0/U0/output_config_s_reg_n_0_[2]
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.636 r  main_i/mmu_0/U0/gram_dout[12]_INST_0/O
                         net (fo=1, routed)           0.142     0.778    main_i/CU_WriteSelector_0/U0/RAM_Out[12]
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.112     0.890 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_11/O
                         net (fo=1, routed)           0.000     0.890    main_i/Pipelining_WriteBack_0/U0/WriteData[12]
    SLICE_X49Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.720     0.241    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.236ns (26.219%)  route 0.664ns (73.781%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.433     0.579    main_i/Pipelining_Forwarder_0/U0/lopt_1
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.624 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT3_1/O
                         net (fo=4, routed)           0.231     0.855    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_30
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.900 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000     0.900    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.490     0.012    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.894ns  (logic 1.467ns (11.376%)  route 11.427ns (88.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        11.427    12.894    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X43Y25         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.128     0.263    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.621ns  (logic 1.467ns (11.622%)  route 11.154ns (88.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        11.154    12.621    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X61Y31         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.467     0.601    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X61Y31         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X35Y22         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X35Y22         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y22         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 1.467ns (11.772%)  route 10.994ns (88.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.994    12.460    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y22         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.208     0.342    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y22         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.416ns  (logic 1.467ns (11.815%)  route 10.949ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.949    12.416    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y25         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.207     0.342    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.416ns  (logic 1.467ns (11.815%)  route 10.949ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.949    12.416    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X41Y25         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.207     0.342    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y25         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.364ns  (logic 1.467ns (11.864%)  route 10.897ns (88.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.897    12.364    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X29Y32         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.070     0.205    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.337ns  (logic 1.467ns (11.890%)  route 10.870ns (88.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.870    12.337    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X59Y34         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.338     0.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y34         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.337ns  (logic 1.467ns (11.890%)  route 10.870ns (88.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=197, routed)        10.870    12.337    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X59Y34         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.986    -0.966    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100    -0.866 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         1.338     0.473    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y34         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.191ns (29.659%)  route 0.453ns (70.341%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.453     0.599    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.644 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
                         net (fo=1, routed)           0.000     0.644    main_i/Pipelining_WriteBack_0/U0/WriteData[7]
    SLICE_X45Y40         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.631     0.153    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X45Y40         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.236ns (30.660%)  route 0.534ns (69.340%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.376     0.522    main_i/Pipelining_Forwarder_0/U0/lopt_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.567 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2_comp_1/O
                         net (fo=1, routed)           0.158     0.725    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp/O
                         net (fo=1, routed)           0.000     0.770    main_i/Pipelining_Execution_0/U0/Operand2[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.490     0.012    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.236ns (27.851%)  route 0.611ns (72.149%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.333     0.479    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.524 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21_comp/O
                         net (fo=1, routed)           0.279     0.802    main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25_repN
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4/O
                         net (fo=1, routed)           0.000     0.847    main_i/Pipelining_WriteBack_0/U0/WriteData[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.236ns (27.822%)  route 0.612ns (72.178%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.421     0.567    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X34Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.612 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_1/O
                         net (fo=1, routed)           0.191     0.803    main_i/Pipelining_Forwarder_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp/O
                         net (fo=1, routed)           0.000     0.848    main_i/Pipelining_Execution_0/U0/Operand1[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.191ns (22.057%)  route 0.675ns (77.943%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.675     0.821    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.866 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_6/O
                         net (fo=1, routed)           0.000     0.866    main_i/Pipelining_WriteBack_0/U0/WriteData[5]
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.672     0.194    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y32         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.236ns (27.228%)  route 0.631ns (72.772%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=13, routed)          0.511     0.657    main_i/Pipelining_Forwarder_0/U0/lopt_14
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.702 f  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_5/O
                         net (fo=2, routed)           0.120     0.822    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_9
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.867 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_19/O
                         net (fo=1, routed)           0.000     0.867    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.683     0.205    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y25         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.236ns (27.144%)  route 0.633ns (72.856%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=13, routed)          0.578     0.724    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.769 r  main_i/mmu_0/U0/gram_dout[15]_INST_0/O
                         net (fo=1, routed)           0.056     0.824    main_i/CU_WriteSelector_0/U0/RAM_Out[15]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.869 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_14/O
                         net (fo=1, routed)           0.000     0.869    main_i/Pipelining_WriteBack_0/U0/WriteData[15]
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.660     0.182    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X50Y46         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.236ns (27.087%)  route 0.635ns (72.913%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.417     0.563    main_i/CU_WriteSelector_0/U0/lopt
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.608 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_3/O
                         net (fo=1, routed)           0.219     0.826    main_i/Pipelining_Forwarder_0/U0/Write_Data[4]_repN_3_alias
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp/O
                         net (fo=1, routed)           0.000     0.871    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.713     0.234    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y32         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.303ns (34.047%)  route 0.587ns (65.953%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[2]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  main_i/mmu_0/U0/output_config_s_reg[2]/Q
                         net (fo=13, routed)          0.445     0.591    main_i/mmu_0/U0/output_config_s_reg_n_0_[2]
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.636 r  main_i/mmu_0/U0/gram_dout[12]_INST_0/O
                         net (fo=1, routed)           0.142     0.778    main_i/CU_WriteSelector_0/U0/RAM_Out[12]
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.112     0.890 r  main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_11/O
                         net (fo=1, routed)           0.000     0.890    main_i/Pipelining_WriteBack_0/U0/WriteData[12]
    SLICE_X49Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.720     0.241    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X49Y43         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.236ns (26.219%)  route 0.664ns (73.781%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=40, routed)          0.433     0.579    main_i/Pipelining_Forwarder_0/U0/lopt_1
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.624 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT3_1/O
                         net (fo=4, routed)           0.231     0.855    main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_30
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.900 r  main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp/O
                         net (fo=1, routed)           0.000     0.900    main_i/Pipelining_Execution_0/U0/Operand1[7]
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.120    -0.535    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.056    -0.479 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=178, routed)         0.490     0.012    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y42         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C





