	component Total is
		port (
			audio_0_avalon_left_channel_sink_data            : in    std_logic_vector(15 downto 0) := (others => 'X'); -- data
			audio_0_avalon_left_channel_sink_valid           : in    std_logic                     := 'X';             -- valid
			audio_0_avalon_left_channel_sink_ready           : out   std_logic;                                        -- ready
			audio_0_avalon_left_channel_source_ready         : in    std_logic                     := 'X';             -- ready
			audio_0_avalon_left_channel_source_data          : out   std_logic_vector(15 downto 0);                    -- data
			audio_0_avalon_left_channel_source_valid         : out   std_logic;                                        -- valid
			audio_0_avalon_right_channel_sink_data           : in    std_logic_vector(15 downto 0) := (others => 'X'); -- data
			audio_0_avalon_right_channel_sink_valid          : in    std_logic                     := 'X';             -- valid
			audio_0_avalon_right_channel_sink_ready          : out   std_logic;                                        -- ready
			audio_0_avalon_right_channel_source_ready        : in    std_logic                     := 'X';             -- ready
			audio_0_avalon_right_channel_source_data         : out   std_logic_vector(15 downto 0);                    -- data
			audio_0_avalon_right_channel_source_valid        : out   std_logic;                                        -- valid
			audio_0_external_interface_ADCDAT                : in    std_logic                     := 'X';             -- ADCDAT
			audio_0_external_interface_ADCLRCK               : in    std_logic                     := 'X';             -- ADCLRCK
			audio_0_external_interface_BCLK                  : in    std_logic                     := 'X';             -- BCLK
			audio_0_external_interface_DACDAT                : out   std_logic;                                        -- DACDAT
			audio_0_external_interface_DACLRCK               : in    std_logic                     := 'X';             -- DACLRCK
			audio_and_video_config_0_external_interface_SDAT : inout std_logic                     := 'X';             -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;                                        -- SCLK
			audio_pll_0_audio_clk_clk                        : out   std_logic;                                        -- clk
			clk_clk                                          : in    std_logic                     := 'X';             -- clk
			new_sdram_controller_0_s1_address                : in    std_logic_vector(22 downto 0) := (others => 'X'); -- address
			new_sdram_controller_0_s1_byteenable_n           : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable_n
			new_sdram_controller_0_s1_chipselect             : in    std_logic                     := 'X';             -- chipselect
			new_sdram_controller_0_s1_writedata              : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			new_sdram_controller_0_s1_read_n                 : in    std_logic                     := 'X';             -- read_n
			new_sdram_controller_0_s1_write_n                : in    std_logic                     := 'X';             -- write_n
			new_sdram_controller_0_s1_readdata               : out   std_logic_vector(31 downto 0);                    -- readdata
			new_sdram_controller_0_s1_readdatavalid          : out   std_logic;                                        -- readdatavalid
			new_sdram_controller_0_s1_waitrequest            : out   std_logic;                                        -- waitrequest
			new_sdram_controller_0_wire_addr                 : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n                : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke                  : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n                 : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm                  : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n                : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n                 : out   std_logic;                                        -- we_n
			reset_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			sys_sdram_pll_0_sdram_clk_clk                    : out   std_logic                                         -- clk
		);
	end component Total;

