<stg><name>qrf_top_Loop_1_proc3</name>


<trans_list>

<trans id="1242" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="12" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="13" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="16" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="62" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="87" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="90" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="136" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="160" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="161" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="161" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="180" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="182" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="201" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="202" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:0  %phi_ln459 = phi i2 [ 0, %newFuncRoot ], [ %add_ln459, %arrayctor.loop1.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln459"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i.i:1  %add_ln459 = add i2 %phi_ln459, 1

]]></Node>
<StgValue><ssdm name="add_ln459"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:3  br label %arrayctor.loop3.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop3.i.i.i:0  %phi_ln459_1 = phi i2 [ 0, %arrayctor.loop.i.i.i ], [ %add_ln459_1, %arrayctor.loop3.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln459_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop3.i.i.i:1  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop3.i.i.i:2  %zext_ln1027 = zext i4 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3.i.i.i:3  %Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3.i.i.i:4  %Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3.i.i.i:5  %add_ln459_1 = add i2 %phi_ln459_1, 1

]]></Node>
<StgValue><ssdm name="add_ln459_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3.i.i.i:6  store float 0.000000e+00, float* %Qi_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3.i.i.i:7  store float 0.000000e+00, float* %Qi_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3.i.i.i:8  %icmp_ln459 = icmp eq i2 %phi_ln459_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln459"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3.i.i.i:9  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3.i.i.i:10  br i1 %icmp_ln459, label %arrayctor.loop1.i.i.i, label %arrayctor.loop3.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.i.i:0  %icmp_ln459_1 = icmp eq i2 %phi_ln459, -1

]]></Node>
<StgValue><ssdm name="icmp_ln459_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i.i.i:1  br i1 %icmp_ln459_1, label %arrayctor.loop4.i.preheader, label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.i.preheader:0  br label %arrayctor.loop4.i

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop4.i:0  %phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45.i ], [ 0, %arrayctor.loop4.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln460"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4.i:1  %add_ln460 = add i2 %phi_ln460, 1

]]></Node>
<StgValue><ssdm name="add_ln460"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4.i:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.i:3  br label %arrayctor.loop7.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop7.i:0  %phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4.i ], [ %add_ln460_1, %arrayctor.loop7.i ]

]]></Node>
<StgValue><ssdm name="phi_ln460_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop7.i:1  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop7.i:2  %zext_ln1027_1 = zext i4 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7.i:3  %Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7.i:4  %Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7.i:5  %add_ln460_1 = add i2 %phi_ln460_1, 1

]]></Node>
<StgValue><ssdm name="add_ln460_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7.i:6  store float 0.000000e+00, float* %Ri_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7.i:7  store float 0.000000e+00, float* %Ri_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7.i:8  %icmp_ln460 = icmp eq i2 %phi_ln460_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln460"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7.i:9  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7.i:10  br i1 %icmp_ln460, label %arrayctor.loop45.i, label %arrayctor.loop7.i

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop45.i:0  %icmp_ln460_1 = icmp eq i2 %phi_ln460, -1

]]></Node>
<StgValue><ssdm name="icmp_ln460_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45.i:1  br i1 %icmp_ln460_1, label %.preheader.preheader, label %arrayctor.loop4.i

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %r_0_i = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r_0_i"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln471 = icmp eq i3 %r_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln471"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %r = add i3 %r_0_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln471, label %.preheader3.i.preheader.preheader, label %qrf_in_row_assign_begin

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_in_row_assign_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln471"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_in_row_assign_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="3">
<![CDATA[
qrf_in_row_assign_begin:2  %zext_ln1067 = zext i3 %r_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
qrf_in_row_assign_begin:3  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
qrf_in_row_assign_begin:4  %zext_ln1067_1 = zext i5 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
qrf_in_row_assign_begin:5  %add_ln1067 = add i6 %zext_ln1067, %zext_ln1067_1

]]></Node>
<StgValue><ssdm name="add_ln1067"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
qrf_in_row_assign_begin:6  %zext_ln1067_2 = zext i6 %add_ln1067 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_row_assign_begin:7  %Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_2

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_row_assign_begin:8  %Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_2

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_row_assign_begin:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.i.preheader.preheader:0  br label %.preheader3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %c_0_i = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_2, %qrf_in_col_assign_Qi_end ]

]]></Node>
<StgValue><ssdm name="c_0_i"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln472 = icmp eq i3 %c_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %c_2 = add i3 %c_0_i, 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln472, label %.preheader4.i.preheader, label %qrf_in_col_assign_Qi_begin

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_in_col_assign_Qi_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln472"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_in_col_assign_Qi_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
qrf_in_col_assign_Qi_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln473"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_in_col_assign_Qi_begin:3  %icmp_ln474 = icmp eq i3 %r_0_i, %c_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_in_col_assign_Qi_begin:4  br i1 %icmp_ln474, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln1067_3 = zext i3 %c_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067_3"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln1067_1 = add i6 %zext_ln1067_1, %zext_ln1067_3

]]></Node>
<StgValue><ssdm name="add_ln1067_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln1067_4 = zext i6 %add_ln1067_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067_4"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_4

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_4

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %qrf_in_col_assign_Qi_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %qrf_in_col_assign_Qi_end

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_in_col_assign_Qi_end:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str25, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_col_assign_Qi_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.preheader:0  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i:0  %c12_0_i = phi i3 [ %c, %qrf_in_col_assign_Ri ], [ 0, %.preheader4.i.preheader ]

]]></Node>
<StgValue><ssdm name="c12_0_i"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i:1  %icmp_ln480 = icmp eq i3 %c12_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i:3  %c = add i3 %c12_0_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i:4  br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %qrf_in_col_assign_Ri

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="3">
<![CDATA[
qrf_in_col_assign_Ri:3  %zext_ln482 = zext i3 %c12_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
qrf_in_col_assign_Ri:4  %add_ln482 = add i6 %zext_ln1067_1, %zext_ln482

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
qrf_in_col_assign_Ri:5  %zext_ln482_1 = zext i6 %add_ln482 to i64

]]></Node>
<StgValue><ssdm name="zext_ln482_1"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_col_assign_Ri:8  %A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_1

]]></Node>
<StgValue><ssdm name="A_M_real_addr"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_col_assign_Ri:9  %A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_1

]]></Node>
<StgValue><ssdm name="A_M_imag_addr"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:10  %A_M_real_load = load float* %A_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_real_load"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:12  %A_M_imag_load = load float* %A_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_imag_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_in_col_assign_Ri:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln480"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_in_col_assign_Ri:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
qrf_in_col_assign_Ri:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln481"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_col_assign_Ri:6  %Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_col_assign_Ri:7  %Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_1"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:10  %A_M_real_load = load float* %A_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_real_load"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:11  store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:12  %A_M_imag_load = load float* %A_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_imag_load"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
qrf_in_col_assign_Ri:13  store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_in_col_assign_Ri:14  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str26, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_col_assign_Ri:15  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_in_row_assign_end:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str24, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_row_assign_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.i.preheader:0  %indvar_flatten = phi i4 [ %add_ln486, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3.i.preheader:1  %j_0_i = phi i3 [ %select_ln486_3, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3.i.preheader:2  %i_0_i = phi i2 [ %i, %._crit_edge.i ], [ -1, %.preheader3.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3.i.preheader:3  %icmp_ln490 = icmp eq i3 %j_0_i, 3

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="1">
<![CDATA[
.preheader3.i.preheader:4  %zext_ln499 = zext i1 %icmp_ln490 to i3

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.i.preheader:5  %icmp_ln486 = icmp eq i4 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="icmp_ln486"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.i.preheader:6  %add_ln486 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.i.preheader:7  br i1 %icmp_ln486, label %.preheader1.i.exitStub, label %qrf_row_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_row_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @qrf_col_loop_qrf_row)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
qrf_row_loop_begin:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
qrf_row_loop_begin:2  %icmp_ln498 = icmp eq i2 %i_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
qrf_row_loop_begin:3  %select_ln486 = select i1 %icmp_ln498, i2 -1, i2 %i_0_i

]]></Node>
<StgValue><ssdm name="select_ln486"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:4  %add_ln513_1 = add i3 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="add_ln513_1"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:5  %icmp_ln490_1 = icmp eq i3 %add_ln513_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln490_1"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
qrf_row_loop_begin:6  %select_ln486_1 = select i1 %icmp_ln498, i1 %icmp_ln490_1, i1 %icmp_ln490

]]></Node>
<StgValue><ssdm name="select_ln486_1"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="1">
<![CDATA[
qrf_row_loop_begin:7  %zext_ln499_1 = zext i1 %icmp_ln490_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln499_1"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="1">
<![CDATA[
qrf_row_loop_begin:8  %zext_ln486 = zext i1 %select_ln486_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:9  %sub_ln499 = sub i3 %add_ln513_1, %zext_ln499_1

]]></Node>
<StgValue><ssdm name="sub_ln499"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:10  %sub_ln499_1 = sub i3 %j_0_i, %zext_ln499

]]></Node>
<StgValue><ssdm name="sub_ln499_1"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
qrf_row_loop_begin:11  %select_ln486_2 = select i1 %icmp_ln498, i3 %sub_ln499, i3 %sub_ln499_1

]]></Node>
<StgValue><ssdm name="select_ln486_2"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
qrf_row_loop_begin:12  %select_ln486_3 = select i1 %icmp_ln498, i3 %add_ln513_1, i3 %j_0_i

]]></Node>
<StgValue><ssdm name="select_ln486_3"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="3">
<![CDATA[
qrf_row_loop_begin:13  %zext_ln513 = zext i3 %select_ln486_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln513"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:14  %add_ln513 = add i3 %j_0_i, 2

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
qrf_row_loop_begin:15  %select_ln486_4 = select i1 %icmp_ln498, i3 %add_ln513, i3 %add_ln513_1

]]></Node>
<StgValue><ssdm name="select_ln486_4"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
qrf_row_loop_begin:16  %zext_ln486_1 = zext i3 %select_ln486_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln486_1"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_row_loop_begin:17  %xor_ln486 = xor i32 %zext_ln486_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln486"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="2">
<![CDATA[
qrf_row_loop_begin:18  %zext_ln498 = zext i2 %select_ln486 to i3

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_row_loop_begin:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_row_loop_begin:20  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:21  %icmp_ln499 = icmp sgt i3 %zext_ln498, %select_ln486_2

]]></Node>
<StgValue><ssdm name="icmp_ln499"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_row_loop_begin:22  br i1 %icmp_ln499, label %7, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln499"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln503 = add i2 %select_ln486, -1

]]></Node>
<StgValue><ssdm name="add_ln503"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln503 = zext i4 %tmp_7 to i5

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln503_1 = add i5 %zext_ln513, %zext_ln503

]]></Node>
<StgValue><ssdm name="add_ln503_1"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln503_1 = zext i5 %add_ln503_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln503_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
:8  %p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  %tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln486, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="4">
<![CDATA[
:10  %zext_ln503_2 = zext i4 %tmp_8 to i5

]]></Node>
<StgValue><ssdm name="zext_ln503_2"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %add_ln503_2 = add i5 %zext_ln513, %zext_ln503_2

]]></Node>
<StgValue><ssdm name="add_ln503_2"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="5">
<![CDATA[
:12  %zext_ln503_3 = zext i5 %add_ln503_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln503_3"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_3"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_r_M_real = load float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:16  %p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0">
<![CDATA[
.preheader1.i.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="354" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
:8  %p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_r_M_real = load float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:16  %p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %select_ln486_1, label %._crit_edge.i.i.i, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %p_Val2_39 = bitcast float %p_r_M_real_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:1  %trunc_ln368_2 = trunc i32 %p_Val2_39 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_2"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:2  %trunc_ln189_2 = trunc i32 %p_Val2_39 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_2"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv:3  %p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %d1_4 = bitcast i32 %p_Result_26 to float

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %p_Val2_36 = bitcast float %p_r_M_imag_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:6  %trunc_ln368_3 = trunc i32 %p_Val2_36 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_3"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln189_3 = trunc i32 %p_Val2_36 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_3"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv:8  %p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:9  %d2_5 = bitcast i32 %p_Result_27 to float

]]></Node>
<StgValue><ssdm name="d2_5"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_37 = bitcast float %p_r_M_real to i32

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln368_4 = trunc i32 %p_Val2_37 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_4"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:12  %trunc_ln189_4 = trunc i32 %p_Val2_37 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_4"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv:13  %p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %largest_9 = bitcast i32 %p_Result_28 to float

]]></Node>
<StgValue><ssdm name="largest_9"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %p_Val2_38 = bitcast float %p_r_M_imag to i32

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:16  %trunc_ln368_5 = trunc i32 %p_Val2_38 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_5"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:17  %trunc_ln189_5 = trunc i32 %p_Val2_38 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_5"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv:18  %p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:19  %d3_7 = bitcast i32 %p_Result_29 to float

]]></Node>
<StgValue><ssdm name="d3_7"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_39, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_36, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:22  %icmp_ln179 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:23  %icmp_ln179_1 = icmp eq i23 %trunc_ln189_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln179_1"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_ln179 = or i1 %icmp_ln179_1, %icmp_ln179

]]></Node>
<StgValue><ssdm name="or_ln179"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25  %icmp_ln179_2 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln179_2"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:26  %icmp_ln179_3 = icmp eq i23 %trunc_ln189_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln179_3"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %or_ln179_1 = or i1 %icmp_ln179_3, %icmp_ln179_2

]]></Node>
<StgValue><ssdm name="or_ln179_1"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_15 = fcmp ogt float %d1_4, %d2_5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_37, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:32  %icmp_ln179_4 = icmp ne i8 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln179_4"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:33  %icmp_ln179_5 = icmp eq i23 %trunc_ln189_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln179_5"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %or_ln179_2 = or i1 %icmp_ln179_5, %icmp_ln179_4

]]></Node>
<StgValue><ssdm name="or_ln179_2"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_19 = fcmp ogt float %d1_4, %largest_9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:38  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_38, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39  %icmp_ln179_6 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln179_6"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:40  %icmp_ln179_7 = icmp eq i23 %trunc_ln189_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln179_7"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %or_ln179_3 = or i1 %icmp_ln179_7, %icmp_ln179_6

]]></Node>
<StgValue><ssdm name="or_ln179_3"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_21 = fcmp ogt float %d1_4, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_22 = fcmp ogt float %d2_5, %d1_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_23 = fcmp ogt float %d2_5, %largest_9

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_24 = fcmp ogt float %d2_5, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_25 = fcmp ogt float %largest_9, %d1_4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_26 = fcmp ogt float %largest_9, %d2_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_28 = fcmp ogt float %largest_9, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:0  %p_Val2_s = bitcast float %p_r_M_real to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:1  %trunc_ln368 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:2  %trunc_ln189 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge.i.i.i:3  %p_Result_30 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %largest_10 = bitcast i32 %p_Result_30 to float

]]></Node>
<StgValue><ssdm name="largest_10"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %p_Val2_34 = bitcast float %p_r_M_imag to i32

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %trunc_ln368_1 = trunc i32 %p_Val2_34 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %trunc_ln189_1 = trunc i32 %p_Val2_34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_1"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge.i.i.i:8  %p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:9  %d3 = bitcast i32 %p_Result_31 to float

]]></Node>
<StgValue><ssdm name="d3"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.i:10  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i:11  %icmp_ln189 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i.i.i:12  %icmp_ln189_1 = icmp eq i23 %trunc_ln189, 0

]]></Node>
<StgValue><ssdm name="icmp_ln189_1"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:13  %or_ln189 = or i1 %icmp_ln189_1, %icmp_ln189

]]></Node>
<StgValue><ssdm name="or_ln189"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:14  %tmp_2 = fcmp ogt float %largest_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.i:15  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i:16  %icmp_ln189_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln189_2"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i.i.i:17  %icmp_ln189_3 = icmp eq i23 %trunc_ln189_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln189_3"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:18  %or_ln189_1 = or i1 %icmp_ln189_3, %icmp_ln189_2

]]></Node>
<StgValue><ssdm name="or_ln189_1"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:20  %tmp_10 = fcmp ogt float %largest_10, %d3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="424" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %and_ln179 = and i1 %or_ln179, %or_ln179_1

]]></Node>
<StgValue><ssdm name="and_ln179"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_15 = fcmp ogt float %d1_4, %d2_5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %and_ln179_2 = and i1 %and_ln179, %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln179_2"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln179_3 = and i1 %or_ln179, %or_ln179_2

]]></Node>
<StgValue><ssdm name="and_ln179_3"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_19 = fcmp ogt float %d1_4, %largest_9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %and_ln179_4 = and i1 %and_ln179_3, %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln179_4"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %and_ln179_5 = and i1 %or_ln179, %or_ln179_3

]]></Node>
<StgValue><ssdm name="and_ln179_5"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_21 = fcmp ogt float %d1_4, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %and_ln179_6 = and i1 %and_ln179_5, %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln179_6"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %and_ln179_7 = and i1 %and_ln179_4, %and_ln179_6

]]></Node>
<StgValue><ssdm name="and_ln179_7"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln179_1 = and i1 %and_ln179_7, %and_ln179_2

]]></Node>
<StgValue><ssdm name="and_ln179_1"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_22 = fcmp ogt float %d2_5, %d1_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %and_ln184 = and i1 %and_ln179, %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln184"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %and_ln184_1 = and i1 %or_ln179_1, %or_ln179_2

]]></Node>
<StgValue><ssdm name="and_ln184_1"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_23 = fcmp ogt float %d2_5, %largest_9

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %and_ln184_2 = and i1 %and_ln184_1, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln184_2"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln184_3 = and i1 %or_ln179_1, %or_ln179_3

]]></Node>
<StgValue><ssdm name="and_ln184_3"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_24 = fcmp ogt float %d2_5, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %and_ln184_4 = and i1 %and_ln184_3, %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln184_4"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_25 = fcmp ogt float %largest_9, %d1_4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %and_ln189_4 = and i1 %and_ln179_3, %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln189_4"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_26 = fcmp ogt float %largest_9, %d2_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %and_ln189_5 = and i1 %and_ln184_1, %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln189_5"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %and_ln189_6 = and i1 %or_ln179_2, %or_ln179_3

]]></Node>
<StgValue><ssdm name="and_ln189_6"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_28 = fcmp ogt float %largest_9, %d3_7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %and_ln189_7 = and i1 %and_ln189_6, %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln189_7"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %and_ln189_8 = and i1 %and_ln189_5, %and_ln189_7

]]></Node>
<StgValue><ssdm name="and_ln189_8"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %and_ln189_2 = and i1 %and_ln189_8, %and_ln189_4

]]></Node>
<StgValue><ssdm name="and_ln189_2"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %xor_ln179 = xor i1 %and_ln179_1, true

]]></Node>
<StgValue><ssdm name="xor_ln179"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %and_ln184_5 = and i1 %and_ln184_2, %and_ln184_4

]]></Node>
<StgValue><ssdm name="and_ln184_5"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %and_ln184_6 = and i1 %and_ln184, %xor_ln179

]]></Node>
<StgValue><ssdm name="and_ln184_6"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %and_ln184_7 = and i1 %and_ln184_6, %and_ln184_5

]]></Node>
<StgValue><ssdm name="and_ln184_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="456" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179_1" val="0"/>
<literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:65  %largest_6 = select i1 %and_ln189_2, float %largest_9, float %d3_7

]]></Node>
<StgValue><ssdm name="largest_6"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:76  %largest_7 = select i1 %and_ln179_1, float %d1_4, float %largest_6

]]></Node>
<StgValue><ssdm name="largest_7"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:77  %largest_8 = select i1 %and_ln184_7, float %d2_5, float %largest_7

]]></Node>
<StgValue><ssdm name="largest_8"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_30 = fcmp oeq float %largest_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="460" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179_1" val="0"/>
<literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:64  %d3_4 = select i1 %and_ln189_2, float %d3_7, float %largest_9

]]></Node>
<StgValue><ssdm name="d3_4"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:66  %d1 = select i1 %and_ln179_1, float %d2_5, float %d1_4

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:71  %d1_3 = select i1 %and_ln184_7, float %d1_4, float %d1

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72  %d2 = select i1 %and_ln179_1, float %largest_9, float %d2_5

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %d2_4 = select i1 %and_ln184_7, float %largest_9, float %d2

]]></Node>
<StgValue><ssdm name="d2_4"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74  %d3_5 = select i1 %and_ln179_1, float %d3_7, float %d3_4

]]></Node>
<StgValue><ssdm name="d3_5"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:75  %d3_6 = select i1 %and_ln184_7, float %d3_7, float %d3_5

]]></Node>
<StgValue><ssdm name="d3_6"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:78  %bitcast_ln201_1 = bitcast float %largest_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln201_1"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:79  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:80  %trunc_ln201_1 = trunc i32 %bitcast_ln201_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln201_1"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:81  %icmp_ln201_2 = icmp ne i8 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201_2"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:82  %icmp_ln201_3 = icmp eq i23 %trunc_ln201_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln201_3"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %or_ln201_1 = or i1 %icmp_ln201_3, %icmp_ln201_2

]]></Node>
<StgValue><ssdm name="or_ln201_1"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_30 = fcmp oeq float %largest_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %and_ln201_1 = and i1 %or_ln201_1, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln201_1"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:86  br i1 %and_ln201_1, label %"qrf_magnitude<float>.exit42.i.i", label %8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="479" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="482" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="485" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="488" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="491" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="494" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="497" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="500" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="503" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="506" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="509" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="512" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="515" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="518" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="521" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1 = fdiv float %d1_3, %largest_8

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x2_1 = fdiv float %d2_4, %largest_8

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x3_1 = fdiv float %d3_6, %largest_8

]]></Node>
<StgValue><ssdm name="x3_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="524" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="x1_sqd"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x2_sqd_1 = fmul float %x2_1, %x2_1

]]></Node>
<StgValue><ssdm name="x2_sqd_1"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %x3_sqd_1 = fmul float %x3_1, %x3_1

]]></Node>
<StgValue><ssdm name="x3_sqd_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="527" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="x1_sqd"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x2_sqd_1 = fmul float %x2_1, %x2_1

]]></Node>
<StgValue><ssdm name="x2_sqd_1"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %x3_sqd_1 = fmul float %x3_1, %x3_1

]]></Node>
<StgValue><ssdm name="x3_sqd_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="530" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="x1_sqd"/></StgValue>
</operation>

<operation id="531" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x2_sqd_1 = fmul float %x2_1, %x2_1

]]></Node>
<StgValue><ssdm name="x2_sqd_1"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %x3_sqd_1 = fmul float %x3_1, %x3_1

]]></Node>
<StgValue><ssdm name="x3_sqd_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="533" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="x1_sqd"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x2_sqd_1 = fmul float %x2_1, %x2_1

]]></Node>
<StgValue><ssdm name="x2_sqd_1"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %x3_sqd_1 = fmul float %x3_1, %x3_1

]]></Node>
<StgValue><ssdm name="x3_sqd_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="536" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s2_1 = fadd float %x2_sqd_1, %x3_sqd_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="537" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %s1_1 = fadd float %x1_sqd, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="538" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s2_1 = fadd float %x2_sqd_1, %x3_sqd_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %s1_1 = fadd float %x1_sqd, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="540" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s2_1 = fadd float %x2_sqd_1, %x3_sqd_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %s1_1 = fadd float %x1_sqd, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="542" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s2_1 = fadd float %x2_sqd_1, %x3_sqd_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %s1_1 = fadd float %x1_sqd, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="544" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s2_1 = fadd float %x2_sqd_1, %x3_sqd_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %s1_1 = fadd float %x1_sqd, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="546" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %s3 = fadd float %s1_1, %s2_1

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="547" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %s3 = fadd float %s1_1, %s2_1

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="548" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %s3 = fadd float %s1_1, %s2_1

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="549" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %s3 = fadd float %s1_1, %s2_1

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="550" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %s3 = fadd float %s1_1, %s2_1

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="551" st_id="46" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="552" st_id="47" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="553" st_id="48" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="554" st_id="49" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="555" st_id="50" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="556" st_id="51" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="557" st_id="52" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="558" st_id="53" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="559" st_id="54" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="560" st_id="55" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="561" st_id="56" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="562" st_id="57" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="563" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_27 = fmul float %largest_8, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="564" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_27 = fmul float %largest_8, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="565" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_27 = fmul float %largest_8, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="566" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_27 = fmul float %largest_8, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %"qrf_magnitude<float>.exit42.i.i"

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:1  %tmp_33 = fcmp oeq float %d1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:3  %tmp_34 = fcmp oeq float %d2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:5  %tmp_36 = fcmp oeq float %largest_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:7  %tmp_37 = fcmp oeq float %d3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="572" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:0  %sqrt_mag_a_mag_b = phi float [ %tmp_27, %8 ], [ 0.000000e+00, %_ifconv ]

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="573" st_id="62" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:1  %tmp_33 = fcmp oeq float %d1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:2  %and_ln284 = and i1 %or_ln179, %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:3  %tmp_34 = fcmp oeq float %d2_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:4  %and_ln284_1 = and i1 %or_ln179_1, %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:5  %tmp_36 = fcmp oeq float %largest_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="578" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:6  %and_ln284_3 = and i1 %or_ln179_2, %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln284_3"/></StgValue>
</operation>

<operation id="579" st_id="62" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:7  %tmp_37 = fcmp oeq float %d3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="580" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:8  %and_ln284_4 = and i1 %or_ln179_3, %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln284_4"/></StgValue>
</operation>

<operation id="581" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:9  %and_ln284_5 = and i1 %and_ln284, %and_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln284_5"/></StgValue>
</operation>

<operation id="582" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:10  %and_ln284_6 = and i1 %and_ln284_3, %and_ln284_4

]]></Node>
<StgValue><ssdm name="and_ln284_6"/></StgValue>
</operation>

<operation id="583" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:11  %and_ln284_2 = and i1 %and_ln284_6, %and_ln284_5

]]></Node>
<StgValue><ssdm name="and_ln284_2"/></StgValue>
</operation>

<operation id="584" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_magnitude<float>.exit42.i.i:12  br i1 %and_ln284_2, label %6, label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="585" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:0  %tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="586" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:1  %tmp_i_i_83 = fmul float %p_r_M_imag_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_83"/></StgValue>
</operation>

<operation id="587" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="588" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:5  %tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="589" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:6  %tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="590" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:10  %tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="591" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:11  %tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="592" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:13  %tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="593" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:14  %tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_39, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="595" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:1  %p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 1065353216) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
:2  %c_tmp_M_real = bitcast i32 %p_Result_25 to float

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="597" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="598" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:0  %tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="599" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:1  %tmp_i_i_83 = fmul float %p_r_M_imag_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_83"/></StgValue>
</operation>

<operation id="600" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="601" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:5  %tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="602" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:6  %tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="603" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:10  %tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="604" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:11  %tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="605" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:13  %tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="606" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:14  %tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="607" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:0  %tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:1  %tmp_i_i_83 = fmul float %p_r_M_imag_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_83"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="610" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:5  %tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="611" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:6  %tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:10  %tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:11  %tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="614" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:13  %tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="615" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:14  %tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="616" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:0  %tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="617" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:1  %tmp_i_i_83 = fmul float %p_r_M_imag_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_83"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:5  %tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:6  %tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="621" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:10  %tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="622" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:11  %tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="623" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:13  %tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="624" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:14  %tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="625" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_83

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="626" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:12  %tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="630" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_83

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:12  %tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="634" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="635" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_83

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="636" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="637" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="638" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:12  %tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="639" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="640" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_83

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="641" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="642" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="643" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:12  %tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="644" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="645" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_83

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="646" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="647" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="648" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:12  %tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="649" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="650" st_id="71" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="651" st_id="71" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="652" st_id="71" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="653" st_id="71" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="654" st_id="72" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="655" st_id="72" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="656" st_id="72" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="657" st_id="72" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="658" st_id="73" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="659" st_id="73" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="660" st_id="73" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="661" st_id="73" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="662" st_id="74" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="663" st_id="74" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="664" st_id="74" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="666" st_id="75" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="667" st_id="75" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="668" st_id="75" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="669" st_id="75" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="670" st_id="76" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="671" st_id="76" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="672" st_id="76" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="673" st_id="76" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="674" st_id="77" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="675" st_id="77" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="676" st_id="77" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="677" st_id="77" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="678" st_id="78" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="679" st_id="78" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="680" st_id="78" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="681" st_id="78" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="682" st_id="79" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="683" st_id="79" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="684" st_id="79" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="685" st_id="79" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="686" st_id="80" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="687" st_id="80" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="688" st_id="80" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="689" st_id="80" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="690" st_id="81" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="693" st_id="81" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="694" st_id="82" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="695" st_id="82" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="696" st_id="82" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="698" st_id="83" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="699" st_id="83" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="700" st_id="83" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="701" st_id="83" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="702" st_id="84" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="703" st_id="84" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="704" st_id="84" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="705" st_id="84" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="706" st_id="85" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="707" st_id="85" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="708" st_id="85" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="709" st_id="85" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="710" st_id="86" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:8  %c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="711" st_id="86" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="712" st_id="86" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="713" st_id="86" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="714" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:18  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="715" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_M_real_1 = phi float [ %c_tmp_M_real, %6 ], [ %c_tmp_M_real_1, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="tmp_M_real_1"/></StgValue>
</operation>

<operation id="716" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %tmp_M_imag_3 = phi float [ 0.000000e+00, %6 ], [ %c_tmp_M_imag, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="tmp_M_imag_3"/></StgValue>
</operation>

<operation id="717" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %tmp_M_real_2 = phi float [ 0.000000e+00, %6 ], [ %s_tmp_M_real_1, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="tmp_M_real_2"/></StgValue>
</operation>

<operation id="718" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %s_tmp_M_imag = phi float [ 0.000000e+00, %6 ], [ %complex_M_imag_writ, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="s_tmp_M_imag"/></StgValue>
</operation>

<operation id="719" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln155_3 = bitcast float %tmp_M_imag_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155_3"/></StgValue>
</operation>

<operation id="720" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %xor_ln155_1 = xor i32 %bitcast_ln155_3, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155_1"/></StgValue>
</operation>

<operation id="721" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_M_imag_4 = bitcast i32 %xor_ln155_1 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_4"/></StgValue>
</operation>

<operation id="722" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
:7  %bitcast_ln155_5 = bitcast float %s_tmp_M_imag to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155_5"/></StgValue>
</operation>

<operation id="723" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %xor_ln155_2 = xor i32 %bitcast_ln155_5, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155_2"/></StgValue>
</operation>

<operation id="724" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_M_imag_6 = bitcast i32 %xor_ln155_2 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_6"/></StgValue>
</operation>

<operation id="725" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
:10  %bitcast_ln444 = bitcast float %tmp_M_real_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444"/></StgValue>
</operation>

<operation id="726" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %xor_ln444 = xor i32 %bitcast_ln444, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444"/></StgValue>
</operation>

<operation id="727" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
:12  %bitcast_ln444_1 = bitcast i32 %xor_ln444 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln444_1"/></StgValue>
</operation>

<operation id="728" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %"qrf_givens<float>.exit.i274"

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4.i.i ], [ 1.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4.i.i ], [ 0.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]

]]></Node>
<StgValue><ssdm name="s_tmp_M_imag_2"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %xor_ln155 = xor i32 %bitcast_ln155, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="733" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_M_imag_2 = bitcast i32 %xor_ln155 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_2"/></StgValue>
</operation>

<operation id="734" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"qrf_givens<float>.exit.i274"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="735" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:0  %p_f_assign = phi float [ %mag_M_real, %12 ], [ %sqrt_mag_a_mag_b, %11 ]

]]></Node>
<StgValue><ssdm name="p_f_assign"/></StgValue>
</operation>

<operation id="736" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:1  %p_r_M_imag_5 = phi float [ %tmp_M_imag_2, %12 ], [ %tmp_M_imag_3, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="737" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:2  %p_r_M_real_6 = phi float [ %tmp_M_real, %12 ], [ %tmp_M_real_1, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="738" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:3  %p_r_M_imag_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_6, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="739" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:4  %p_r_M_real_5 = phi float [ 0.000000e+00, %12 ], [ %bitcast_ln444_1, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="740" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:5  %p_r_M_real_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_real_2, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="741" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:6  %p_r_M_imag_2 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_4, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="742" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:7  %p_r_M_real_2 = phi float [ 1.000000e+00, %12 ], [ %tmp_M_real_1, %11 ]

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="743" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_givens<float>.exit.i274:8  br i1 %select_ln486_1, label %10, label %5

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="744" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %p_f_assign, float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="745" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="746" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="747" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %p_f_assign, float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="748" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="749" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="750" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="751" st_id="88" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:14  %tmp_2 = fcmp ogt float %largest_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="752" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:19  %and_ln189_1 = and i1 %or_ln189, %or_ln189_1

]]></Node>
<StgValue><ssdm name="and_ln189_1"/></StgValue>
</operation>

<operation id="753" st_id="88" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:20  %tmp_10 = fcmp ogt float %largest_10, %d3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="754" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:21  %and_ln189_3 = and i1 %and_ln189_1, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln189_3"/></StgValue>
</operation>

<operation id="755" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:22  %and_ln189 = and i1 %and_ln189_3, %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="756" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:23  %largest_1 = select i1 %and_ln189, float %largest_10, float %d3

]]></Node>
<StgValue><ssdm name="largest_1"/></StgValue>
</operation>

<operation id="757" st_id="89" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:31  %tmp_12 = fcmp oeq float %largest_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="758" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:24  %d3_1 = select i1 %and_ln189, float %d3, float %largest_10

]]></Node>
<StgValue><ssdm name="d3_1"/></StgValue>
</operation>

<operation id="759" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:25  %bitcast_ln201 = bitcast float %largest_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln201"/></StgValue>
</operation>

<operation id="760" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.i:26  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="761" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:27  %trunc_ln201 = trunc i32 %bitcast_ln201 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="762" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i:28  %icmp_ln201 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="763" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i.i.i:29  %icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0

]]></Node>
<StgValue><ssdm name="icmp_ln201_1"/></StgValue>
</operation>

<operation id="764" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:30  %or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="765" st_id="90" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:31  %tmp_12 = fcmp oeq float %largest_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="766" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:32  %and_ln201 = and i1 %or_ln201, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln201"/></StgValue>
</operation>

<operation id="767" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.i:33  br i1 %and_ln201, label %"qrf_magnitude<float>.exit.i.i", label %9

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="768" st_id="90" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="769" st_id="90" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="770" st_id="91" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="771" st_id="91" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="772" st_id="92" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="773" st_id="92" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="774" st_id="93" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="775" st_id="93" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="776" st_id="94" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="777" st_id="94" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="778" st_id="95" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="779" st_id="95" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="780" st_id="96" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="781" st_id="96" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="782" st_id="97" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="783" st_id="97" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="784" st_id="98" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="785" st_id="98" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="786" st_id="99" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="787" st_id="99" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="788" st_id="100" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="789" st_id="100" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="790" st_id="101" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="791" st_id="101" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="792" st_id="102" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="793" st_id="102" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="794" st_id="103" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="795" st_id="103" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="796" st_id="104" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="797" st_id="104" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="798" st_id="105" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x1_2 = fdiv float 0.000000e+00, %largest_1

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="799" st_id="105" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x3 = fdiv float %d3_1, %largest_1

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="800" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd_2 = fmul float %x1_2, %x1_2

]]></Node>
<StgValue><ssdm name="x1_sqd_2"/></StgValue>
</operation>

<operation id="801" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x3_sqd = fmul float %x3, %x3

]]></Node>
<StgValue><ssdm name="x3_sqd"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="802" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd_2 = fmul float %x1_2, %x1_2

]]></Node>
<StgValue><ssdm name="x1_sqd_2"/></StgValue>
</operation>

<operation id="803" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x3_sqd = fmul float %x3, %x3

]]></Node>
<StgValue><ssdm name="x3_sqd"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="804" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd_2 = fmul float %x1_2, %x1_2

]]></Node>
<StgValue><ssdm name="x1_sqd_2"/></StgValue>
</operation>

<operation id="805" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x3_sqd = fmul float %x3, %x3

]]></Node>
<StgValue><ssdm name="x3_sqd"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="806" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1_sqd_2 = fmul float %x1_2, %x1_2

]]></Node>
<StgValue><ssdm name="x1_sqd_2"/></StgValue>
</operation>

<operation id="807" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x3_sqd = fmul float %x3, %x3

]]></Node>
<StgValue><ssdm name="x3_sqd"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="808" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %s2 = fadd float %x1_sqd_2, %x3_sqd

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="809" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %s1 = fadd float %x1_sqd_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="810" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %s2 = fadd float %x1_sqd_2, %x3_sqd

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="811" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %s1 = fadd float %x1_sqd_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="812" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %s2 = fadd float %x1_sqd_2, %x3_sqd

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="813" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %s1 = fadd float %x1_sqd_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="814" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %s2 = fadd float %x1_sqd_2, %x3_sqd

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="815" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %s1 = fadd float %x1_sqd_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="816" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %s2 = fadd float %x1_sqd_2, %x3_sqd

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="817" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %s1 = fadd float %x1_sqd_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="818" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s3_1 = fadd float %s1, %s2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="819" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s3_1 = fadd float %s1, %s2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="820" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s3_1 = fadd float %s1, %s2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="821" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s3_1 = fadd float %s1, %s2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="822" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %s3_1 = fadd float %s1, %s2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="823" st_id="120" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="824" st_id="121" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="825" st_id="122" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="826" st_id="123" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="827" st_id="124" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="828" st_id="125" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="829" st_id="126" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="830" st_id="127" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="831" st_id="128" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="832" st_id="129" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="833" st_id="130" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="834" st_id="131" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="835" st_id="132" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_17 = fmul float %largest_1, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="836" st_id="133" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_17 = fmul float %largest_1, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="837" st_id="134" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_17 = fmul float %largest_1, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="838" st_id="135" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_17 = fmul float %largest_1, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="839" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %"qrf_magnitude<float>.exit.i.i"

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="840" st_id="135" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit.i.i:1  %tmp_31 = fcmp oeq float %largest_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="841" st_id="135" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit.i.i:3  %tmp_32 = fcmp oeq float %d3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="842" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
qrf_magnitude<float>.exit.i.i:0  %mag_M_real = phi float [ %tmp_17, %9 ], [ 0.000000e+00, %._crit_edge.i.i.i ]

]]></Node>
<StgValue><ssdm name="mag_M_real"/></StgValue>
</operation>

<operation id="843" st_id="136" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit.i.i:1  %tmp_31 = fcmp oeq float %largest_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="844" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit.i.i:2  %and_ln306_1 = and i1 %or_ln189, %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln306_1"/></StgValue>
</operation>

<operation id="845" st_id="136" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_magnitude<float>.exit.i.i:3  %tmp_32 = fcmp oeq float %d3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="846" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit.i.i:4  %and_ln306_2 = and i1 %or_ln189_1, %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln306_2"/></StgValue>
</operation>

<operation id="847" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
qrf_magnitude<float>.exit.i.i:5  %and_ln306 = and i1 %and_ln306_1, %and_ln306_2

]]></Node>
<StgValue><ssdm name="and_ln306"/></StgValue>
</operation>

<operation id="848" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_magnitude<float>.exit.i.i:6  br i1 %and_ln306, label %12, label %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="849" st_id="136" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0  %tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="850" st_id="136" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:1  %tmp_i_i1_84 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_84"/></StgValue>
</operation>

<operation id="851" st_id="136" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:3  %tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="852" st_id="136" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:5  %tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="853" st_id="136" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:6  %tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="854" st_id="137" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0  %tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="855" st_id="137" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:1  %tmp_i_i1_84 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_84"/></StgValue>
</operation>

<operation id="856" st_id="137" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:3  %tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="857" st_id="137" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:5  %tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="858" st_id="137" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:6  %tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="859" st_id="138" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0  %tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="860" st_id="138" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:1  %tmp_i_i1_84 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_84"/></StgValue>
</operation>

<operation id="861" st_id="138" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:3  %tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="862" st_id="138" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:5  %tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="863" st_id="138" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:6  %tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="864" st_id="139" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0  %tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="865" st_id="139" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:1  %tmp_i_i1_84 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_84"/></StgValue>
</operation>

<operation id="866" st_id="139" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:3  %tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="867" st_id="139" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:5  %tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="868" st_id="139" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:6  %tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="869" st_id="140" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:2  %tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_84

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="870" st_id="140" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="871" st_id="140" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="872" st_id="141" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:2  %tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_84

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="873" st_id="141" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="874" st_id="141" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="875" st_id="142" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:2  %tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_84

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="876" st_id="142" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="877" st_id="142" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="878" st_id="143" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:2  %tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_84

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="879" st_id="143" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="880" st_id="143" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="881" st_id="144" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:2  %tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_84

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="882" st_id="144" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="883" st_id="144" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="884" st_id="145" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="885" st_id="145" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="886" st_id="146" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="887" st_id="146" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="888" st_id="147" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="889" st_id="147" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="890" st_id="148" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="891" st_id="148" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="892" st_id="149" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="893" st_id="149" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="894" st_id="150" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="895" st_id="150" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="896" st_id="151" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="897" st_id="151" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="898" st_id="152" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="899" st_id="152" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="900" st_id="153" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="901" st_id="153" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="902" st_id="154" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="903" st_id="154" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="904" st_id="155" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="905" st_id="155" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="906" st_id="156" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="907" st_id="156" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="908" st_id="157" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="909" st_id="157" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="910" st_id="158" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="911" st_id="158" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="912" st_id="159" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="913" st_id="159" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="914" st_id="160" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:8  %s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="915" st_id="160" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="916" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i.i:10  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="917" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0_i = phi i3 [ 0, %4 ], [ %k, %._crit_edge5.i ]

]]></Node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="918" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln511 = icmp eq i3 %k_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="919" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="920" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k = add i3 %k_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="921" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln511, label %.preheader2.preheader.i, label %qrf_r_update_begin

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="922" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_r_update_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln511"/></StgValue>
</operation>

<operation id="923" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_r_update_begin:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="924" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
qrf_r_update_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln512"/></StgValue>
</operation>

<operation id="925" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_r_update_begin:3  %icmp_ln513 = icmp ult i3 %k_0_i, %select_ln486_4

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="926" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_r_update_begin:4  br i1 %icmp_ln513, label %._crit_edge5.i, label %qrf_r_update_end

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="927" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="3">
<![CDATA[
qrf_r_update_end:0  %zext_ln114 = zext i3 %k_0_i to i5

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="928" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
qrf_r_update_end:1  %add_ln114 = add i5 %zext_ln503, %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="929" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="5">
<![CDATA[
qrf_r_update_end:2  %zext_ln114_1 = zext i5 %add_ln114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="930" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_r_update_end:3  %Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_4"/></StgValue>
</operation>

<operation id="931" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
qrf_r_update_end:4  %add_ln114_2 = add i5 %zext_ln503_2, %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="932" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="5">
<![CDATA[
qrf_r_update_end:5  %zext_ln114_2 = zext i5 %add_ln114_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="933" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_r_update_end:6  %Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_5"/></StgValue>
</operation>

<operation id="934" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_r_update_end:7  %Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_4"/></StgValue>
</operation>

<operation id="935" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_r_update_end:8  %Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_5"/></StgValue>
</operation>

<operation id="936" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:9  %p_t_real = load float* %Ri_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="937" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:10  %p_t_imag = load float* %Ri_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="938" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:11  %p_t_real_1 = load float* %Ri_M_real_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="939" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:12  %p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>

<operation id="940" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="941" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:9  %p_t_real = load float* %Ri_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="942" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:10  %p_t_imag = load float* %Ri_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="943" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:11  %p_t_real_1 = load float* %Ri_M_real_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="944" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
qrf_r_update_end:12  %p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>

<operation id="945" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:13  %tmp_i_i2_85 = fmul float %p_r_M_real_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i2_85"/></StgValue>
</operation>

<operation id="946" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:14  %tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="947" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:16  %tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="948" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:17  %tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="949" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:13  %tmp_i_i2_85 = fmul float %p_r_M_real_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i2_85"/></StgValue>
</operation>

<operation id="950" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:14  %tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="951" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:16  %tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="952" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:17  %tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="953" st_id="163" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:19  %tmp_i_i3_86 = fmul float %p_r_M_real_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i3_86"/></StgValue>
</operation>

<operation id="954" st_id="163" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:20  %tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="955" st_id="163" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:22  %tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="956" st_id="163" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:23  %tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="957" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:13  %tmp_i_i2_85 = fmul float %p_r_M_real_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i2_85"/></StgValue>
</operation>

<operation id="958" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:14  %tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="959" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:16  %tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="960" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:17  %tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="961" st_id="164" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:19  %tmp_i_i3_86 = fmul float %p_r_M_real_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i3_86"/></StgValue>
</operation>

<operation id="962" st_id="164" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:20  %tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="963" st_id="164" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:22  %tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="964" st_id="164" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:23  %tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="965" st_id="164" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:27  %tmp_i_i4_87 = fmul float %p_r_M_real_5, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i4_87"/></StgValue>
</operation>

<operation id="966" st_id="164" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:28  %tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="967" st_id="164" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:30  %tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="968" st_id="164" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:31  %tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="969" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:13  %tmp_i_i2_85 = fmul float %p_r_M_real_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i2_85"/></StgValue>
</operation>

<operation id="970" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:14  %tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="971" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:16  %tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="972" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:17  %tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="973" st_id="165" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:19  %tmp_i_i3_86 = fmul float %p_r_M_real_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i3_86"/></StgValue>
</operation>

<operation id="974" st_id="165" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:20  %tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="975" st_id="165" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:22  %tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="976" st_id="165" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:23  %tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="977" st_id="165" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:27  %tmp_i_i4_87 = fmul float %p_r_M_real_5, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i4_87"/></StgValue>
</operation>

<operation id="978" st_id="165" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:28  %tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="979" st_id="165" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:30  %tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="980" st_id="165" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:31  %tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="981" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:33  %tmp_i_i5_88 = fmul float %p_r_M_real_6, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i5_88"/></StgValue>
</operation>

<operation id="982" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:34  %tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="983" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:36  %tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="984" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:37  %tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="985" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:15  %p_r_M_real_4 = fsub float %tmp_i_i2_85, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="986" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:18  %p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="987" st_id="166" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:19  %tmp_i_i3_86 = fmul float %p_r_M_real_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i3_86"/></StgValue>
</operation>

<operation id="988" st_id="166" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:20  %tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="989" st_id="166" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:22  %tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="990" st_id="166" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:23  %tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="991" st_id="166" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:27  %tmp_i_i4_87 = fmul float %p_r_M_real_5, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i4_87"/></StgValue>
</operation>

<operation id="992" st_id="166" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:28  %tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="993" st_id="166" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:30  %tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="994" st_id="166" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:31  %tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="995" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:33  %tmp_i_i5_88 = fmul float %p_r_M_real_6, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i5_88"/></StgValue>
</operation>

<operation id="996" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:34  %tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="997" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:36  %tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="998" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:37  %tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="999" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:15  %p_r_M_real_4 = fsub float %tmp_i_i2_85, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="1000" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:18  %p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="1001" st_id="167" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:21  %complex_M_real_writ = fsub float %tmp_i_i3_86, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="1002" st_id="167" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:24  %complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1003" st_id="167" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:27  %tmp_i_i4_87 = fmul float %p_r_M_real_5, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i4_87"/></StgValue>
</operation>

<operation id="1004" st_id="167" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:28  %tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1005" st_id="167" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:30  %tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="1006" st_id="167" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:31  %tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="1007" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:33  %tmp_i_i5_88 = fmul float %p_r_M_real_6, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i5_88"/></StgValue>
</operation>

<operation id="1008" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:34  %tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="1009" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:36  %tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="1010" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:37  %tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1011" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:15  %p_r_M_real_4 = fsub float %tmp_i_i2_85, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="1012" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:18  %p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="1013" st_id="168" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:21  %complex_M_real_writ = fsub float %tmp_i_i3_86, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="1014" st_id="168" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:24  %complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1015" st_id="168" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:29  %p_r_M_real_7 = fsub float %tmp_i_i4_87, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="1016" st_id="168" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:32  %p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="1017" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:33  %tmp_i_i5_88 = fmul float %p_r_M_real_6, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i5_88"/></StgValue>
</operation>

<operation id="1018" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:34  %tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="1019" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:36  %tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="1020" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:37  %tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1021" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:15  %p_r_M_real_4 = fsub float %tmp_i_i2_85, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="1022" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:18  %p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="1023" st_id="169" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:21  %complex_M_real_writ = fsub float %tmp_i_i3_86, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="1024" st_id="169" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:24  %complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1025" st_id="169" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:29  %p_r_M_real_7 = fsub float %tmp_i_i4_87, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="1026" st_id="169" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:32  %p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="1027" st_id="169" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:35  %complex_M_real_writ_2 = fsub float %tmp_i_i5_88, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1028" st_id="169" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:38  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1029" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:15  %p_r_M_real_4 = fsub float %tmp_i_i2_85, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="1030" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:18  %p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="1031" st_id="170" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:21  %complex_M_real_writ = fsub float %tmp_i_i3_86, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="1032" st_id="170" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:24  %complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1033" st_id="170" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:29  %p_r_M_real_7 = fsub float %tmp_i_i4_87, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="1034" st_id="170" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:32  %p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="1035" st_id="170" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:35  %complex_M_real_writ_2 = fsub float %tmp_i_i5_88, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1036" st_id="170" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:38  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1037" st_id="171" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:21  %complex_M_real_writ = fsub float %tmp_i_i3_86, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="1038" st_id="171" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:24  %complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1039" st_id="171" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:29  %p_r_M_real_7 = fsub float %tmp_i_i4_87, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="1040" st_id="171" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:32  %p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="1041" st_id="171" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:35  %complex_M_real_writ_2 = fsub float %tmp_i_i5_88, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1042" st_id="171" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:38  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1043" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1044" st_id="172" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:29  %p_r_M_real_7 = fsub float %tmp_i_i4_87, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="1045" st_id="172" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:32  %p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="1046" st_id="172" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:35  %complex_M_real_writ_2 = fsub float %tmp_i_i5_88, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1047" st_id="172" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:38  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1048" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1049" st_id="173" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:26  %complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1050" st_id="173" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:35  %complex_M_real_writ_2 = fsub float %tmp_i_i5_88, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1051" st_id="173" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:38  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1052" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1053" st_id="174" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:26  %complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1054" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1055" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1056" st_id="175" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:26  %complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1057" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1058" st_id="175" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:40  %complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1059" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1060" st_id="176" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:26  %complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1061" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1062" st_id="176" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:40  %complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1063" st_id="177" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:26  %complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1064" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1065" st_id="177" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:40  %complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1066" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1067" st_id="178" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:40  %complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="1068" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_r_update_end:41  store float %complex_M_real_writ_1, float* %Ri_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1069" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_r_update_end:42  store float %complex_M_imag_writ_3, float* %Ri_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1070" st_id="179" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_r_update_end:40  %complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="1071" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_r_update_end:43  store float %complex_M_real_writ_3, float* %Ri_M_real_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1072" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_r_update_end:44  store float %complex_M_imag_writ_5, float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1073" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_r_update_end:45  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1074" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
qrf_r_update_end:46  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1075" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i:0  %add_ln521 = add i3 %zext_ln498, %zext_ln486

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="1076" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i:1  %zext_ln521 = zext i3 %add_ln521 to i32

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="1077" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i:2  %add_ln521_1 = add i32 %zext_ln521, %xor_ln486

]]></Node>
<StgValue><ssdm name="add_ln521_1"/></StgValue>
</operation>

<operation id="1078" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i:3  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1079" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.i:0  %k13_0_i = phi i3 [ 0, %.preheader2.preheader.i ], [ %k_1, %._crit_edge6.i ]

]]></Node>
<StgValue><ssdm name="k13_0_i"/></StgValue>
</operation>

<operation id="1080" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.i:1  %icmp_ln519 = icmp eq i3 %k13_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="1081" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1082" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.i:3  %k_1 = add i3 %k13_0_i, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1083" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i:4  br i1 %icmp_ln519, label %qrf_row_loop_end, label %qrf_q_update_begin

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="1084" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="3">
<![CDATA[
qrf_q_update_begin:0  %zext_ln519 = zext i3 %k13_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="1085" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_q_update_begin:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln519"/></StgValue>
</operation>

<operation id="1086" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_q_update_begin:2  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1087" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
qrf_q_update_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln520"/></StgValue>
</operation>

<operation id="1088" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_begin:4  %icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="1089" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_q_update_begin:5  br i1 %icmp_ln521, label %._crit_edge6.i, label %qrf_q_update_end

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="1090" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="3">
<![CDATA[
qrf_q_update_end:0  %zext_ln114_3 = zext i3 %k13_0_i to i5

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="1091" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
qrf_q_update_end:1  %add_ln114_3 = add i5 %zext_ln503, %zext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="1092" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="5">
<![CDATA[
qrf_q_update_end:2  %zext_ln114_4 = zext i5 %add_ln114_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="1093" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_q_update_end:3  %Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_3"/></StgValue>
</operation>

<operation id="1094" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
qrf_q_update_end:4  %add_ln114_4 = add i5 %zext_ln503_2, %zext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="1095" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="5">
<![CDATA[
qrf_q_update_end:5  %zext_ln114_5 = zext i5 %add_ln114_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="1096" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_q_update_end:6  %Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_4"/></StgValue>
</operation>

<operation id="1097" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_q_update_end:7  %Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_3"/></StgValue>
</operation>

<operation id="1098" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_q_update_end:8  %Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_4"/></StgValue>
</operation>

<operation id="1099" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:9  %p_t_real_2 = load float* %Qi_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="1100" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:10  %p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>

<operation id="1101" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:11  %p_t_real_3 = load float* %Qi_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="1102" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:12  %p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>

<operation id="1103" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i:0  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1104" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:9  %p_t_real_2 = load float* %Qi_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="1105" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:10  %p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>

<operation id="1106" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:11  %p_t_real_3 = load float* %Qi_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="1107" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
qrf_q_update_end:12  %p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>

<operation id="1108" st_id="183" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:13  %tmp_i_i6_90 = fmul float %p_r_M_real_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i6_90"/></StgValue>
</operation>

<operation id="1109" st_id="183" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:14  %tmp_i_i7_91 = fmul float %p_r_M_imag_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i7_91"/></StgValue>
</operation>

<operation id="1110" st_id="183" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:16  %tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1111" st_id="183" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:17  %tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1112" st_id="184" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:13  %tmp_i_i6_90 = fmul float %p_r_M_real_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i6_90"/></StgValue>
</operation>

<operation id="1113" st_id="184" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:14  %tmp_i_i7_91 = fmul float %p_r_M_imag_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i7_91"/></StgValue>
</operation>

<operation id="1114" st_id="184" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:16  %tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1115" st_id="184" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:17  %tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="1116" st_id="184" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:19  %tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="1117" st_id="184" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:20  %tmp_i_i8_92 = fmul float %p_r_M_imag_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i8_92"/></StgValue>
</operation>

<operation id="1118" st_id="184" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1119" st_id="184" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:23  %tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1120" st_id="185" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:13  %tmp_i_i6_90 = fmul float %p_r_M_real_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i6_90"/></StgValue>
</operation>

<operation id="1121" st_id="185" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:14  %tmp_i_i7_91 = fmul float %p_r_M_imag_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i7_91"/></StgValue>
</operation>

<operation id="1122" st_id="185" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:16  %tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1123" st_id="185" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:17  %tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="1124" st_id="185" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:19  %tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="1125" st_id="185" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:20  %tmp_i_i8_92 = fmul float %p_r_M_imag_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i8_92"/></StgValue>
</operation>

<operation id="1126" st_id="185" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1127" st_id="185" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:23  %tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>

<operation id="1128" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:27  %tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="1129" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:28  %tmp_i_i9_93 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i9_93"/></StgValue>
</operation>

<operation id="1130" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:30  %tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i6"/></StgValue>
</operation>

<operation id="1131" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:31  %tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1132" st_id="186" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:13  %tmp_i_i6_90 = fmul float %p_r_M_real_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i6_90"/></StgValue>
</operation>

<operation id="1133" st_id="186" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:14  %tmp_i_i7_91 = fmul float %p_r_M_imag_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i7_91"/></StgValue>
</operation>

<operation id="1134" st_id="186" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:16  %tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1135" st_id="186" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:17  %tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="1136" st_id="186" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:19  %tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="1137" st_id="186" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:20  %tmp_i_i8_92 = fmul float %p_r_M_imag_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i8_92"/></StgValue>
</operation>

<operation id="1138" st_id="186" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1139" st_id="186" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:23  %tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>

<operation id="1140" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:27  %tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="1141" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:28  %tmp_i_i9_93 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i9_93"/></StgValue>
</operation>

<operation id="1142" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:30  %tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i6"/></StgValue>
</operation>

<operation id="1143" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:31  %tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>

<operation id="1144" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:33  %tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="1145" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:34  %tmp_i_i10_94 = fmul float %p_r_M_imag_5, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10_94"/></StgValue>
</operation>

<operation id="1146" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:36  %tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i7"/></StgValue>
</operation>

<operation id="1147" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:37  %tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i10"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1148" st_id="187" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:15  %p_r_M_real_8 = fsub float %tmp_i_i6_90, %tmp_i_i7_91

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="1149" st_id="187" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:18  %p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="1150" st_id="187" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:19  %tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="1151" st_id="187" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:20  %tmp_i_i8_92 = fmul float %p_r_M_imag_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i8_92"/></StgValue>
</operation>

<operation id="1152" st_id="187" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1153" st_id="187" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:23  %tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>

<operation id="1154" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:27  %tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="1155" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:28  %tmp_i_i9_93 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i9_93"/></StgValue>
</operation>

<operation id="1156" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:30  %tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i6"/></StgValue>
</operation>

<operation id="1157" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:31  %tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>

<operation id="1158" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:33  %tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="1159" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:34  %tmp_i_i10_94 = fmul float %p_r_M_imag_5, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10_94"/></StgValue>
</operation>

<operation id="1160" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:36  %tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i7"/></StgValue>
</operation>

<operation id="1161" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:37  %tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i10"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1162" st_id="188" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:15  %p_r_M_real_8 = fsub float %tmp_i_i6_90, %tmp_i_i7_91

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="1163" st_id="188" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:18  %p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="1164" st_id="188" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:21  %complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_92

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1165" st_id="188" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:24  %complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1166" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:27  %tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="1167" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:28  %tmp_i_i9_93 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i9_93"/></StgValue>
</operation>

<operation id="1168" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:30  %tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i6"/></StgValue>
</operation>

<operation id="1169" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:31  %tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>

<operation id="1170" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:33  %tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="1171" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:34  %tmp_i_i10_94 = fmul float %p_r_M_imag_5, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10_94"/></StgValue>
</operation>

<operation id="1172" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:36  %tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i7"/></StgValue>
</operation>

<operation id="1173" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:37  %tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i10"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1174" st_id="189" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:15  %p_r_M_real_8 = fsub float %tmp_i_i6_90, %tmp_i_i7_91

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="1175" st_id="189" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:18  %p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="1176" st_id="189" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:21  %complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_92

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1177" st_id="189" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:24  %complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1178" st_id="189" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:29  %p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_93

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1179" st_id="189" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:32  %p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="1180" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:33  %tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="1181" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:34  %tmp_i_i10_94 = fmul float %p_r_M_imag_5, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i10_94"/></StgValue>
</operation>

<operation id="1182" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:36  %tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i7"/></StgValue>
</operation>

<operation id="1183" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:37  %tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i10"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1184" st_id="190" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:15  %p_r_M_real_8 = fsub float %tmp_i_i6_90, %tmp_i_i7_91

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="1185" st_id="190" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:18  %p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="1186" st_id="190" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:21  %complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_92

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1187" st_id="190" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:24  %complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1188" st_id="190" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:29  %p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_93

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1189" st_id="190" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:32  %p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="1190" st_id="190" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:35  %complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_94

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="1191" st_id="190" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:38  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1192" st_id="191" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:15  %p_r_M_real_8 = fsub float %tmp_i_i6_90, %tmp_i_i7_91

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="1193" st_id="191" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:18  %p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="1194" st_id="191" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:21  %complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_92

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1195" st_id="191" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:24  %complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1196" st_id="191" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:29  %p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_93

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1197" st_id="191" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:32  %p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="1198" st_id="191" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:35  %complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_94

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="1199" st_id="191" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:38  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1200" st_id="192" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:21  %complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_92

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1201" st_id="192" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:24  %complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1202" st_id="192" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:29  %p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_93

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1203" st_id="192" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:32  %p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="1204" st_id="192" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:35  %complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_94

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="1205" st_id="192" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:38  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1206" st_id="193" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1207" st_id="193" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:29  %p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_93

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1208" st_id="193" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:32  %p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="1209" st_id="193" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:35  %complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_94

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="1210" st_id="193" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:38  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1211" st_id="194" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1212" st_id="194" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:26  %complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="1213" st_id="194" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:35  %complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_94

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="1214" st_id="194" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:38  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1215" st_id="195" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1216" st_id="195" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:26  %complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="1217" st_id="195" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1218" st_id="196" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1219" st_id="196" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:26  %complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="1220" st_id="196" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1221" st_id="196" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:40  %complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1222" st_id="197" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1223" st_id="197" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:26  %complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="1224" st_id="197" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1225" st_id="197" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:40  %complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1226" st_id="198" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:26  %complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="1227" st_id="198" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1228" st_id="198" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:40  %complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1229" st_id="199" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1230" st_id="199" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:40  %complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="1231" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_q_update_end:41  store float %complex_M_real_writ_5, float* %Qi_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1232" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_q_update_end:42  store float %complex_M_imag_writ_7, float* %Qi_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1233" st_id="200" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_q_update_end:40  %complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="1234" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_q_update_end:43  store float %complex_M_real_writ_7, float* %Qi_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1235" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
qrf_q_update_end:44  store float %complex_M_imag_writ_9, float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1236" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_q_update_end:45  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1237" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
qrf_q_update_end:46  br label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1238" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_row_loop_end:0  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1239" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
qrf_row_loop_end:1  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="1240" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i:0  %i = add i2 %select_ln486, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1241" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1  br label %.preheader3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
