<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver llfifo v4_0: xllfifo_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xllfifo_hw.h File Reference</h1><code>#include &quot;<a class="el" href="xdebug_8h.html">xdebug.h</a>&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<code>#include &quot;xil_types.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a21ece87fb4445617bfa12ac6396cff9d">XLLFIFO_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#af61ed2e41013c8f487f5337e3731014c">XLlFifo_reg_name</a>(RegOffset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#accd84dea11dd4d1e8b267efed7c17a0c">XLlFifo_print_reg_o</a>(BaseAddress, RegOffset, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a01a5e222565f9ccbd6d4d560ffac13b3">XLlFifo_print_reg_i</a>(BaseAddress, RegOffset, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a7526eab563fa4e0fe8b60474e96afe55">XLlFifo_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#acd283ce73981f7f9eab94f8bb421bc78">XLlFifo_WriteReg</a>(BaseAddress, RegOffset, Value)&nbsp;&nbsp;&nbsp;((Xil_Out32((BaseAddress) + (RegOffset), (Value))))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa9682ea50df45368189078864618a7cd"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a90a5fafb06870a7ff8043d3a34bf54cc">XLLF_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ac34e090e52a9ef5cdf4337cae6ca717c">XLLF_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#aa55be9e9452783cde92cd70a33e31e56">XLLF_TDFR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ab77ae26c2fe9b0ac15ebdbf0c6c30960">XLLF_TDFV_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#aeca8c86badc0df67426442f9bb6a5195">XLLF_TDFD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ac14e6d7e1116f9a43c0adfbe93422fa7">XLLF_TLF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ae1533e466df30729597a1b44ed1059ed">XLLF_RDFR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a9c4bbf51bc4b0410b61ef3933776a63c">XLLF_RDFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000001c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a93e049a21e43548bf03161b4a4394440">XLLF_RDFD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a267285e6015808291ef6671038cba888">XLLF_RLF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a5331d2736e9b1b516b4262d8e3f11690">XLLF_LLR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a5c691ac1237fb77b8e356a7d2b0b8b54">XLLF_TDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#af0240fc89cce2e27e1943d2e23a5af25">XLLF_RDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd321abe0f7c2fd3c46c4c5533272e1f7"></a> These bits are associated with the XLLF_IER_OFFSET and XLLF_ISR_OFFSET registers. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ab34174dc4dc0d42aa610f51bcf2cb492">XLLF_INT_RPURE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a98ccef60e66cffea379deead95c3084e">XLLF_INT_RPORE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a2c30251a44596328ec255b652e20f15a">XLLF_INT_RPUE_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a44becb1eedec6a7d02293d1f088d30c7">XLLF_INT_TPOE_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#abca5de4c7fc02bcad56912a2919319ae">XLLF_INT_TC_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a838f0b2d56bffea01160c141b0c1de67">XLLF_INT_RC_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a77c2faac5f93834b0a6f7b9da529c5ad">XLLF_INT_TSE_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a08cda800d1468726a65844d40100b9cb">XLLF_INT_TRC_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#aaa9d308d7b3224c47b619467c2384754">XLLF_INT_RRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a8b6dae752508cc137eb13b88561f88a5">XLLF_INT_TFPF_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a7e06f24d66d729c445ebb72dde652aad">XLLF_INT_TFPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#acb37ede3ec3b10522a8bf3c597747331">XLLF_INT_RFPF_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#abeef1be2532662b2b6aa865057e30b48">XLLF_INT_RFPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ae3bfcad24428233d9e2a8a861e2d9eed">XLLF_INT_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xfff80000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a97d0964de7c5721e6856a9d7ccb22ebd">XLLF_INT_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0xf2000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a2e6b02f445993c00ec77914e3696fd9a">XLLF_INT_RXERROR_MASK</a>&nbsp;&nbsp;&nbsp;0xe0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a417b7cfe9d44e8154311f8d7c5cef577">XLLF_INT_TXERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x12000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Reset register values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbfafd7b8ae36584b38f867e933006985"></a> These bits are associated with the XLLF_TDFR_OFFSET and XLLF_RDFR_OFFSET reset registers. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#a11c4da53ae9b166832186f9a817fba6d">XLLF_RDFR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x000000a5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#af7b4bcf41280c1fb01684b6706603420">XLLF_TDFR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x000000a5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xllfifo__hw_8h.html#ad8b59856939038963e68acf4e2e2c47c">XLLF_LLR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x000000a5</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions (or macros) that can be used to access the xps_ll_fifo core. High-level driver functions are defined in xpfifo.h.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jvb  10/16/06 First release.
 1.02a jz   12/04/09  Hal phase 1 support
 2.00a hbm  01/20/10  Hal phase 1 support, bump up major release
 2.03a asa  14/08/12  Added XLLF_TDR_OFFSET, XLLF_RDR_OFFSET
		       defines for the new registers, and XLLF_INT_TFPF_MASK,
		       XLLF_INT_TFPE_MASK, XLLF_INT_RFPF_MASK and
		       XLLF_INT_RFPE_MASK for the new version of the
		       AXI4-Stream FIFO core (v2.01a and later)
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="ac34e090e52a9ef5cdf4337cae6ca717c"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_IER_OFFSET" ref="ac34e090e52a9ef5cdf4337cae6ca717c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_IER_OFFSET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ae3bfcad24428233d9e2a8a861e2d9eed"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_ALL_MASK" ref="ae3bfcad24428233d9e2a8a861e2d9eed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_ALL_MASK&nbsp;&nbsp;&nbsp;0xfff80000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All the ints </p>

</div>
</div>
<a class="anchor" id="a97d0964de7c5721e6856a9d7ccb22ebd"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_ERROR_MASK" ref="a97d0964de7c5721e6856a9d7ccb22ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_ERROR_MASK&nbsp;&nbsp;&nbsp;0xf2000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error status ints </p>

</div>
</div>
<a class="anchor" id="a838f0b2d56bffea01160c141b0c1de67"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RC_MASK" ref="a838f0b2d56bffea01160c141b0c1de67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RC_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive complete </p>

</div>
</div>
<a class="anchor" id="abeef1be2532662b2b6aa865057e30b48"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RFPE_MASK" ref="abeef1be2532662b2b6aa865057e30b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RFPE_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Programmable Empty AXI FIFO MM2S Only </p>

</div>
</div>
<a class="anchor" id="acb37ede3ec3b10522a8bf3c597747331"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RFPF_MASK" ref="acb37ede3ec3b10522a8bf3c597747331" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RFPF_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Programmable Full AXI FIFO MM2S Only </p>

</div>
</div>
<a class="anchor" id="a98ccef60e66cffea379deead95c3084e"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RPORE_MASK" ref="a98ccef60e66cffea379deead95c3084e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RPORE_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive over-read </p>

</div>
</div>
<a class="anchor" id="a2c30251a44596328ec255b652e20f15a"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RPUE_MASK" ref="a2c30251a44596328ec255b652e20f15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RPUE_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive underrun (empty) </p>

</div>
</div>
<a class="anchor" id="ab34174dc4dc0d42aa610f51bcf2cb492"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RPURE_MASK" ref="ab34174dc4dc0d42aa610f51bcf2cb492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RPURE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive under-read </p>

</div>
</div>
<a class="anchor" id="aaa9d308d7b3224c47b619467c2384754"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RRC_MASK" ref="aaa9d308d7b3224c47b619467c2384754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RRC_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive reset complete </p>

</div>
</div>
<a class="anchor" id="a2e6b02f445993c00ec77914e3696fd9a"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_RXERROR_MASK" ref="a2e6b02f445993c00ec77914e3696fd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_RXERROR_MASK&nbsp;&nbsp;&nbsp;0xe0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Error status ints </p>

</div>
</div>
<a class="anchor" id="abca5de4c7fc02bcad56912a2919319ae"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TC_MASK" ref="abca5de4c7fc02bcad56912a2919319ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TC_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit complete </p>

</div>
</div>
<a class="anchor" id="a7e06f24d66d729c445ebb72dde652aad"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TFPE_MASK" ref="a7e06f24d66d729c445ebb72dde652aad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TFPE_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Programmable Empty AXI FIFO MM2S Only </p>

</div>
</div>
<a class="anchor" id="a8b6dae752508cc137eb13b88561f88a5"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TFPF_MASK" ref="a8b6dae752508cc137eb13b88561f88a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TFPF_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Programmable Full, AXI FIFO MM2S Only </p>

</div>
</div>
<a class="anchor" id="a44becb1eedec6a7d02293d1f088d30c7"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TPOE_MASK" ref="a44becb1eedec6a7d02293d1f088d30c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TPOE_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit overrun </p>

</div>
</div>
<a class="anchor" id="a08cda800d1468726a65844d40100b9cb"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TRC_MASK" ref="a08cda800d1468726a65844d40100b9cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TRC_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit reset complete </p>

</div>
</div>
<a class="anchor" id="a77c2faac5f93834b0a6f7b9da529c5ad"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TSE_MASK" ref="a77c2faac5f93834b0a6f7b9da529c5ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TSE_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit length mismatch </p>

</div>
</div>
<a class="anchor" id="a417b7cfe9d44e8154311f8d7c5cef577"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_INT_TXERROR_MASK" ref="a417b7cfe9d44e8154311f8d7c5cef577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_INT_TXERROR_MASK&nbsp;&nbsp;&nbsp;0x12000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Error status ints </p>

</div>
</div>
<a class="anchor" id="a90a5fafb06870a7ff8043d3a34bf54cc"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_ISR_OFFSET" ref="a90a5fafb06870a7ff8043d3a34bf54cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status </p>

</div>
</div>
<a class="anchor" id="a5331d2736e9b1b516b4262d8e3f11690"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_LLR_OFFSET" ref="a5331d2736e9b1b516b4262d8e3f11690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_LLR_OFFSET&nbsp;&nbsp;&nbsp;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local Link Reset </p>

</div>
</div>
<a class="anchor" id="ad8b59856939038963e68acf4e2e2c47c"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_LLR_RESET_MASK" ref="ad8b59856939038963e68acf4e2e2c47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_LLR_RESET_MASK&nbsp;&nbsp;&nbsp;0x000000a5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local Link reset value </p>

</div>
</div>
<a class="anchor" id="a93e049a21e43548bf03161b4a4394440"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RDFD_OFFSET" ref="a93e049a21e43548bf03161b4a4394440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RDFD_OFFSET&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Data </p>

</div>
</div>
<a class="anchor" id="a9c4bbf51bc4b0410b61ef3933776a63c"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RDFO_OFFSET" ref="a9c4bbf51bc4b0410b61ef3933776a63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RDFO_OFFSET&nbsp;&nbsp;&nbsp;0x0000001c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Occupancy </p>

</div>
</div>
<a class="anchor" id="ae1533e466df30729597a1b44ed1059ed"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RDFR_OFFSET" ref="ae1533e466df30729597a1b44ed1059ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RDFR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reset </p>

</div>
</div>
<a class="anchor" id="a11c4da53ae9b166832186f9a817fba6d"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RDFR_RESET_MASK" ref="a11c4da53ae9b166832186f9a817fba6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RDFR_RESET_MASK&nbsp;&nbsp;&nbsp;0x000000a5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>receive reset value </p>

</div>
</div>
<a class="anchor" id="af0240fc89cce2e27e1943d2e23a5af25"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RDR_OFFSET" ref="af0240fc89cce2e27e1943d2e23a5af25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Destination </p>

</div>
</div>
<a class="anchor" id="a267285e6015808291ef6671038cba888"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_RLF_OFFSET" ref="a267285e6015808291ef6671038cba888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_RLF_OFFSET&nbsp;&nbsp;&nbsp;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Length </p>

</div>
</div>
<a class="anchor" id="aeca8c86badc0df67426442f9bb6a5195"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TDFD_OFFSET" ref="aeca8c86badc0df67426442f9bb6a5195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TDFD_OFFSET&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Data </p>

</div>
</div>
<a class="anchor" id="aa55be9e9452783cde92cd70a33e31e56"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TDFR_OFFSET" ref="aa55be9e9452783cde92cd70a33e31e56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TDFR_OFFSET&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Reset </p>

</div>
</div>
<a class="anchor" id="af7b4bcf41280c1fb01684b6706603420"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TDFR_RESET_MASK" ref="af7b4bcf41280c1fb01684b6706603420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TDFR_RESET_MASK&nbsp;&nbsp;&nbsp;0x000000a5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit reset value </p>

</div>
</div>
<a class="anchor" id="ab77ae26c2fe9b0ac15ebdbf0c6c30960"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TDFV_OFFSET" ref="ab77ae26c2fe9b0ac15ebdbf0c6c30960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TDFV_OFFSET&nbsp;&nbsp;&nbsp;0x0000000c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Vacancy </p>

</div>
</div>
<a class="anchor" id="a5c691ac1237fb77b8e356a7d2b0b8b54"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TDR_OFFSET" ref="a5c691ac1237fb77b8e356a7d2b0b8b54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TDR_OFFSET&nbsp;&nbsp;&nbsp;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Destination </p>

</div>
</div>
<a class="anchor" id="ac14e6d7e1116f9a43c0adfbe93422fa7"></a><!-- doxytag: member="xllfifo_hw.h::XLLF_TLF_OFFSET" ref="ac14e6d7e1116f9a43c0adfbe93422fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLF_TLF_OFFSET&nbsp;&nbsp;&nbsp;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Length </p>

</div>
</div>
<a class="anchor" id="a21ece87fb4445617bfa12ac6396cff9d"></a><!-- doxytag: member="xllfifo_hw.h::XLLFIFO_HW_H" ref="a21ece87fb4445617bfa12ac6396cff9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLLFIFO_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a01a5e222565f9ccbd6d4d560ffac13b3"></a><!-- doxytag: member="xllfifo_hw.h::XLlFifo_print_reg_i" ref="a01a5e222565f9ccbd6d4d560ffac13b3" args="(BaseAddress, RegOffset, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLlFifo_print_reg_i</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xdebug_8h.html#ac91e7d6ead432cebc3c8890d9bcbad22">xdbg_printf</a>(XDBG_DEBUG_FIFO_REG, <span class="stringliteral">&quot;%s(0x%08x) -&gt; 0x%08x\n&quot;</span>, \
                         <a class="code" href="xllfifo__hw_8h.html#af61ed2e41013c8f487f5337e3731014c">XLlFifo_reg_name</a>(RegOffset), \
                        (RegOffset) + (BaseAddress), (Value))
</pre></div>
</div>
</div>
<a class="anchor" id="accd84dea11dd4d1e8b267efed7c17a0c"></a><!-- doxytag: member="xllfifo_hw.h::XLlFifo_print_reg_o" ref="accd84dea11dd4d1e8b267efed7c17a0c" args="(BaseAddress, RegOffset, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLlFifo_print_reg_o</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xdebug_8h.html#ac91e7d6ead432cebc3c8890d9bcbad22">xdbg_printf</a>(XDBG_DEBUG_FIFO_REG, <span class="stringliteral">&quot;0x%08x -&gt; %s(0x%08x)\n&quot;</span>, (Value), \
                          <a class="code" href="xllfifo__hw_8h.html#af61ed2e41013c8f487f5337e3731014c">XLlFifo_reg_name</a>(RegOffset), \
                         (RegOffset) + (BaseAddress))
</pre></div>
</div>
</div>
<a class="anchor" id="a7526eab563fa4e0fe8b60474e96afe55"></a><!-- doxytag: member="xllfifo_hw.h::XLlFifo_ReadReg" ref="a7526eab563fa4e0fe8b60474e96afe55" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLlFifo_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XLlFifo_ReadReg returns the value of the register at the offet, <em>RegOffset</em>, from the memory mapped base address, <em>BaseAddress</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>specifies the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>specifies the offset from BaseAddress.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>XLlFifo_ReadReg returns the value of the specified register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xllfifo__hw_8h.html#a7526eab563fa4e0fe8b60474e96afe55">XLlFifo_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af61ed2e41013c8f487f5337e3731014c"></a><!-- doxytag: member="xllfifo_hw.h::XLlFifo_reg_name" ref="af61ed2e41013c8f487f5337e3731014c" args="(RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLlFifo_reg_name</td>
          <td>(</td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#a90a5fafb06870a7ff8043d3a34bf54cc">XLLF_ISR_OFFSET</a>) ? <span class="stringliteral">&quot;ISR&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#ac34e090e52a9ef5cdf4337cae6ca717c">XLLF_IER_OFFSET</a>) ? <span class="stringliteral">&quot;IER&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#aa55be9e9452783cde92cd70a33e31e56">XLLF_TDFR_OFFSET</a>) ? <span class="stringliteral">&quot;TDFR {tx reset}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#ab77ae26c2fe9b0ac15ebdbf0c6c30960">XLLF_TDFV_OFFSET</a>) ? <span class="stringliteral">&quot;TDFV {tx vacancy}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#aeca8c86badc0df67426442f9bb6a5195">XLLF_TDFD_OFFSET</a>) ? <span class="stringliteral">&quot;TDFD {tx data}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#ac14e6d7e1116f9a43c0adfbe93422fa7">XLLF_TLF_OFFSET</a>) ? <span class="stringliteral">&quot;TLF {tx length}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#ae1533e466df30729597a1b44ed1059ed">XLLF_RDFR_OFFSET</a>) ? <span class="stringliteral">&quot;RDFR {rx reset}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#a9c4bbf51bc4b0410b61ef3933776a63c">XLLF_RDFO_OFFSET</a>) ? <span class="stringliteral">&quot;RDFO {rx occupancy}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#a93e049a21e43548bf03161b4a4394440">XLLF_RDFD_OFFSET</a>) ? <span class="stringliteral">&quot;RDFD {rx data}&quot;</span>: \
        ((RegOffset) == <a class="code" href="xllfifo__hw_8h.html#a267285e6015808291ef6671038cba888">XLLF_RLF_OFFSET</a>) ? <span class="stringliteral">&quot;RLF {rx length}&quot;</span>: \
        <span class="stringliteral">&quot;unknown&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="acd283ce73981f7f9eab94f8bb421bc78"></a><!-- doxytag: member="xllfifo_hw.h::XLlFifo_WriteReg" ref="acd283ce73981f7f9eab94f8bb421bc78" args="(BaseAddress, RegOffset, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XLlFifo_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((Xil_Out32((BaseAddress) + (RegOffset), (Value))))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XLlFifo_WriteReg writes the value, <em>Value</em>, to the register at the offet, <em>RegOffset</em>, from the memory mapped base address, <em>BaseAddress</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>specifies the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>specifies the offset from BaseAddress.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>N/A</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xllfifo__hw_8h.html#acd283ce73981f7f9eab94f8bb421bc78">XLlFifo_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Value)</a> </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
