
            /*BEGIN SQL*/
            SELECT /*+  use_nl (dt) */
                    v0.lot AS lot
                    ,v0.operation AS operation
                    ,v0.program_name AS program_name
                    ,v0.wafer_id AS wafer_id
                    ,dt.sort_x AS sort_x
                    ,dt.sort_y AS sort_y
                    ,dt.interface_bin AS interface_bin
                    ,t0.test_name AS test_name
                    ,Replace(Replace(Replace(Replace(Replace(Replace(str.string_result,',',';'),chr(9),' '),chr(10),' '),chr(13),' '),chr(34),''''),chr(7),' ') AS string_result
            FROM 
            A_Testing_Session v0
            INNER JOIN A_Test t0 ON t0.devrevstep = v0.devrevstep AND (t0.program_name = v0.program_name or t0.program_name is null or v0.program_name is null)  AND (t0.temperature = v0.temperature OR (t0.temperature IS NULL AND v0.temperature IS NULL))
            INNER JOIN A_Device_Testing dt ON v0.lao_start_ww + 0 = dt.lao_start_ww AND v0.ts_id + 0 = dt.ts_id
            LEFT JOIN A_String_Result str ON v0.lao_start_ww = str.lao_start_ww AND v0.ts_id = str.ts_id AND dt.dt_id = str.dt_id AND t0.t_id = str.t_id
            WHERE 1=1
            AND      v0.valid_flag = 'Y' 
            AND      v0.lot IN ('44D9B0E00')
            AND      v0.wafer_id IN ('931')
            AND      t0.test_name IN ('MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_FAIL_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_PASS_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_pass_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_fail_7',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_FAIL_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_PASS_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_pass_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_fail_8',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLK_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLKCC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CC_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_DATA_FAIL_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_RIGHTEDGE_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HWFSM_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VCENTER_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_BOTEDGE_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HCENTER_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LAYOUT_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_VMARGIN_CC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_TOPEDGE_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_HMARGIN_CLKCC_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_STATUS_DATA_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLK_PASS_9',
'MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MIN_LFM_DDR_LEFTEDGE_CLKCC_PASS_9')
            
            AND      str.string_result IS NOT NULL  
            AND      v0.test_end_date_time >= TRUNC(SYSDATE) - 2
            AND      v0.program_name = 'DAIEBJX30A5304XPO8'
            /*END SQL*/
            