Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Apr 16 16:05:26 2022
| Host              : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design            : wave_gen
| Device            : xcku035-fbva900
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                              Violations  
-------  --------  -------------------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                             1           
XDCC-5   Warning   User Non-Timing constraint/property overwritten          1           
XDCH-2   Warning   Same min and max delay values on IO port                 9           
CLKC-23  Advisory  MMCME3 with ZHOLD drives sequential IO not with CLKOUT0  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.763        0.000                      0                 1498        0.030        0.000                      0                 1478        0.750        0.000                       0                   626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 2.500}        5.000           200.000         
  clk_rx_clk_core    {0.000 2.500}        5.000           200.000         
  clk_tx_clk_core    {0.000 2.581}        5.161           193.750         
    clk_samp         {0.000 82.581}       165.161         6.055           
    spi_clk          {2.581 5.161}        5.161           193.750         
  clkfbout_clk_core  {0.000 2.500}        5.000           200.000         
virtual_clock        {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              0.750        0.000                       0                     1  
  clk_rx_clk_core          1.106        0.000                      0                  869        0.044        0.000                      0                  869        1.646        0.000                       0                   349  
  clk_tx_clk_core          1.309        0.000                      0                  392        0.035        0.000                      0                  392        1.727        0.000                       0                   232  
    clk_samp               1.333        0.000                      0                  116        0.044        0.000                      0                  116       81.727        0.000                       0                    41  
  clkfbout_clk_core                                                                                                                                                    3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin_p        clk_rx_clk_core        0.857        0.000                      0                    1        1.683        0.000                      0                    1  
clk_tx_clk_core  clk_rx_clk_core        4.506        0.000                      0                   10                                                                        
clk_rx_clk_core  clk_tx_clk_core        2.740        0.000                      0                   58        0.030        0.000                      0                   48  
clk_samp         clk_tx_clk_core        2.760        0.000                      0                   20        0.038        0.000                      0                   20  
virtual_clock    clk_tx_clk_core        1.051        0.000                      0                    1        1.673        0.000                      0                    1  
clk_tx_clk_core  clk_samp               2.445        0.000                      0                   54        0.037        0.000                      0                   54  
clk_tx_clk_core  spi_clk                0.763        0.000                      0                    3        1.758        0.000                      0                    3  
clk_tx_clk_core  virtual_clock          1.646        0.000                      0                    9        1.545        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_rx_clk_core    clk_rx_clk_core          3.827        0.000                      0                   41        0.135        0.000                      0                   41  
**async_default**  clk_tx_clk_core    clk_tx_clk_core          3.927        0.000                      0                   33        0.227        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.802ns  (logic 0.115ns (14.339%)  route 0.687ns (85.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.685ns (routing 0.335ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.309ns, distribution 1.203ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.685    -0.573    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X49Y42         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.458 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.687     0.229    uart_rx_i0/meta_harden_rxd_i0/signal_meta
    SLICE_X53Y56         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.451    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.512     1.136    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X53Y56         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism              0.196     1.332    
                         clock uncertainty           -0.058     1.275    
    SLICE_X53Y56         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.335    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.335    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.147ns (34.611%)  route 2.167ns (65.389%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.555     2.848    cmd_parse_i0/nsamp
    SLICE_X57Y57         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y57         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y57         FDSE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.147ns (34.611%)  route 2.167ns (65.389%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.555     2.848    cmd_parse_i0/nsamp
    SLICE_X57Y57         FDRE                                         r  cmd_parse_i0/nsamp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y57         FDRE                                         r  cmd_parse_i0/nsamp_reg[4]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y57         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[4]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.147ns (34.611%)  route 2.167ns (65.389%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.555     2.848    cmd_parse_i0/nsamp
    SLICE_X57Y57         FDRE                                         r  cmd_parse_i0/nsamp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y57         FDRE                                         r  cmd_parse_i0/nsamp_reg[5]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y57         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[5]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.147ns (35.900%)  route 2.048ns (64.100%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.436     2.729    cmd_parse_i0/nsamp
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[2]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y56         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[2]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.147ns (35.900%)  route 2.048ns (64.100%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.436     2.729    cmd_parse_i0/nsamp
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y56         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.147ns (35.900%)  route 2.048ns (64.100%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.436     2.729    cmd_parse_i0/nsamp
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[8]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y56         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[8]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.147ns (35.900%)  route 2.048ns (64.100%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.436     2.729    cmd_parse_i0/nsamp
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.522     4.146    cmd_parse_i0/CLK
    SLICE_X57Y56         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/C
                         clock pessimism              0.144     4.290    
                         clock uncertainty           -0.058     4.232    
    SLICE_X57Y56         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.185    cmd_parse_i0/nsamp_reg[9]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.147ns (35.877%)  route 2.050ns (64.123%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.438     2.731    cmd_parse_i0/nsamp
    SLICE_X57Y59         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.529     4.153    cmd_parse_i0/CLK
    SLICE_X57Y59         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/C
                         clock pessimism              0.144     4.297    
                         clock uncertainty           -0.058     4.239    
    SLICE_X57Y59         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.192    cmd_parse_i0/nsamp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.192    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.147ns (35.877%)  route 2.050ns (64.123%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.335ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.792    -0.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y60         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.308    -0.044    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X55Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.133 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.071     0.204    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X55Y59         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.320 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2/O
                         net (fo=2, routed)           0.075     0.395    uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_2_n_0
    SLICE_X55Y59         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     0.549 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.301     0.850    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X56Y58         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     0.949 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.310     1.259    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X57Y57         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.436 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.238     1.674    cmd_parse_i0/send_resp_type220_in
    SLICE_X57Y57         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.717 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.148     1.865    cmd_parse_i0/send_resp_type1__8
    SLICE_X57Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     1.938 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.099    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X57Y58         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     2.293 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.438     2.731    cmd_parse_i0/nsamp
    SLICE_X57Y59         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.529     4.153    cmd_parse_i0/CLK
    SLICE_X57Y59         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/C
                         clock pessimism              0.144     4.297    
                         clock uncertainty           -0.058     4.239    
    SLICE_X57Y59         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.192    cmd_parse_i0/nsamp_reg[7]
  -------------------------------------------------------------------
                         required time                          4.192    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_samp_src_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.048ns (18.677%)  route 0.209ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      0.713ns (routing 0.127ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.142ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.713    -0.403    cmd_parse_i0/CLK
    SLICE_X56Y57         FDRE                                         r  cmd_parse_i0/speed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.355 r  cmd_parse_i0/speed_reg[5]/Q
                         net (fo=3, routed)           0.209    -0.146    clkx_spd_i0/bus_samp_src_reg[15]_0[5]
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.885    -0.478    clkx_spd_i0/CLK
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[5]/C
                         clock pessimism              0.232    -0.246    
    SLICE_X56Y61         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.190    clkx_spd_i0/bus_samp_src_reg[5]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.728ns (routing 0.127ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.728    -0.388    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y44         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.340 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.114    -0.226    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X62Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.889    -0.474    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.148    -0.326    
    SLICE_X62Y45         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.271    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.734ns (routing 0.127ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.734    -0.382    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.334 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=2, routed)           0.077    -0.257    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X64Y46         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032    -0.225 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.209    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.868    -0.495    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism              0.185    -0.311    
    SLICE_X64Y46         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.255    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.715ns (routing 0.127ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.715    -0.401    cmd_parse_i0/CLK
    SLICE_X59Y56         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.352 r  cmd_parse_i0/cmd_samp_ram_din_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.186    samp_ram_i0/mem_array_reg_bram_0_2[0]
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.913    -0.450    samp_ram_i0/CLK
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
                         clock pessimism              0.185    -0.266    
    RAMB18_X6Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                      0.029    -0.237    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.049ns (32.667%)  route 0.101ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.740    -0.376    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.327 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.101    -0.226    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[6]
    SLICE_X62Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.882    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.148    -0.333    
    SLICE_X62Y46         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.277    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.093ns (48.437%)  route 0.099ns (51.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.142ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.714    -0.402    cmd_parse_i0/CLK
    SLICE_X57Y58         FDRE                                         r  cmd_parse_i0/arg_sav_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.354 r  cmd_parse_i0/arg_sav_reg[12]/Q
                         net (fo=2, routed)           0.083    -0.271    cmd_parse_i0/data0[0]
    SLICE_X58Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045    -0.226 r  cmd_parse_i0/cmd_samp_ram_addr[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.210    cmd_parse_i0/cmd_samp_ram_addr[0]_i_1_n_0
    SLICE_X58Y58         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.861    -0.502    cmd_parse_i0/CLK
    SLICE_X58Y58         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[0]/C
                         clock pessimism              0.184    -0.318    
    SLICE_X58Y58         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.262    cmd_parse_i0/cmd_samp_ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.738    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.329 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.219    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.889    -0.474    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.148    -0.326    
    SLICE_X62Y45         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.271    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cmd_parse_i0/samp_gen_go_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/samp_gen_go_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.707    -0.409    cmd_parse_i0/CLK
    SLICE_X54Y59         FDRE                                         r  cmd_parse_i0/samp_gen_go_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.361 r  cmd_parse_i0/samp_gen_go_ctr_reg[1]/Q
                         net (fo=3, routed)           0.037    -0.324    cmd_parse_i0/samp_gen_go_ctr_reg_n_0_[1]
    SLICE_X54Y59         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045    -0.279 r  cmd_parse_i0/samp_gen_go_ctr[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.263    cmd_parse_i0/samp_gen_go_ctr[0]_i_1_n_0
    SLICE_X54Y59         FDRE                                         r  cmd_parse_i0/samp_gen_go_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.852    -0.511    cmd_parse_i0/CLK
    SLICE_X54Y59         FDRE                                         r  cmd_parse_i0/samp_gen_go_ctr_reg[0]/C
                         clock pessimism              0.140    -0.372    
    SLICE_X54Y59         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.316    cmd_parse_i0/samp_gen_go_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@535.000ns - clk_rx_clk_core rise@535.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.712ns (routing 0.127ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                    535.000   535.000 r  
    AE16                                              0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   535.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   535.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027   535.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015   535.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   535.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963   533.690 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167   533.857    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   533.884 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.712   534.596    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X54Y57         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049   534.645 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=5, routed)           0.035   534.680    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X54Y57         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015   534.695 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.015   534.710    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                    535.000   535.000 r  
    AE16                                              0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   535.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537   535.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043   535.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022   535.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   536.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663   533.397 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209   533.606    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   533.637 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.860   534.497    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X54Y57         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism              0.104   534.601    
    SLICE_X54Y57         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056   534.657    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                       -534.657    
                         arrival time                         534.710    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_new_cnt_src_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.709    -0.407    clkx_nsamp_i0/CLK
    SLICE_X54Y59         FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.358 f  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/Q
                         net (fo=3, routed)           0.035    -0.323    clkx_nsamp_i0/bus_new_cnt_src_reg_n_0_[0]
    SLICE_X54Y59         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015    -0.308 r  clkx_nsamp_i0/bus_new_cnt_src[0]_i_1__0/O
                         net (fo=1, routed)           0.016    -0.292    clkx_nsamp_i0/bus_new_cnt_src[0]_i_1__0_n_0
    SLICE_X54Y59         FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.852    -0.511    clkx_nsamp_i0/CLK
    SLICE_X54Y59         FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
                         clock pessimism              0.109    -0.402    
    SLICE_X54Y59         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.346    clkx_nsamp_i0/bus_new_cnt_src_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X6Y18     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X6Y22     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         5.000       3.621      BUFGCE_X1Y0      clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X63Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y18     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y18     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y22     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y22     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y18     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y18     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y22     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y22     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X63Y45     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.692ns  (logic 0.116ns (16.763%)  route 0.576ns (83.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.309ns, distribution 1.221ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116    -0.411 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.576     0.165    rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg_n_0
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.530     1.154    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                         clock pessimism              0.318     1.472    
                         clock uncertainty           -0.058     1.414    
    SLICE_X57Y47         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.474    rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          1.474    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.590ns  (logic 0.117ns (19.831%)  route 0.473ns (80.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.335ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.309ns, distribution 1.285ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.798    -0.460    clkx_spd_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X60Y61         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.343 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.473     0.130    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X60Y61         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.594     1.218    clkx_spd_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X60Y61         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.321     1.539    
                         clock uncertainty           -0.058     1.481    
    SLICE_X60Y61         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.540    clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.484ns  (logic 0.118ns (24.380%)  route 0.366ns (75.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.309ns, distribution 1.233ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.764    -0.494    clkx_pre_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X55Y46         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.376 r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.366    -0.010    clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X55Y46         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.542     1.166    clkx_pre_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X55Y46         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.339     1.505    
                         clock uncertainty           -0.058     1.447    
    SLICE_X55Y46         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     1.507    clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.507    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.415ns  (logic 0.116ns (27.952%)  route 0.299ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.309ns, distribution 1.254ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.764    -0.494    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X54Y61         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.378 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.299    -0.079    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X54Y61         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.563     1.187    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X54Y61         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.318     1.505    
                         clock uncertainty           -0.058     1.447    
    SLICE_X54Y61         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.507    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.507    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.415ns  (logic 0.116ns (27.952%)  route 0.299ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.309ns, distribution 1.255ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.764    -0.494    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X54Y60         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.378 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.299    -0.079    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg_n_0
    SLICE_X54Y60         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.564     1.188    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X54Y60         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                         clock pessimism              0.317     1.505    
                         clock uncertainty           -0.058     1.447    
    SLICE_X54Y60         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.507    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.507    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.354ns  (logic 0.115ns (32.486%)  route 0.239ns (67.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.335ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.309ns, distribution 1.192ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.707    -0.551    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.436 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.239    -0.197    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg_n_0
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -0.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.501     1.125    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism              0.277     1.402    
                         clock uncertainty           -0.058     1.344    
    SLICE_X49Y44         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.404    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clk_gen_i0/BUFHCE_clk_samp_i0/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.114ns (13.349%)  route 0.740ns (86.651%))
  Logic Levels:           0  
  Clock Path Skew:        -1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.478ns = ( 2.683 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.335ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.748    -0.510    clk_gen_i0/clk_div_i0/en_clk_samp_reg_0
    SLICE_X53Y49         FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.396 r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/Q
                         net (fo=9, routed)           0.740     0.344    clk_gen_i0/en_clk_samp
    BUFGCE_X1Y2          BUFGCE                                       r  clk_gen_i0/BUFHCE_clk_samp_i0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345     2.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE                                       r  clk_gen_i0/BUFHCE_clk_samp_i0/I
                         clock pessimism              0.055     2.738    
                         clock uncertainty           -0.058     2.680    
    BUFGCE_X1Y2          BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.101     2.579    clk_gen_i0/BUFHCE_clk_samp_i0
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.229ns (9.309%)  route 2.231ns (90.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 4.361 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.413 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         1.636     1.223    clkx_nsamp_i0/meta_harden_bus_new_i0/rst_clk_tx
    SLICE_X60Y61         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     1.338 r  clkx_nsamp_i0/meta_harden_bus_new_i0/bus_dst[10]_i_1/O
                         net (fo=11, routed)          0.595     1.933    clkx_nsamp_i0/meta_harden_bus_new_i0_n_1
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.576     4.361    clkx_nsamp_i0/clk_tx
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
                         clock pessimism              0.144     4.505    
                         clock uncertainty           -0.058     4.447    
    SLICE_X57Y60         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     4.399    clkx_nsamp_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          4.399    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.229ns (9.320%)  route 2.228ns (90.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 4.361 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.413 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         1.636     1.223    clkx_nsamp_i0/meta_harden_bus_new_i0/rst_clk_tx
    SLICE_X60Y61         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     1.338 r  clkx_nsamp_i0/meta_harden_bus_new_i0/bus_dst[10]_i_1/O
                         net (fo=11, routed)          0.592     1.930    clkx_nsamp_i0/meta_harden_bus_new_i0_n_1
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.576     4.361    clkx_nsamp_i0/clk_tx
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/C
                         clock pessimism              0.144     4.505    
                         clock uncertainty           -0.058     4.447    
    SLICE_X57Y60         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.400    clkx_nsamp_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.229ns (9.320%)  route 2.228ns (90.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 4.361 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X57Y47         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.413 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         1.636     1.223    clkx_nsamp_i0/meta_harden_bus_new_i0/rst_clk_tx
    SLICE_X60Y61         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     1.338 r  clkx_nsamp_i0/meta_harden_bus_new_i0/bus_dst[10]_i_1/O
                         net (fo=11, routed)          0.592     1.930    clkx_nsamp_i0/meta_harden_bus_new_i0_n_1
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.576     4.361    clkx_nsamp_i0/clk_tx
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
                         clock pessimism              0.144     4.505    
                         clock uncertainty           -0.058     4.447    
    SLICE_X57Y60         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.400    clkx_nsamp_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.734ns (routing 0.127ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.142ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.734    -0.382    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.334 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.099    -0.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.890    -0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.148    -0.325    
    SLICE_X60Y47         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.270    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_tx_i0/inst/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.101ns (51.269%)  route 0.096ns (48.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.142ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.714    -0.402    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.353 r  uart_tx_i0/inst/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.080    -0.273    uart_tx_i0/inst/uart_tx_ctl_i0/state__0[1]
    SLICE_X56Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.052    -0.221 r  uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_i_1/O
                         net (fo=1, routed)           0.016    -0.205    uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.864    -0.499    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_reg/C
                         clock pessimism              0.184    -0.315    
    SLICE_X56Y46         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.259    uart_tx_i0/inst/uart_tx_ctl_i0/char_fifo_pop_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.707    -0.409    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.361 r  dac_spi_i0/bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.036    -0.325    dac_spi_i0/bit_cnt_reg[3]_0
    SLICE_X54Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    -0.310 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.294    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.846    -0.517    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.112    -0.405    
    SLICE_X54Y52         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.349    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Net Delay (Source):      0.734ns (routing 0.127ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.142ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.734    -0.382    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.334 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=2, routed)           0.038    -0.296    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X61Y48         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016    -0.280 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.264    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[5]
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.872    -0.491    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism              0.113    -0.378    
    SLICE_X61Y48         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.322    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Net Delay (Source):      0.712ns (routing 0.127ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.712    -0.404    dac_spi_i0/clk_tx
    SLICE_X55Y54         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.355 r  dac_spi_i0/bit_cnt_reg[0]/Q
                         net (fo=10, routed)          0.038    -0.317    dac_spi_i0/bit_cnt_reg[0]_0
    SLICE_X55Y54         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016    -0.301 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.285    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.847    -0.516    dac_spi_i0/clk_tx
    SLICE_X55Y54         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.117    -0.399    
    SLICE_X55Y54         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.343    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Net Delay (Source):      0.721ns (routing 0.127ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.721    -0.395    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X55Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.346 r  uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/Q
                         net (fo=2, routed)           0.038    -0.308    uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx
    SLICE_X55Y46         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016    -0.292 r  uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.016    -0.276    uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.868    -0.495    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X55Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism              0.105    -0.390    
    SLICE_X55Y46         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.334    uart_tx_i0/inst/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.065ns (54.167%)  route 0.055ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.116ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.142ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.714    -0.402    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.353 r  uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/Q
                         net (fo=5, routed)           0.040    -0.313    uart_tx_i0/inst/uart_tx_ctl_i0/state_reg_n_0_[1]
    SLICE_X57Y46         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016    -0.297 r  uart_tx_i0/inst/uart_tx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.015    -0.282    uart_tx_i0/inst/uart_tx_ctl_i0/state[1]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.850    -0.513    uart_tx_i0/inst/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y46         FDRE                                         r  uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.116    -0.397    
    SLICE_X57Y46         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.341    uart_tx_i0/inst/uart_tx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_gen_go_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.063ns (52.066%)  route 0.058ns (47.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      0.760ns (routing 0.127ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.760    -0.356    samp_gen_i0/clk_tx
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.308 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.042    -0.266    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X59Y60         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    -0.251 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_i_1/O
                         net (fo=1, routed)           0.016    -0.235    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.904    -0.459    samp_gen_i0/clk_tx
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
                         clock pessimism              0.107    -0.352    
    SLICE_X59Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.296    samp_gen_i0/samp_gen_go_hold_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.063ns (51.220%)  route 0.060ns (48.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Net Delay (Source):      0.708ns (routing 0.127ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.708    -0.408    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.360 r  dac_spi_i0/bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.044    -0.316    dac_spi_i0/bit_cnt_reg_n_0_[4]
    SLICE_X54Y53         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    -0.301 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.016    -0.285    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.846    -0.517    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.113    -0.404    
    SLICE_X54Y53         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.348    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.142ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.730    -0.386    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.338 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.036    -0.302    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X60Y45         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030    -0.272 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.012    -0.260    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[3]
    SLICE_X60Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.867    -0.496    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.115    -0.381    
    SLICE_X60Y45         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.325    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_clk_core
Waveform(ns):       { 0.000 2.581 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         5.161       3.452      RAMB18_X6Y18          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         5.161       3.782      BUFGCE_X1Y3           clk_gen_i0/BUFG_TX/I
Min Period        n/a     BUFGCE/I            n/a            1.379         5.161       3.782      BUFGCE_X1Y2           clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     OSERDESE3/CLKDIV    n/a            1.369         5.161       3.792      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/CLKDIV
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         5.161       4.090      MMCME3_ADV_X1Y0       clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         2.581       1.727      RAMB18_X6Y18          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         2.581       1.727      RAMB18_X6Y18          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            0.616         2.581       1.965      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            0.616         2.581       1.965      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         2.581       1.727      RAMB18_X6Y18          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         2.581       1.727      RAMB18_X6Y18          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            0.616         2.581       1.965      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            0.616         2.581       1.965      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/CLKDIV
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y46          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.581       2.306      SLICE_X63Y47          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       81.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.665ns  (logic 0.117ns (17.594%)  route 0.548ns (82.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.335ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.309ns, distribution 1.229ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.745    -0.547    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X56Y54         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.430 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.548     0.118    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X56Y54         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AE16                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345    -0.478    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.403 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.538     1.135    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X56Y54         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.315     1.450    
                         clock uncertainty           -0.058     1.392    
    SLICE_X56Y54         FDPE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.451    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          1.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             162.218ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.385ns (47.957%)  route 1.503ns (52.043%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 164.356 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.309ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.378 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.038     2.416    samp_gen_i0/speed_cnt[14]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.598   164.356    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.277   164.633    
                         clock uncertainty           -0.058   164.575    
    SLICE_X58Y62         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059   164.634    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        164.634    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                162.218    

Slack (MET) :             162.254ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.352ns (47.389%)  route 1.501ns (52.611%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 164.356 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.309ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.345 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.036     2.381    samp_gen_i0/speed_cnt[13]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.598   164.356    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.277   164.633    
                         clock uncertainty           -0.058   164.575    
    SLICE_X58Y62         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060   164.635    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        164.635    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                162.254    

Slack (MET) :             162.256ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.347ns (47.247%)  route 1.504ns (52.753%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 164.356 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.309ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     2.340 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.039     2.379    samp_gen_i0/speed_cnt[15]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.598   164.356    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.277   164.633    
                         clock uncertainty           -0.058   164.575    
    SLICE_X58Y62         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060   164.635    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        164.635    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                162.256    

Slack (MET) :             162.304ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.349ns (47.250%)  route 1.506ns (52.750%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.342 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.041     2.383    samp_gen_i0/speed_cnt[12]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.329   164.686    
                         clock uncertainty           -0.058   164.628    
    SLICE_X58Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059   164.687    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        164.687    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                162.304    

Slack (MET) :             162.308ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.344ns (47.158%)  route 1.506ns (52.842%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.337 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.041     2.378    samp_gen_i0/speed_cnt[10]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.329   164.686    
                         clock uncertainty           -0.058   164.628    
    SLICE_X58Y62         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058   164.686    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        164.686    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                162.308    

Slack (MET) :             162.347ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 1.310ns (46.586%)  route 1.502ns (53.414%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     2.303 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.037     2.340    samp_gen_i0/speed_cnt[9]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.329   164.686    
                         clock uncertainty           -0.058   164.628    
    SLICE_X58Y62         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059   164.687    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        164.687    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                162.347    

Slack (MET) :             162.351ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.300ns (46.296%)  route 1.508ns (53.704%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.177 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.204    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     2.293 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.043     2.336    samp_gen_i0/speed_cnt[11]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.329   164.686    
                         clock uncertainty           -0.058   164.628    
    SLICE_X58Y62         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059   164.687    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        164.687    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                162.351    

Slack (MET) :             162.423ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 1.179ns (44.357%)  route 1.479ns (55.643%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 164.350 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.309ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.347     2.145 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.041     2.186    samp_gen_i0/speed_cnt[8]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.592   164.350    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.257   164.607    
                         clock uncertainty           -0.058   164.549    
    SLICE_X58Y61         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060   164.609    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        164.609    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                162.423    

Slack (MET) :             162.437ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.167ns (44.154%)  route 1.476ns (55.846%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 164.350 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.309ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.820    -0.472    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.357 r  samp_gen_i0/speed_cnt_reg[9]/Q
                         net (fo=3, routed)           0.389     0.032    samp_gen_i0/speed_cnt_reg[9]
    SLICE_X59Y62         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.204 f  samp_gen_i0/doing_read_i_9/O
                         net (fo=1, routed)           0.263     0.467    samp_gen_i0/doing_read_i_9_n_0
    SLICE_X59Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.655 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=2, routed)           0.153     0.808    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X59Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.980 r  samp_gen_i0/speed_cnt[15]_i_3/O
                         net (fo=32, routed)          0.260     1.240    samp_gen_i0/speed_cnt[15]_i_3_n_0
    SLICE_X59Y61         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     1.425 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.373     1.798    samp_gen_i0/p_0_out[0]
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.335     2.133 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.038     2.171    samp_gen_i0/speed_cnt[6]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.592   164.350    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.257   164.607    
                         clock uncertainty           -0.058   164.549    
    SLICE_X58Y61         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059   164.608    samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        164.608    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                162.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.049ns (32.026%)  route 0.104ns (67.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.726ns (routing 0.127ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.142ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.726    -0.391    samp_gen_i0/CLK
    SLICE_X59Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.342 r  samp_gen_i0/samp_cnt_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.238    samp_ram_i0/Q[3]
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.920    -0.444    samp_ram_i0/mem_array_reg_bram_0_0
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.185    -0.259    
    RAMB18_X6Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.023    -0.282    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.064ns (34.225%)  route 0.123ns (65.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.737    -0.380    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.331 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.107    -0.224    samp_gen_i0/Q[1]
    SLICE_X59Y58         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015    -0.209 r  samp_gen_i0/samp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.193    samp_gen_i0/p_0_in[5]
    SLICE_X59Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.863    -0.501    samp_gen_i0/CLK
    SLICE_X59Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.185    -0.317    
    SLICE_X59Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.261    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.049ns (37.405%)  route 0.082ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.142ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.737    -0.380    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.331 r  samp_gen_i0/samp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.082    -0.249    samp_ram_i0/Q[2]
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.920    -0.444    samp_ram_i0/mem_array_reg_bram_0_0
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.148    -0.296    
    RAMB18_X6Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.023    -0.319    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.737    -0.380    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.332 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.040    -0.292    samp_gen_i0/Q[0]
    SLICE_X60Y58         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030    -0.262 r  samp_gen_i0/samp_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.246    samp_gen_i0/p_0_in[1]
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.876    -0.488    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.113    -0.375    
    SLICE_X60Y58         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.319    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      0.726ns (routing 0.127ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.726    -0.391    samp_gen_i0/CLK
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.342 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.036    -0.306    samp_gen_i0/Q[7]
    SLICE_X59Y59         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038    -0.268 r  samp_gen_i0/samp_cnt[7]_i_1/O
                         net (fo=1, routed)           0.011    -0.257    samp_gen_i0/p_0_in[7]
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.863    -0.501    samp_gen_i0/CLK
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism              0.115    -0.386    
    SLICE_X59Y59         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.330    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.767    -0.350    samp_gen_i0/CLK
    SLICE_X59Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.301 f  samp_gen_i0/speed_cnt_reg[0]/Q
                         net (fo=4, routed)           0.036    -0.265    samp_gen_i0/speed_cnt_reg[0]
    SLICE_X59Y62         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038    -0.227 r  samp_gen_i0/speed_cnt[0]_i_1/O
                         net (fo=1, routed)           0.011    -0.216    samp_gen_i0/speed_cnt[0]
    SLICE_X59Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.917    -0.447    samp_gen_i0/CLK
    SLICE_X59Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism              0.102    -0.345    
    SLICE_X59Y62         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.289    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.086ns (62.774%)  route 0.051ns (37.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.737    -0.380    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.332 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.040    -0.292    samp_gen_i0/Q[0]
    SLICE_X60Y58         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038    -0.254 r  samp_gen_i0/samp_cnt[2]_i_1/O
                         net (fo=1, routed)           0.011    -0.243    samp_gen_i0/p_0_in[2]
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.876    -0.488    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.113    -0.375    
    SLICE_X60Y58         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.319    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.086ns (62.774%)  route 0.051ns (37.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      0.726ns (routing 0.127ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.726    -0.391    samp_gen_i0/CLK
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.343 r  samp_gen_i0/samp_cnt_reg[9]/Q
                         net (fo=3, routed)           0.040    -0.303    samp_gen_i0/Q[9]
    SLICE_X59Y59         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.038    -0.265 r  samp_gen_i0/samp_cnt[9]_i_3/O
                         net (fo=1, routed)           0.011    -0.254    samp_gen_i0/p_0_in[9]
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.863    -0.501    samp_gen_i0/CLK
    SLICE_X59Y59         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism              0.115    -0.386    
    SLICE_X59Y59         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.330    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.086ns (62.319%)  route 0.052ns (37.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.737    -0.380    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.332 f  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.041    -0.291    samp_gen_i0/Q[0]
    SLICE_X60Y58         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038    -0.253 r  samp_gen_i0/samp_cnt[0]_i_1/O
                         net (fo=1, routed)           0.011    -0.242    samp_gen_i0/p_0_in[0]
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.876    -0.488    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.113    -0.375    
    SLICE_X60Y58         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.319    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.726ns (routing 0.127ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.142ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.726    -0.391    samp_gen_i0/CLK
    SLICE_X59Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.343 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.202    samp_ram_i0/Q[5]
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.920    -0.444    samp_ram_i0/mem_array_reg_bram_0_0
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.185    -0.259    
    RAMB18_X6Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.023    -0.282    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.581 }
Period(ns):         165.161
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         165.161     163.452    RAMB18_X6Y22  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.550         165.161     164.611    SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         165.161     164.611    SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X59Y60  samp_gen_i0/active_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X59Y60  samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X56Y54  samp_gen_i0/led_clk_samp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X56Y54  samp_gen_i0/led_clk_samp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X56Y55  samp_gen_i0/led_clk_samp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X56Y55  samp_gen_i0/led_clk_samp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.161     164.611    SLICE_X56Y55  samp_gen_i0/led_clk_samp_reg[4]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.581      81.727     RAMB18_X6Y22  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.581      81.727     RAMB18_X6Y22  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/doing_read_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.581      81.727     RAMB18_X6Y22  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.581      81.727     RAMB18_X6Y22  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         82.581      82.306     SLICE_X56Y54  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/doing_read_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.581      82.306     SLICE_X59Y60  samp_gen_i0/doing_read_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X1Y1      clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.775ns (35.878%)  route 1.385ns (64.122%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 4.112 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Destination): 1.488ns (routing 0.309ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AG14                                              0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_rxd_i0/I
    AG14                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     1.732 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.824    IBUF_rxd_i0/OUT
    AG14                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.867 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.293     3.160    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X49Y42         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.488     4.112    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X49Y42         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.112    
                         clock uncertainty           -0.154     3.958    
    SLICE_X49Y42         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.017    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.017    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.361ns (42.763%)  route 0.483ns (57.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Destination): 0.814ns (routing 0.142ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AG14                                              0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rxd_i0/I
    AG14                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.846 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.871    IBUF_rxd_i0/OUT
    AG14                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.886 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.458     1.344    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X49Y42         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.814    -0.549    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X49Y42         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.549    
                         clock uncertainty            0.154    -0.395    
    SLICE_X49Y42         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.339    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     0.714    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y45         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.220    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.712ns  (logic 0.114ns (16.011%)  route 0.598ns (83.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.598     0.712    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.220    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.668ns  (logic 0.115ns (17.216%)  route 0.553ns (82.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X63Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.553     0.668    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X63Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y48         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.660ns  (logic 0.117ns (17.727%)  route 0.543ns (82.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y46         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.543     0.660    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y45         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.629ns  (logic 0.113ns (17.965%)  route 0.516ns (82.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X63Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.516     0.629    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X63Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y47         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.615ns  (logic 0.118ns (19.187%)  route 0.497ns (80.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y47         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.497     0.615    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X64Y46         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.601ns  (logic 0.117ns (19.468%)  route 0.484ns (80.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X63Y47         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.484     0.601    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X64Y46         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.222    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.597ns  (logic 0.117ns (19.598%)  route 0.480ns (80.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y47         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.480     0.597    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X63Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y46         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.222    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.596ns  (logic 0.117ns (19.631%)  route 0.479ns (80.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y47         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.479     0.596    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y45         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.222    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (MaxDelay Path 5.161ns)
  Data Path Delay:        0.585ns  (logic 0.114ns (19.487%)  route 0.471ns (80.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.161ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.471     0.585    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X63Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.161     5.161    
    SLICE_X63Y46         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  4.636    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.874ns  (logic 0.157ns (8.378%)  route 1.717ns (91.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.769ns (routing 0.335ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.769    -0.489    clkx_spd_i0/CLK
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.372 r  clkx_spd_i0/bus_samp_src_reg[9]/Q
                         net (fo=1, routed)           1.694     1.322    cmd_parse_i0/bus_dst_reg[15][9]
    SLICE_X57Y61         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.362 r  cmd_parse_i0/bus_dst[9]_i_1__0/O
                         net (fo=1, routed)           0.023     1.385    clkx_spd_i0/D[9]
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.575     4.199    clkx_spd_i0/clk_tx
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[9]/C
                         clock pessimism              0.045     4.244    
                         clock uncertainty           -0.178     4.066    
    SLICE_X57Y61         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.125    clkx_spd_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.663ns  (logic 0.114ns (6.855%)  route 1.549ns (93.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.711ns (routing 0.335ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.309ns, distribution 1.191ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.711    -0.547    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X53Y56         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=18, routed)          1.549     1.116    lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X49Y43         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.500     4.124    lb_ctl_i0/meta_harden_rxd_i0/clk_tx
    SLICE_X49Y43         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.045     4.169    
                         clock uncertainty           -0.178     3.991    
    SLICE_X49Y43         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     4.052    lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.329ns  (logic 0.246ns (18.510%)  route 1.083ns (81.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.772ns (routing 0.335ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.309ns, distribution 1.268ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.772    -0.486    clkx_spd_i0/CLK
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.372 r  clkx_spd_i0/bus_samp_src_reg[5]/Q
                         net (fo=1, routed)           1.057     0.685    cmd_parse_i0/bus_dst_reg[15][5]
    SLICE_X56Y61         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     0.817 r  cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.026     0.843    clkx_spd_i0/D[5]
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.577     4.201    clkx_spd_i0/clk_tx
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.045     4.246    
                         clock uncertainty           -0.178     4.068    
    SLICE_X56Y61         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.126    clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.379ns  (logic 0.294ns (21.320%)  route 1.085ns (78.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.335ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.309ns, distribution 1.281ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.734    -0.524    cmd_parse_i0/CLK
    SLICE_X58Y57         FDRE                                         r  cmd_parse_i0/speed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 r  cmd_parse_i0/speed_reg[12]/Q
                         net (fo=3, routed)           1.059     0.652    cmd_parse_i0/speed_reg[15]_0[12]
    SLICE_X58Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     0.829 r  cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.026     0.855    clkx_spd_i0/D[12]
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.590     4.214    clkx_spd_i0/clk_tx
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.045     4.259    
                         clock uncertainty           -0.178     4.081    
    SLICE_X58Y60         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.139    clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          4.139    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.272ns  (logic 0.246ns (19.340%)  route 1.026ns (80.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.722ns (routing 0.335ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.722    -0.536    clkx_pre_i0/CLK
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.422 r  clkx_pre_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           1.000     0.578    cmd_parse_i0/bus_dst_reg[15]_0[7]
    SLICE_X56Y52         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     0.710 r  cmd_parse_i0/bus_dst[7]_i_1__1/O
                         net (fo=1, routed)           0.026     0.736    clkx_pre_i0/D[7]
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.534     4.158    clkx_pre_i0/clk_tx
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/C
                         clock pessimism              0.045     4.203    
                         clock uncertainty           -0.178     4.025    
    SLICE_X56Y52         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.083    clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.256ns  (logic 0.294ns (23.408%)  route 0.962ns (76.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.738ns (routing 0.335ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.738    -0.520    cmd_parse_i0/CLK
    SLICE_X57Y55         FDRE                                         r  cmd_parse_i0/speed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.403 r  cmd_parse_i0/speed_reg[13]/Q
                         net (fo=3, routed)           0.935     0.532    cmd_parse_i0/speed_reg[15]_0[13]
    SLICE_X57Y61         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     0.709 r  cmd_parse_i0/bus_dst[13]_i_1/O
                         net (fo=1, routed)           0.027     0.736    clkx_spd_i0/D[13]
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.575     4.199    clkx_spd_i0/clk_tx
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
                         clock pessimism              0.045     4.244    
                         clock uncertainty           -0.178     4.066    
    SLICE_X57Y61         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.125    clkx_spd_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.238ns  (logic 0.308ns (24.879%)  route 0.930ns (75.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.739ns (routing 0.335ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.739    -0.519    cmd_parse_i0/CLK
    SLICE_X57Y58         FDRE                                         r  cmd_parse_i0/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.402 r  cmd_parse_i0/speed_reg[8]/Q
                         net (fo=3, routed)           0.904     0.502    cmd_parse_i0/speed_reg[15]_0[8]
    SLICE_X57Y61         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     0.693 r  cmd_parse_i0/bus_dst[8]_i_1__0/O
                         net (fo=1, routed)           0.026     0.719    clkx_spd_i0/D[8]
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.575     4.199    clkx_spd_i0/clk_tx
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
                         clock pessimism              0.045     4.244    
                         clock uncertainty           -0.178     4.066    
    SLICE_X57Y61         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.124    clkx_spd_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.190ns  (logic 0.308ns (25.882%)  route 0.882ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.747ns (routing 0.335ns, distribution 1.412ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.309ns, distribution 1.224ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.747    -0.511    cmd_parse_i0/CLK
    SLICE_X55Y56         FDRE                                         r  cmd_parse_i0/prescale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.397 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           0.847     0.450    cmd_parse_i0/prescale_reg[15]_0[0]
    SLICE_X55Y52         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     0.644 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.035     0.679    clkx_pre_i0/D[0]
    SLICE_X55Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.533     4.157    clkx_pre_i0/clk_tx
    SLICE_X55Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism              0.045     4.202    
                         clock uncertainty           -0.178     4.024    
    SLICE_X55Y52         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.087    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          4.087    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.237ns  (logic 0.309ns (24.980%)  route 0.928ns (75.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.738ns (routing 0.335ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.738    -0.520    cmd_parse_i0/CLK
    SLICE_X57Y55         FDRE                                         r  cmd_parse_i0/speed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.402 r  cmd_parse_i0/speed_reg[15]/Q
                         net (fo=3, routed)           0.898     0.496    cmd_parse_i0/speed_reg[15]_0[15]
    SLICE_X55Y61         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     0.687 r  cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.030     0.717    clkx_spd_i0/D[15]
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.576     4.200    clkx_spd_i0/clk_tx
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.045     4.245    
                         clock uncertainty           -0.178     4.067    
    SLICE_X55Y61         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.126    clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.213ns  (logic 0.233ns (19.209%)  route 0.980ns (80.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.749ns (routing 0.335ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.749    -0.509    cmd_parse_i0/CLK
    SLICE_X56Y56         FDRE                                         r  cmd_parse_i0/speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.395 r  cmd_parse_i0/speed_reg[6]/Q
                         net (fo=3, routed)           0.954     0.559    cmd_parse_i0/speed_reg[15]_0[6]
    SLICE_X55Y61         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     0.678 r  cmd_parse_i0/bus_dst[6]_i_1__0/O
                         net (fo=1, routed)           0.026     0.704    clkx_spd_i0/D[6]
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.549    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.576     4.200    clkx_spd_i0/clk_tx
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/C
                         clock pessimism              0.045     4.245    
                         clock uncertainty           -0.178     4.067    
    SLICE_X55Y61         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.125    clkx_spd_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  3.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.063ns (13.636%)  route 0.399ns (86.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.702    -0.414    clkx_pre_i0/CLK
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.366 r  clkx_pre_i0/bus_samp_src_reg[8]/Q
                         net (fo=1, routed)           0.387     0.021    cmd_parse_i0/bus_dst_reg[15]_0[8]
    SLICE_X56Y52         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     0.036 r  cmd_parse_i0/bus_dst[8]_i_1__1/O
                         net (fo=1, routed)           0.012     0.048    clkx_pre_i0/D[8]
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.854    -0.509    clkx_pre_i0/clk_tx
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/C
                         clock pessimism              0.293    -0.216    
                         clock uncertainty            0.178    -0.039    
    SLICE_X56Y52         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.017    clkx_pre_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.063ns (13.755%)  route 0.395ns (86.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.700ns (routing 0.127ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.700    -0.416    clkx_pre_i0/CLK
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.368 r  clkx_pre_i0/bus_samp_src_reg[6]/Q
                         net (fo=1, routed)           0.383     0.015    cmd_parse_i0/bus_dst_reg[15]_0[6]
    SLICE_X55Y53         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     0.030 r  cmd_parse_i0/bus_dst[6]_i_1__1/O
                         net (fo=1, routed)           0.012     0.042    clkx_pre_i0/D[6]
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.847    -0.516    clkx_pre_i0/clk_tx
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/C
                         clock pessimism              0.293    -0.223    
                         clock uncertainty            0.178    -0.046    
    SLICE_X55Y53         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.010    clkx_pre_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.093ns (20.306%)  route 0.365ns (79.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.700ns (routing 0.127ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.700    -0.416    clkx_pre_i0/CLK
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.368 r  clkx_pre_i0/bus_samp_src_reg[14]/Q
                         net (fo=1, routed)           0.349    -0.019    cmd_parse_i0/bus_dst_reg[15]_0[14]
    SLICE_X55Y53         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     0.026 r  cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.016     0.042    clkx_pre_i0/D[14]
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.847    -0.516    clkx_pre_i0/clk_tx
    SLICE_X55Y53         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/C
                         clock pessimism              0.293    -0.223    
                         clock uncertainty            0.178    -0.046    
    SLICE_X55Y53         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.010    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_new_stretch_src_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.049ns (10.987%)  route 0.397ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.743ns (routing 0.127ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.142ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.743    -0.373    clkx_nsamp_i0/CLK
    SLICE_X54Y60         FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_src_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.324 r  clkx_nsamp_i0/bus_new_stretch_src_reg/Q
                         net (fo=1, routed)           0.397     0.073    clkx_nsamp_i0/meta_harden_bus_new_i0/Q
    SLICE_X54Y61         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.879    -0.484    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X54Y61         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                         clock pessimism              0.293    -0.191    
                         clock uncertainty            0.178    -0.014    
    SLICE_X54Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.041    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.064ns (13.675%)  route 0.404ns (86.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.710ns (routing 0.127ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.710    -0.406    clkx_nsamp_i0/CLK
    SLICE_X58Y59         FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.357 r  clkx_nsamp_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           0.388     0.031    cmd_parse_i0/bus_dst_reg[10][10]
    SLICE_X58Y59         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     0.046 r  cmd_parse_i0/bus_dst[10]_i_2/O
                         net (fo=1, routed)           0.016     0.062    clkx_nsamp_i0/D[10]
    SLICE_X58Y59         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.860    -0.503    clkx_nsamp_i0/clk_tx
    SLICE_X58Y59         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/C
                         clock pessimism              0.293    -0.210    
                         clock uncertainty            0.178    -0.033    
    SLICE_X58Y59         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.023    clkx_nsamp_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.078ns (16.596%)  route 0.392ns (83.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.702    -0.414    clkx_pre_i0/CLK
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.366 r  clkx_pre_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.376     0.010    cmd_parse_i0/bus_dst_reg[15]_0[12]
    SLICE_X56Y52         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     0.040 r  cmd_parse_i0/bus_dst[12]_i_1__0/O
                         net (fo=1, routed)           0.016     0.056    clkx_pre_i0/D[12]
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.854    -0.509    clkx_pre_i0/clk_tx
    SLICE_X56Y52         FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/C
                         clock pessimism              0.293    -0.216    
                         clock uncertainty            0.178    -0.039    
    SLICE_X56Y52         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.017    clkx_pre_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.064ns (12.774%)  route 0.437ns (87.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.714    -0.402    cmd_parse_i0/CLK
    SLICE_X57Y55         FDRE                                         r  cmd_parse_i0/speed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.354 r  cmd_parse_i0/speed_reg[14]/Q
                         net (fo=3, routed)           0.421     0.067    cmd_parse_i0/speed_reg[15]_0[14]
    SLICE_X55Y61         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.083 r  cmd_parse_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           0.016     0.099    clkx_spd_i0/D[14]
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.896    -0.467    clkx_spd_i0/clk_tx
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[14]/C
                         clock pessimism              0.293    -0.174    
                         clock uncertainty            0.178     0.003    
    SLICE_X55Y61         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.059    clkx_spd_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.714    -0.402    cmd_parse_i0/CLK
    SLICE_X57Y59         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.354 r  cmd_parse_i0/nsamp_reg[7]/Q
                         net (fo=3, routed)           0.408     0.054    cmd_parse_i0/nsamp_reg[10]_0[7]
    SLICE_X57Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     0.085 r  cmd_parse_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.015     0.100    clkx_nsamp_i0/D[7]
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.894    -0.469    clkx_nsamp_i0/clk_tx
    SLICE_X57Y60         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
                         clock pessimism              0.293    -0.176    
                         clock uncertainty            0.178     0.001    
    SLICE_X57Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.057    clkx_nsamp_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.093ns (18.416%)  route 0.412ns (81.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.713ns (routing 0.127ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.142ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.713    -0.403    cmd_parse_i0/CLK
    SLICE_X56Y57         FDRE                                         r  cmd_parse_i0/speed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.355 r  cmd_parse_i0/speed_reg[5]/Q
                         net (fo=3, routed)           0.397     0.042    cmd_parse_i0/speed_reg[15]_0[5]
    SLICE_X56Y61         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.087 r  cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.015     0.102    clkx_spd_i0/D[5]
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.895    -0.468    clkx_spd_i0/clk_tx
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.293    -0.175    
                         clock uncertainty            0.178     0.002    
    SLICE_X56Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.058    clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.065ns (13.374%)  route 0.421ns (86.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.745ns (routing 0.127ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.745    -0.371    clkx_spd_i0/CLK
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.322 r  clkx_spd_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           0.405     0.083    cmd_parse_i0/bus_dst_reg[15][10]
    SLICE_X58Y60         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     0.099 r  cmd_parse_i0/bus_dst[10]_i_1__0/O
                         net (fo=1, routed)           0.016     0.115    clkx_spd_i0/D[10]
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.908    -0.455    clkx_spd_i0/clk_tx
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
                         clock pessimism              0.293    -0.162    
                         clock uncertainty            0.178     0.015    
    SLICE_X58Y60         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.071    clkx_spd_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.809ns (39.007%)  route 1.265ns (60.993%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.314 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.335ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.828    -0.464    samp_ram_i0/mem_array_reg_bram_0_0
    RAMB18_X6Y22         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.391    -0.073 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[12]
                         net (fo=2, routed)           0.652     0.579    samp_ram_i0/D[4]
    SLICE_X56Y55         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     0.752 r  samp_ram_i0/spi_mosi_i_6/O
                         net (fo=1, routed)           0.264     1.016    samp_ram_i0/spi_mosi_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     1.191 r  samp_ram_i0/spi_mosi_i_4/O
                         net (fo=1, routed)           0.320     1.511    dac_spi_i0/spi_mosi_reg_0
    SLICE_X54Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     1.581 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.029     1.610    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X54Y53         FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.529     4.314    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.055     4.369    
                         clock uncertainty           -0.058     4.311    
    SLICE_X54Y53         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.370    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.381ns (27.649%)  route 0.997ns (72.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 4.312 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.085     0.210    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.342 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.484     0.826    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.527     4.312    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.055     4.367    
                         clock uncertainty           -0.058     4.309    
    SLICE_X54Y53         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     4.262    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.262    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.381ns (30.334%)  route 0.875ns (69.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 4.311 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.309ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.085     0.210    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.342 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.362     0.704    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.526     4.311    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.055     4.366    
                         clock uncertainty           -0.058     4.308    
    SLICE_X54Y52         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     4.261    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.261    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.381ns (30.334%)  route 0.875ns (69.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 4.311 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.309ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.085     0.210    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.342 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.362     0.704    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.526     4.311    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.055     4.366    
                         clock uncertainty           -0.058     4.308    
    SLICE_X54Y52         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     4.261    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.261    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.381ns (34.170%)  route 0.734ns (65.830%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.314 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.085     0.210    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.342 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.221     0.563    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.529     4.314    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.055     4.369    
                         clock uncertainty           -0.058     4.311    
    SLICE_X54Y53         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     4.263    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.263    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.232ns (22.723%)  route 0.789ns (77.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.314 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.412    -0.023    dac_spi_i0/samp_val
    SLICE_X54Y52         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     0.092 r  dac_spi_i0/bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.377     0.469    dac_spi_i0/bit_cnt[1]_i_1__0_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.529     4.314    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.055     4.369    
                         clock uncertainty           -0.058     4.311    
    SLICE_X54Y53         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.374    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.374    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.381ns (41.368%)  route 0.540ns (58.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 4.312 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.085     0.210    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     0.342 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.027     0.369    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.527     4.312    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.055     4.367    
                         clock uncertainty           -0.058     4.309    
    SLICE_X54Y53         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.369    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.294ns (32.486%)  route 0.611ns (67.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 4.313 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.584     0.149    dac_spi_i0/samp_val
    SLICE_X55Y54         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.326 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.027     0.353    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.528     4.313    dac_spi_i0/clk_tx
    SLICE_X55Y54         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.055     4.368    
                         clock uncertainty           -0.058     4.310    
    SLICE_X55Y54         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.369    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.320ns (37.427%)  route 0.535ns (62.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 4.314 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.428    -0.007    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X54Y53         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     0.125 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.080     0.205    dac_spi_i0/active
    SLICE_X54Y53         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.071     0.276 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.027     0.303    dac_spi_i0/active_i_1__0_n_0
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.529     4.314    dac_spi_i0/clk_tx
    SLICE_X54Y53         FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.055     4.369    
                         clock uncertainty           -0.058     4.311    
    SLICE_X54Y53         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.370    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.305ns (39.714%)  route 0.463ns (60.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 4.311 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.309ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.403    -2.375    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.292 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.740    -0.552    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.436     0.001    dac_spi_i0/samp_val
    SLICE_X54Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.189 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.027     0.216    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.526     4.311    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.055     4.366    
                         clock uncertainty           -0.058     4.308    
    SLICE_X54Y52         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.368    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.368    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  4.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.048ns (18.750%)  route 0.208ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.142ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.716    -0.401    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.353 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.145    samp_gen_i0/led_clk_samp[1]
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.845    -0.518    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.280    -0.238    
    SLICE_X52Y54         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.183    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.142ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.716    -0.401    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.352 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.133    samp_gen_i0/led_clk_samp[0]
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.845    -0.518    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.280    -0.238    
    SLICE_X52Y54         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.182    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.048ns (17.329%)  route 0.229ns (82.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.142ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.355 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           0.229    -0.126    samp_gen_i0/led_clk_samp[6]
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.843    -0.520    samp_gen_i0/clk_tx
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism              0.280    -0.240    
    SLICE_X56Y55         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.185    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.048ns (16.842%)  route 0.237ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.355 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.237    -0.118    samp_gen_i0/led_clk_samp[7]
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.847    -0.516    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.280    -0.236    
    SLICE_X52Y54         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.180    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.142ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.354 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.234    -0.120    samp_gen_i0/led_clk_samp[3]
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.843    -0.520    samp_gen_i0/clk_tx
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.280    -0.240    
    SLICE_X56Y55         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.185    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.049ns (16.279%)  route 0.252ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.142ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.354 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.252    -0.102    samp_gen_i0/led_clk_samp[2]
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.843    -0.520    samp_gen_i0/clk_tx
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.280    -0.240    
    SLICE_X56Y55         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.184    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.049ns (15.605%)  route 0.265ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.142ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.354 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.089    samp_gen_i0/led_clk_samp[4]
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.845    -0.518    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism              0.280    -0.238    
    SLICE_X52Y54         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.182    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.130ns (41.801%)  route 0.181ns (58.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.142ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.716    -0.401    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.353 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.170    -0.183    dac_spi_i0/samp_val
    SLICE_X54Y48         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.082    -0.101 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.011    -0.090    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X54Y48         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.839    -0.524    dac_spi_i0/clk_tx
    SLICE_X54Y48         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.280    -0.244    
    SLICE_X54Y48         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.188    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.048ns (15.000%)  route 0.272ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.142ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.714    -0.403    samp_gen_i0/CLK
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.355 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.272    -0.083    samp_gen_i0/led_clk_samp[5]
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.843    -0.520    samp_gen_i0/clk_tx
    SLICE_X56Y55         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.280    -0.240    
    SLICE_X56Y55         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.184    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.402%)  route 0.225ns (65.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.166    -1.144    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.117 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.716    -0.401    samp_gen_i0/CLK
    SLICE_X56Y54         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.353 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.211    -0.142    dac_spi_i0/samp_val
    SLICE_X54Y52         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.070    -0.072 r  dac_spi_i0/bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.014    -0.058    dac_spi_i0/bit_cnt[2]_i_1__0_n_0
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.846    -0.517    dac_spi_i0/clk_tx
    SLICE_X54Y52         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.280    -0.237    
    SLICE_X54Y52         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.181    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.768ns (35.665%)  route 1.385ns (64.335%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 4.288 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Destination): 1.503ns (routing 0.309ns, distribution 1.194ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AG19                                              0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_lb_sel_i0/I
    AG19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     1.725 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.817    IBUF_lb_sel_i0/OUT
    AG19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.860 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.293     3.153    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.503     4.288    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.288    
                         clock uncertainty           -0.143     4.144    
    SLICE_X49Y44         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.203    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.203    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.354ns (42.278%)  route 0.483ns (57.722%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Destination): 0.827ns (routing 0.142ns, distribution 0.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AG19                                              0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_lb_sel_i0/I
    AG19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.839 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.864    IBUF_lb_sel_i0/OUT
    AG19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.879 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.458     1.337    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.827    -0.536    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X49Y44         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.536    
                         clock uncertainty            0.143    -0.393    
    SLICE_X49Y44         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.337    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.673    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        2.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.297ns  (logic 0.730ns (31.781%)  route 1.567ns (68.219%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 164.315 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.309ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 r  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 r  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.275   161.171    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116   161.287 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.496   161.783    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.557   164.315    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.055   164.370    
                         clock uncertainty           -0.058   164.312    
    SLICE_X60Y58         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   164.228    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        164.228    
                         arrival time                        -161.783    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.297ns  (logic 0.730ns (31.781%)  route 1.567ns (68.219%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 164.315 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.309ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 r  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 r  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.275   161.171    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116   161.287 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.496   161.783    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.557   164.315    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.055   164.370    
                         clock uncertainty           -0.058   164.312    
    SLICE_X60Y58         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082   164.230    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        164.230    
                         arrival time                        -161.783    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.297ns  (logic 0.730ns (31.781%)  route 1.567ns (68.219%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 164.315 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.309ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 r  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 r  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.275   161.171    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116   161.287 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.496   161.783    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.557   164.315    samp_gen_i0/CLK
    SLICE_X60Y58         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.055   164.370    
                         clock uncertainty           -0.058   164.312    
    SLICE_X60Y58         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   164.230    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        164.230    
                         arrival time                        -161.783    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.349ns  (logic 0.655ns (27.884%)  route 1.694ns (72.116%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.613   161.835    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.055   164.412    
                         clock uncertainty           -0.058   164.354    
    SLICE_X58Y62         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047   164.307    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        164.307    
                         arrival time                        -161.835    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.349ns  (logic 0.655ns (27.884%)  route 1.694ns (72.116%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.613   161.835    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.055   164.412    
                         clock uncertainty           -0.058   164.354    
    SLICE_X58Y62         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047   164.307    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        164.307    
                         arrival time                        -161.835    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.349ns  (logic 0.655ns (27.884%)  route 1.694ns (72.116%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.613   161.835    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.055   164.412    
                         clock uncertainty           -0.058   164.354    
    SLICE_X58Y62         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047   164.307    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        164.307    
                         arrival time                        -161.835    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.349ns  (logic 0.655ns (27.884%)  route 1.694ns (72.116%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 164.357 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.309ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.613   161.835    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.599   164.357    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.055   164.412    
                         clock uncertainty           -0.058   164.354    
    SLICE_X58Y62         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047   164.307    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        164.307    
                         arrival time                        -161.835    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.348ns  (logic 0.655ns (27.896%)  route 1.693ns (72.104%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 164.358 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.309ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.612   161.834    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X59Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.600   164.358    samp_gen_i0/CLK
    SLICE_X59Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism              0.055   164.413    
                         clock uncertainty           -0.058   164.355    
    SLICE_X59Y62         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048   164.307    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        164.307    
                         arrival time                        -161.834    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.295ns  (logic 0.655ns (28.540%)  route 1.640ns (71.460%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 164.356 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.309ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.559   161.781    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.598   164.356    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.055   164.411    
                         clock uncertainty           -0.058   164.353    
    SLICE_X58Y62         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047   164.306    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        164.306    
                         arrival time                        -161.781    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_tx_clk_core rise@160.000ns)
  Data Path Delay:        2.295ns  (logic 0.655ns (28.540%)  route 1.640ns (71.460%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 164.356 - 165.161 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 159.486 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.309ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    160.000   160.000 r  
    AE16                                              0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   160.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306   157.222 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437   157.659    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.742 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.744   159.486    clkx_nsamp_i0/clk_tx
    SLICE_X58Y54         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113   159.599 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=5, routed)           0.417   160.016    clkx_nsamp_i0/bus_dst[1]
    SLICE_X58Y59         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191   160.207 r  clkx_nsamp_i0/doing_read_i_12/O
                         net (fo=3, routed)           0.134   160.341    clkx_nsamp_i0/doing_read_i_12_n_0
    SLICE_X58Y59         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136   160.477 f  clkx_nsamp_i0/doing_read_i_13/O
                         net (fo=1, routed)           0.119   160.596    clkx_nsamp_i0/doing_read_i_13_n_0
    SLICE_X58Y59         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134   160.730 f  clkx_nsamp_i0/doing_read_i_7/O
                         net (fo=1, routed)           0.126   160.856    clkx_nsamp_i0/doing_read_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040   160.896 f  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           0.285   161.181    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X59Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041   161.222 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.559   161.781    samp_gen_i0/meta_harden_samp_gen_go_i0_n_1
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    AE16                                              0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205   165.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898   162.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.345   162.683    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   162.758 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          1.598   164.356    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.055   164.411    
                         clock uncertainty           -0.058   164.353    
    SLICE_X58Y62         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047   164.306    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        164.306    
                         arrival time                        -161.781    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.133ns (46.181%)  route 0.155ns (53.819%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.142ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.753    -0.363    clkx_spd_i0/clk_tx
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.314 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=2, routed)           0.144    -0.170    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X58Y62         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    -0.118 r  samp_gen_i0/speed_cnt[15]_i_12/O
                         net (fo=1, routed)           0.001    -0.117    samp_gen_i0/speed_cnt[15]_i_12_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.085 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.010    -0.075    samp_gen_i0/speed_cnt[13]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.916    -0.448    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.280    -0.168    
    SLICE_X58Y62         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.112    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.111ns (39.502%)  route 0.170ns (60.498%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.142ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.763    -0.353    clkx_spd_i0/clk_tx
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.304 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=2, routed)           0.159    -0.145    samp_gen_i0/speed_cnt_reg[15]_0[1]
    SLICE_X58Y61         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.030    -0.115 r  samp_gen_i0/speed_cnt[8]_i_18/O
                         net (fo=1, routed)           0.001    -0.114    samp_gen_i0/speed_cnt[8]_i_18_n_0
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032    -0.082 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.072    samp_gen_i0/speed_cnt[1]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.910    -0.454    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.280    -0.174    
    SLICE_X58Y61         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.118    samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.094ns (31.757%)  route 0.202ns (68.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.740    -0.376    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X54Y60         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.327 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/Q
                         net (fo=5, routed)           0.186    -0.141    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_clk_tx
    SLICE_X59Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045    -0.096 r  samp_gen_i0/meta_harden_samp_gen_go_i0/active_i_1/O
                         net (fo=1, routed)           0.016    -0.080    samp_gen_i0/meta_harden_samp_gen_go_i0_n_3
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.901    -0.463    samp_gen_i0/CLK
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism              0.280    -0.183    
    SLICE_X59Y60         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.127    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.145ns (48.333%)  route 0.155ns (51.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.142ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.753    -0.363    clkx_spd_i0/clk_tx
    SLICE_X57Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.314 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=2, routed)           0.144    -0.170    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X58Y62         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    -0.118 r  samp_gen_i0/speed_cnt[15]_i_12/O
                         net (fo=1, routed)           0.001    -0.117    samp_gen_i0/speed_cnt[15]_i_12_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.044    -0.073 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.010    -0.063    samp_gen_i0/speed_cnt[14]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.916    -0.448    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.280    -0.168    
    SLICE_X58Y62         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.112    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.104ns (34.551%)  route 0.197ns (65.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.740    -0.376    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X54Y60         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.327 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/Q
                         net (fo=5, routed)           0.186    -0.141    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_clk_tx
    SLICE_X59Y60         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.055    -0.086 r  samp_gen_i0/meta_harden_samp_gen_go_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.011    -0.075    samp_gen_i0/doing_read0
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.901    -0.463    samp_gen_i0/CLK
    SLICE_X59Y60         FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.280    -0.183    
    SLICE_X59Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.127    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.153ns (51.515%)  route 0.144ns (48.485%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.752    -0.364    clkx_spd_i0/clk_tx
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.315 f  clkx_spd_i0/bus_dst_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.182    samp_gen_i0/speed_cnt_reg[15]_0[6]
    SLICE_X58Y61         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.071    -0.111 r  samp_gen_i0/speed_cnt[8]_i_13/O
                         net (fo=1, routed)           0.001    -0.110    samp_gen_i0/speed_cnt[8]_i_13_n_0
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033    -0.077 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.010    -0.067    samp_gen_i0/speed_cnt[6]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.908    -0.456    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.280    -0.176    
    SLICE_X58Y61         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.120    samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.134ns (43.366%)  route 0.175ns (56.634%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.142ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.752    -0.364    clkx_spd_i0/clk_tx
    SLICE_X55Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.316 f  clkx_spd_i0/bus_dst_reg[15]/Q
                         net (fo=1, routed)           0.162    -0.154    samp_gen_i0/speed_cnt_reg[15]_0[15]
    SLICE_X58Y62         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    -0.102 r  samp_gen_i0/speed_cnt[15]_i_10/O
                         net (fo=1, routed)           0.001    -0.101    samp_gen_i0/speed_cnt[15]_i_10_n_0
    SLICE_X58Y62         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034    -0.067 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.012    -0.055    samp_gen_i0/speed_cnt[15]
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.916    -0.448    samp_gen_i0/CLK
    SLICE_X58Y62         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.280    -0.168    
    SLICE_X58Y62         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.112    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.384%)  route 0.174ns (57.616%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.751ns (routing 0.127ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.751    -0.365    clkx_spd_i0/clk_tx
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.316 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.155    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X58Y61         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045    -0.110 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001    -0.109    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034    -0.075 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.012    -0.063    samp_gen_i0/speed_cnt[7]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.908    -0.456    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.280    -0.176    
    SLICE_X58Y61         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.120    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.124ns (41.751%)  route 0.173ns (58.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.142ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.763    -0.353    clkx_spd_i0/clk_tx
    SLICE_X58Y60         FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.304 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=2, routed)           0.159    -0.145    samp_gen_i0/speed_cnt_reg[15]_0[1]
    SLICE_X58Y61         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.030    -0.115 r  samp_gen_i0/speed_cnt[8]_i_18/O
                         net (fo=1, routed)           0.001    -0.114    samp_gen_i0/speed_cnt[8]_i_18_n_0
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.045    -0.069 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.013    -0.056    samp_gen_i0/speed_cnt[2]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.910    -0.454    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/C
                         clock pessimism              0.280    -0.174    
    SLICE_X58Y61         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.118    samp_gen_i0/speed_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.138ns (43.949%)  route 0.176ns (56.051%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.751ns (routing 0.127ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.751    -0.365    clkx_spd_i0/clk_tx
    SLICE_X56Y61         FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.316 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.155    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X58Y61         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045    -0.110 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001    -0.109    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X58Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.044    -0.065 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.014    -0.051    samp_gen_i0/speed_cnt[8]
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.208    -1.395    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.364 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
    X2Y0 (CLOCK_ROOT)    net (fo=41, routed)          0.908    -0.456    samp_gen_i0/CLK
    SLICE_X58Y61         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.280    -0.176    
    SLICE_X58Y61         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.120    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.290ns (44.577%)  route 1.604ns (55.423%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 3.982 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.713    -0.545    dac_spi_i0/clk_tx
    SLICE_X52Y49         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116    -0.429 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.604     1.175    spi_mosi_o
    AJ14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.174     2.349 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     2.349    spi_mosi_pin
    AJ14                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.786 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.845    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.877 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.655    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.243 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     0.129    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.204 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.385     1.589    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     2.857 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.297     3.154    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.828     3.982 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.982    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.188     4.170    
                         clock uncertainty           -0.058     4.112    
                         output delay                -1.000     3.112    
  -------------------------------------------------------------------
                         required time                          3.112    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.278ns (47.852%)  route 1.393ns (52.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 3.982 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.335ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.691    -0.567    dac_spi_i0/clk_tx
    SLICE_X49Y48         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.453 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           1.393     0.940    dac_clr_n_o
    AH19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.164     2.104 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     2.104    dac_clr_n_pin
    AH19                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.786 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.845    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.877 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.655    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.243 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     0.129    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.204 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.385     1.589    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     2.857 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.297     3.154    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.828     3.982 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.982    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.188     4.170    
                         clock uncertainty           -0.058     4.112    
                         output delay                -1.000     3.112    
  -------------------------------------------------------------------
                         required time                          3.112    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.280ns (48.364%)  route 1.367ns (51.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 3.982 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.713    -0.545    dac_spi_i0/clk_tx
    SLICE_X52Y49         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.431 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           1.367     0.936    dac_cs_n_o
    AH18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.166     2.102 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     2.102    dac_cs_n_pin
    AH18                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     2.786 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.845    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.877 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.655    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -0.243 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     0.129    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.204 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.385     1.589    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     2.857 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.297     3.154    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.828     3.982 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.982    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.188     4.170    
                         clock uncertainty           -0.058     4.112    
                         output delay                -1.000     3.112    
  -------------------------------------------------------------------
                         required time                          3.112    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@5.161ns)
  Data Path Delay:        2.080ns  (logic 0.920ns (44.239%)  route 1.160ns (55.761%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 4.949 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 4.299 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.309ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.514     4.299    dac_spi_i0/clk_tx
    SLICE_X52Y49         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     4.402 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           1.160     5.562    dac_cs_n_o
    AH18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.817     6.379 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     6.379    dac_cs_n_pin
    AH18                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     3.107 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.201    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.244 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.109    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -0.197 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437     0.240    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.323 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.604     1.927    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.400 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.372     3.772    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.177     4.949 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.949    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.186     4.763    
                         clock uncertainty            0.058     4.821    
                         output delay                -0.200     4.621    
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@5.161ns)
  Data Path Delay:        2.098ns  (logic 0.918ns (43.760%)  route 1.180ns (56.240%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        3.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 4.949 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.282 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.497     4.282    dac_spi_i0/clk_tx
    SLICE_X49Y48         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.385 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           1.180     5.565    dac_clr_n_o
    AH19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.815     6.380 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     6.380    dac_clr_n_pin
    AH19                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     3.107 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.201    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.244 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.109    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -0.197 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437     0.240    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.323 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.604     1.927    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.400 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.372     3.772    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.177     4.949 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.949    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.186     4.763    
                         clock uncertainty            0.058     4.821    
                         output delay                -0.200     4.621    
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           6.380    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_tx_clk_core rise@5.161ns)
  Data Path Delay:        2.275ns  (logic 0.931ns (40.922%)  route 1.344ns (59.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 4.949 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 4.299 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.309ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.514     4.299    dac_spi_i0/clk_tx
    SLICE_X52Y49         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     4.405 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.344     5.749    spi_mosi_o
    AJ14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.825     6.574 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     6.574    spi_mosi_pin
    AJ14                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 r  
    AE16                                              0.000     2.581 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.582    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     3.107 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.201    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.244 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.109    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -0.197 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437     0.240    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.323 r  clk_gen_i0/BUFG_TX/O
                         net (fo=229, routed)         1.604     1.927    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.400 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDRE1_inst/OQ
                         net (fo=1, routed)           0.372     3.772    spi_clk_o
    AH14                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.177     4.949 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.949    spi_clk_pin
    AH14                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.186     4.763    
                         clock uncertainty            0.058     4.821    
                         output delay                -0.200     4.621    
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           6.574    
  -------------------------------------------------------------------
                         slack                                  1.953    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 1.294ns (44.611%)  route 1.607ns (55.389%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.728ns (routing 0.335ns, distribution 1.393ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.728    -0.530    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.416 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.607     1.191    led_o[6]
    AJ16                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.180     2.371 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     2.371    led_pins[6]
    AJ16                                                              r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 1.299ns (45.335%)  route 1.566ns (54.665%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.728ns (routing 0.335ns, distribution 1.393ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.728    -0.530    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.413 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.566     1.153    led_o[0]
    AK18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.182     2.335 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     2.335    led_pins[0]
    AK18                                                              r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.301ns (45.447%)  route 1.562ns (54.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.728ns (routing 0.335ns, distribution 1.393ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.728    -0.530    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.416 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.562     1.146    led_o[1]
    AK17                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.187     2.333 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     2.333    led_pins[1]
    AK17                                                              r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.300ns (46.382%)  route 1.503ns (53.618%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.410 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.503     1.093    led_o[2]
    AK16                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.183     2.276 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     2.276    led_pins[2]
    AK16                                                              r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.293ns (46.389%)  route 1.494ns (53.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.715ns (routing 0.335ns, distribution 1.380ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.715    -0.543    samp_gen_i0/clk_tx
    SLICE_X52Y55         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.429 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.494     1.065    led_o[3]
    AK15                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.179     2.244 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     2.244    led_pins[3]
    AK15                                                              r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.297ns (47.161%)  route 1.453ns (52.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.409 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.453     1.044    led_o[7]
    AJ15                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.179     2.223 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     2.223    led_pins[7]
    AJ15                                                              r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.295ns (47.469%)  route 1.433ns (52.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.728ns (routing 0.335ns, distribution 1.393ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.728    -0.530    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.412 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.433     1.021    led_o[4]
    AJ19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.177     2.198 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     2.198    led_pins[4]
    AJ19                                                              r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.292ns (48.571%)  route 1.368ns (51.429%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.731    -0.527    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.414 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.368     0.954    led_o[5]
    AJ18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.179     2.133 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     2.133    led_pins[5]
    AJ18                                                              r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (virtual_clock rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.278ns (47.658%)  route 1.404ns (52.342%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      1.706ns (routing 0.335ns, distribution 1.371ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.706    -0.552    lb_ctl_i0/clk_tx
    SLICE_X49Y43         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.435 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.404     0.969    txd_o
    AF19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.161     2.130 r  OBUF_txd/O
                         net (fo=0)                   0.000     2.130    txd_pin
    AF19                                                              r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  1.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.559ns (50.148%)  route 0.556ns (49.852%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.690ns (routing 0.127ns, distribution 0.563ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.690    -0.426    lb_ctl_i0/clk_tx
    SLICE_X49Y43         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.377 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.556     0.179    txd_o
    AF19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.510     0.689 r  OBUF_txd/O
                         net (fo=0)                   0.000     0.689    txd_pin
    AF19                                                              r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.577ns (50.694%)  route 0.561ns (49.306%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.708ns (routing 0.127ns, distribution 0.581ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.708    -0.408    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.359 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.561     0.202    led_o[5]
    AJ18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.528     0.729 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     0.729    led_pins[5]
    AJ18                                                              r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.574ns (49.049%)  route 0.596ns (50.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.707    -0.409    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.361 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.596     0.235    led_o[4]
    AJ19                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.526     0.760 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     0.760    led_pins[4]
    AJ19                                                              r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.577ns (49.044%)  route 0.599ns (50.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.703ns (routing 0.127ns, distribution 0.576ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.703    -0.413    samp_gen_i0/clk_tx
    SLICE_X52Y55         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.364 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.599     0.235    led_o[3]
    AK15                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.528     0.762 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     0.762    led_pins[3]
    AK15                                                              r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.630ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.576ns (48.716%)  route 0.606ns (51.284%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.708ns (routing 0.127ns, distribution 0.581ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.708    -0.408    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.360 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.606     0.246    led_o[7]
    AJ15                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.528     0.773 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     0.773    led_pins[7]
    AJ15                                                              r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.581ns (49.108%)  route 0.602ns (50.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.708ns (routing 0.127ns, distribution 0.581ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.708    -0.408    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.359 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.602     0.243    led_o[2]
    AK16                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.532     0.775 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.775    led_pins[2]
    AK16                                                              r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.578ns (47.711%)  route 0.634ns (52.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.707    -0.409    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.361 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.634     0.273    led_o[0]
    AK18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.530     0.803 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.803    led_pins[0]
    AK18                                                              r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.584ns (47.829%)  route 0.637ns (52.171%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.707    -0.409    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.361 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.637     0.276    led_o[1]
    AK17                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.536     0.812 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.812    led_pins[1]
    AK17                                                              r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.577ns (46.686%)  route 0.659ns (53.314%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.707    -0.409    samp_gen_i0/clk_tx
    SLICE_X52Y54         FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.361 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.659     0.298    led_o[6]
    AJ16                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.529     0.827 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     0.827    led_pins[6]
    AJ16                                                              r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  1.683    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.117ns (12.704%)  route 0.804ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 4.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.309ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.804     0.409    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.556     4.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.195     4.375    
                         clock uncertainty           -0.058     4.317    
    SLICE_X62Y47         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     4.235    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.117ns (12.787%)  route 0.798ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 4.179 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.309ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.798     0.403    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.555     4.179    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.195     4.374    
                         clock uncertainty           -0.058     4.316    
    SLICE_X62Y47         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     4.234    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.234    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.117ns (12.787%)  route 0.798ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 4.179 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.309ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.746    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.395 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.798     0.403    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AE16                                              0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898     2.177 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     2.549    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.624 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.555     4.179    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.195     4.374    
                         clock uncertainty           -0.058     4.316    
    SLICE_X62Y47         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     4.234    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.234    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178    -0.185    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.854    -0.509    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.184    -0.325    
    SLICE_X58Y44         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178    -0.185    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.854    -0.509    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.184    -0.325    
    SLICE_X58Y44         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178    -0.185    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.854    -0.509    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.184    -0.325    
    SLICE_X58Y44         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178    -0.185    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.854    -0.509    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.184    -0.325    
    SLICE_X58Y44         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.182    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.856    -0.507    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.184    -0.323    
    SLICE_X58Y44         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005    -0.318    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.182    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.856    -0.507    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.184    -0.323    
    SLICE_X58Y44         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005    -0.318    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.182    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.856    -0.507    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.184    -0.323    
    SLICE_X58Y44         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005    -0.318    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.705    -0.411    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.363 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.182    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y44         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.856    -0.507    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.184    -0.323    
    SLICE_X58Y44         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005    -0.318    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.714    -0.402    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.353 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.164    -0.189    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y45         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.847    -0.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.150    -0.366    
    SLICE_X58Y45         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005    -0.361    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.142ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.143    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.714    -0.402    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y44         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.353 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.164    -0.189    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y45         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.394    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         0.847    -0.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.150    -0.366    
    SLICE_X58Y45         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005    -0.361    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.114ns (11.826%)  route 0.850ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 4.355 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.850     0.483    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.570     4.355    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.195     4.550    
                         clock uncertainty           -0.058     4.492    
    SLICE_X60Y47         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     4.410    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.410    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.114ns (11.826%)  route 0.850ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 4.355 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.850     0.483    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.570     4.355    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.195     4.550    
                         clock uncertainty           -0.058     4.492    
    SLICE_X60Y47         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     4.410    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.410    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.114ns (11.826%)  route 0.850ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 4.355 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.850     0.483    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.570     4.355    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.195     4.550    
                         clock uncertainty           -0.058     4.492    
    SLICE_X60Y47         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     4.410    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.410    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_tx_clk_core rise@5.161ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 4.353 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.309ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.777    -0.481    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.367 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.840     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y47         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      5.161     5.161 r  
    AE16                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     5.367 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.426    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.458 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.236    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898     2.338 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372     2.710    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.785 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.568     4.353    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y47         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.195     4.548    
                         clock uncertainty           -0.058     4.490    
    SLICE_X60Y47         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     4.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  3.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.049ns (14.671%)  route 0.285ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.714    -0.402    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X57Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.353 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285    -0.068    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y46         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.878    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.184    -0.301    
    SLICE_X58Y46         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005    -0.296    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.049ns (14.671%)  route 0.285ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.714    -0.402    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X57Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.353 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285    -0.068    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.878    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.184    -0.301    
    SLICE_X58Y46         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.296    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.049ns (14.671%)  route 0.285ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.714    -0.402    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X57Y45         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.353 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285    -0.068    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.878    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.184    -0.301    
    SLICE_X58Y46         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005    -0.296    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.049ns (11.475%)  route 0.378ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.142ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.378     0.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.873    -0.490    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.185    -0.305    
    SLICE_X60Y46         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.300    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.049ns (11.475%)  route 0.378ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.142ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.378     0.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.873    -0.490    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.185    -0.305    
    SLICE_X60Y46         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.300    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.049ns (11.475%)  route 0.378ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.142ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.378     0.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.873    -0.490    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.185    -0.305    
    SLICE_X60Y46         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005    -0.300    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.049ns (11.475%)  route 0.378ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.142ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.378     0.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.873    -0.490    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.185    -0.305    
    SLICE_X60Y46         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005    -0.300    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.049ns (11.316%)  route 0.384ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.384     0.048    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.876    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.185    -0.302    
    SLICE_X60Y46         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005    -0.297    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.049ns (11.316%)  route 0.384ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.384     0.048    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y46         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.876    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y46         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.185    -0.302    
    SLICE_X60Y46         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.297    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.049ns (11.529%)  route 0.376ns (88.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.142ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.233    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.248 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.653    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.963    -1.310 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.167    -1.143    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.116 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.731    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y46         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.376     0.040    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y45         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.603 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.060    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.663    -1.603 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.209    -1.394    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.363 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         0.867    -0.496    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y45         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.185    -0.312    
    SLICE_X60Y45         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005    -0.307    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.346    





