{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592318617023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592318617047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 20:13:36 2020 " "Processing started: Tue Jun 16 20:13:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592318617047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318617047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off min_proc -c min_proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off min_proc -c min_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318617047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592318617502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592318617502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file control_store_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_store_rom " "Found entity 1: control_store_rom" {  } { { "control_store_rom.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_Nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_Nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_Nbit " "Found entity 1: reg_Nbit" {  } { { "reg_Nbit.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file min_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_proc " "Found entity 1: min_proc" {  } { { "min_proc.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630333 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1x2.v(5) " "Verilog HDL warning at demux1x2.v(5): extended using \"x\" or \"z\"" {  } { { "demux1x2.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592318630334 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1x2.v(6) " "Verilog HDL warning at demux1x2.v(6): extended using \"x\" or \"z\"" {  } { { "demux1x2.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592318630334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decoder " "Found entity 1: ins_decoder" {  } { { "ins_decoder.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file control_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_mux " "Found entity 1: control_mux" {  } { { "control_mux.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_line_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file control_line_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_line_gen " "Found entity 1: control_line_gen" {  } { { "control_line_gen.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_IR.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IR " "Found entity 1: reg_IR" {  } { { "reg_IR.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencing_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencing_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencing_logic " "Found entity 1: sequencing_logic" {  } { { "sequencing_logic.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_CW.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_CW.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_CW " "Found entity 1: reg_CW" {  } { { "reg_CW.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_CAR.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_CAR.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_CAR " "Found entity 1: reg_CAR" {  } { { "reg_CAR.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592318630338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318630338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "min_proc " "Elaborating entity \"min_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592318631339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dt " "Elaborating entity \"datapath\" for hierarchy \"datapath:dt\"" {  } { { "min_proc.v" "dt" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_Nbit datapath:dt\|reg_Nbit:PC " "Elaborating entity \"reg_Nbit\" for hierarchy \"datapath:dt\|reg_Nbit:PC\"" {  } { { "datapath.v" "PC" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:dt\|mux2x1:reg_file_loop\[0\].mux_input " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:dt\|mux2x1:reg_file_loop\[0\].mux_input\"" {  } { { "datapath.v" "reg_file_loop\[0\].mux_input" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 datapath:dt\|demux1x2:reg_file_loop\[0\].demux_output " "Elaborating entity \"demux1x2\" for hierarchy \"datapath:dt\|demux1x2:reg_file_loop\[0\].demux_output\"" {  } { { "datapath.v" "reg_file_loop\[0\].demux_output" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dt\|alu:op " "Elaborating entity \"alu\" for hierarchy \"datapath:dt\|alu:op\"" {  } { { "datapath.v" "op" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 datapath:dt\|mux4x1:alu_mux " "Elaborating entity \"mux4x1\" for hierarchy \"datapath:dt\|mux4x1:alu_mux\"" {  } { { "datapath.v" "alu_mux" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mux4x1.v(10) " "Verilog HDL assignment warning at mux4x1.v(10): truncated value with size 32 to match size of target (16)" {  } { { "mux4x1.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592318631494 "|min_proc|datapath:comb_3|mux4x1:alu_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_Nbit datapath:dt\|reg_Nbit:Z_Flag " "Elaborating entity \"reg_Nbit\" for hierarchy \"datapath:dt\|reg_Nbit:Z_Flag\"" {  } { { "datapath.v" "Z_Flag" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IR reg_IR:IRF " "Elaborating entity \"reg_IR\" for hierarchy \"reg_IR:IRF\"" {  } { { "min_proc.v" "IRF" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "min_proc.v" "mem" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctr " "Elaborating entity \"controller\" for hierarchy \"controller:ctr\"" {  } { { "min_proc.v" "ctr" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencing_logic controller:ctr\|sequencing_logic:sl " "Elaborating entity \"sequencing_logic\" for hierarchy \"controller:ctr\|sequencing_logic:sl\"" {  } { { "controller.v" "sl" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decoder controller:ctr\|sequencing_logic:sl\|ins_decoder:ind " "Elaborating entity \"ins_decoder\" for hierarchy \"controller:ctr\|sequencing_logic:sl\|ins_decoder:ind\"" {  } { { "sequencing_logic.v" "ind" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631499 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ins_decoder.v(16) " "Verilog HDL Case Statement warning at ins_decoder.v(16): incomplete case statement has no default case item" {  } { { "ins_decoder.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1592318631500 "|min_proc|controller:ctr|sequencing_logic:sl|ins_decoder:ind"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ins_decoder.v(30) " "Verilog HDL Case Statement warning at ins_decoder.v(30): incomplete case statement has no default case item" {  } { { "ins_decoder.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1592318631500 "|min_proc|controller:ctr|sequencing_logic:sl|ins_decoder:ind"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control controller:ctr\|sequencing_logic:sl\|branch_control:bctrl " "Elaborating entity \"branch_control\" for hierarchy \"controller:ctr\|sequencing_logic:sl\|branch_control:bctrl\"" {  } { { "sequencing_logic.v" "bctrl" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mux controller:ctr\|sequencing_logic:sl\|control_mux:mx " "Elaborating entity \"control_mux\" for hierarchy \"controller:ctr\|sequencing_logic:sl\|control_mux:mx\"" {  } { { "sequencing_logic.v" "mx" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store_rom controller:ctr\|control_store_rom:csr " "Elaborating entity \"control_store_rom\" for hierarchy \"controller:ctr\|control_store_rom:csr\"" {  } { { "controller.v" "csr" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631501 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "csr_word.data_a 0 control_store_rom.v(4) " "Net \"csr_word.data_a\" at control_store_rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "control_store_rom.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1592318631572 "|min_proc|controller:ctr|control_store_rom:csr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "csr_word.waddr_a 0 control_store_rom.v(4) " "Net \"csr_word.waddr_a\" at control_store_rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "control_store_rom.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1592318631573 "|min_proc|controller:ctr|control_store_rom:csr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "csr_word.we_a 0 control_store_rom.v(4) " "Net \"csr_word.we_a\" at control_store_rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "control_store_rom.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1592318631573 "|min_proc|controller:ctr|control_store_rom:csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_CW controller:ctr\|reg_CW:control_word_register " "Elaborating entity \"reg_CW\" for hierarchy \"controller:ctr\|reg_CW:control_word_register\"" {  } { { "controller.v" "control_word_register" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_CAR controller:ctr\|reg_CAR:control_address_register " "Elaborating entity \"reg_CAR\" for hierarchy \"controller:ctr\|reg_CAR:control_address_register\"" {  } { { "controller.v" "control_address_register" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_line_gen control_line_gen:clg " "Elaborating entity \"control_line_gen\" for hierarchy \"control_line_gen:clg\"" {  } { { "min_proc.v" "clg" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318631582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op_bit control_line_gen.v(13) " "Verilog HDL Always Construct warning at control_line_gen.v(13): inferring latch(es) for variable \"alu_op_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "control_line_gen.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592318631585 "|min_proc|control_line_gen:clg"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592318632193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592318632331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592318632331 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "min_proc.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592318632369 "|min_proc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "min_proc.v" "" { Text "/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592318632369 "|min_proc|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592318632369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592318632369 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592318632369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592318632369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592318632375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 20:13:52 2020 " "Processing ended: Tue Jun 16 20:13:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592318632375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592318632375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592318632375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592318632375 ""}
