###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Jan 18 14:52:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_9_/Q                   (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.044
  Arrival Time                  0.133
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.212 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.211 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.175 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.172 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.119 | 
     | test_pe/inp_code_reg_9_                   |              | DFCNQD1BWP40 | 0.041 | 0.001 |  -0.030 |   -0.119 | 
     | test_pe/inp_code_reg_9_                   | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.035 | 0.096 |   0.066 |   -0.023 | 
     | test_pe/test_opt_reg_d/U2                 |              | OAI32D0BWP40 | 0.035 | 0.000 |   0.066 |   -0.023 | 
     | test_pe/test_opt_reg_d/U2                 | A3 ^ -> ZN v | OAI32D0BWP40 | 0.029 | 0.027 |   0.093 |    0.004 | 
     | test_pe/test_opt_reg_d/U6                 |              | CKND1BWP40   | 0.029 | 0.000 |   0.093 |    0.004 | 
     | test_pe/test_opt_reg_d/U6                 | I v -> ZN ^  | CKND1BWP40   | 0.016 | 0.015 |   0.108 |    0.019 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40 | 0.016 | 0.000 |   0.108 |    0.019 | 
     | test_pe/test_opt_reg_d/U7                 | B2 ^ -> ZN v | AOI22D0BWP40 | 0.024 | 0.025 |   0.133 |    0.044 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.024 | 0.000 |   0.133 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.030 |       |  -0.119 |   -0.030 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.029 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.026 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.001 |  -0.062 |    0.027 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.095 | 0.083 |   0.020 |    0.109 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.095 | 0.002 |   0.023 |    0.112 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_11_/Q                  (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.043
  Arrival Time                  0.134
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.214 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.213 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.177 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.173 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.121 | 
     | test_pe/inp_code_reg_11_                  |              | DFCNQD1BWP40 | 0.041 | 0.001 |  -0.030 |   -0.121 | 
     | test_pe/inp_code_reg_11_                  | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.093 |   0.063 |   -0.028 | 
     | test_pe/test_opt_reg_e/U2                 |              | OAI32D0BWP40 | 0.030 | 0.000 |   0.063 |   -0.028 | 
     | test_pe/test_opt_reg_e/U2                 | A3 ^ -> ZN v | OAI32D0BWP40 | 0.032 | 0.028 |   0.091 |    0.000 | 
     | test_pe/test_opt_reg_e/U6                 |              | CKND1BWP40   | 0.032 | 0.000 |   0.091 |    0.000 | 
     | test_pe/test_opt_reg_e/U6                 | I v -> ZN ^  | CKND1BWP40   | 0.016 | 0.015 |   0.106 |    0.015 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40 | 0.016 | 0.000 |   0.106 |    0.015 | 
     | test_pe/test_opt_reg_e/U7                 | B2 ^ -> ZN v | AOI22D0BWP40 | 0.029 | 0.028 |   0.134 |    0.043 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.029 | 0.000 |   0.134 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.030 |       |  -0.119 |   -0.028 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.027 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.028 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.001 |  -0.062 |    0.029 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.095 | 0.083 |   0.020 |    0.111 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.095 | 0.002 |   0.023 |    0.114 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.052
= Required Time                 0.016
  Arrival Time                  0.110
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.217 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.216 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.180 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.036 | 0.001 |  -0.085 |   -0.179 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.065 | 0.054 |  -0.031 |   -0.125 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.065 | 0.003 |  -0.029 |   -0.123 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.014 | 0.103 |   0.074 |   -0.020 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40   | 0.014 | 0.000 |   0.074 |   -0.020 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.016 | 0.014 |   0.088 |   -0.006 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40 | 0.016 | 0.000 |   0.088 |   -0.006 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.024 | 0.022 |   0.110 |    0.016 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.024 | 0.000 |   0.110 |    0.016 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.030 |       |  -0.119 |   -0.025 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.031 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.001 |  -0.062 |    0.032 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.095 | 0.083 |   0.020 |    0.114 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.095 | 0.003 |   0.023 |    0.117 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.054
  Arrival Time                  0.309
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.379 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.377 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.342 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.338 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.286 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.284 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.118 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.115 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.030 | 
     | sb_wide/U1429                      |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.235 |   -0.021 | 
     | sb_wide/U1429                      | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.033 |   0.268 |    0.013 | 
     | sb_wide/U1431                      |              | ND2D0BWP40   | 0.031 | 0.000 |   0.268 |    0.013 | 
     | sb_wide/U1431                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.058 | 0.041 |   0.309 |    0.054 | 
     | sb_wide/out_2_1_id1_reg_15_        |              | DFQD0BWP40   | 0.058 | 0.000 |   0.309 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.136 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.137 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.193 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.203 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.030 |    0.285 | 
     | sb_wide/out_2_1_id1_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.030 |    0.285 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.051
  Arrival Time                  0.308
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.380 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.379 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.343 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.340 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.287 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.286 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.119 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.117 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.032 | 
     | sb_wide/U1425                      |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.235 |   -0.022 | 
     | sb_wide/U1425                      | A1 v -> ZN ^ | AOI22D0BWP40 | 0.038 | 0.036 |   0.271 |    0.014 | 
     | sb_wide/U1427                      |              | ND2D0BWP40   | 0.038 | 0.000 |   0.271 |    0.014 | 
     | sb_wide/U1427                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.051 | 0.037 |   0.308 |    0.051 | 
     | sb_wide/out_2_0_id1_reg_15_        |              | DFQD0BWP40   | 0.051 | 0.000 |   0.308 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.138 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.139 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.194 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.205 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.068 | 0.079 |   0.027 |    0.283 | 
     | sb_wide/out_2_0_id1_reg_15_            |             | DFQD0BWP40   | 0.068 | 0.000 |   0.027 |    0.284 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.045
  Arrival Time                  0.315
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.393 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.392 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.352 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.300 | 
     | test_pe/op_code_reg_5_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.028 |   -0.298 | 
     | test_pe/op_code_reg_5_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.146 | 0.171 |   0.143 |   -0.127 | 
     | test_pe/test_pe_comp/U396                        |              | AO22D0BWP40  | 0.146 | 0.005 |   0.148 |   -0.122 | 
     | test_pe/test_pe_comp/U396                        | B1 v -> Z v  | AO22D0BWP40  | 0.047 | 0.086 |   0.234 |   -0.036 | 
     | test_pe/U177                                     |              | CKND1BWP40   | 0.047 | 0.000 |   0.234 |   -0.036 | 
     | test_pe/U177                                     | I v -> ZN ^  | CKND1BWP40   | 0.018 | 0.016 |   0.250 |   -0.020 | 
     | test_pe/U178                                     |              | OAI22D0BWP40 | 0.018 | 0.000 |   0.250 |   -0.020 | 
     | test_pe/U178                                     | B2 ^ -> ZN v | OAI22D0BWP40 | 0.024 | 0.026 |   0.276 |    0.006 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40  | 0.024 | 0.000 |   0.276 |    0.006 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.040 |   0.315 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.315 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.151 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.152 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.212 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.295 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.296 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_5_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.045
  Arrival Time                  0.317
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.395 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.394 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.358 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.354 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.302 | 
     | test_pe/op_code_reg_5_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.028 |   -0.300 | 
     | test_pe/op_code_reg_5_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.146 | 0.171 |   0.143 |   -0.129 | 
     | test_pe/test_pe_comp/U392                        |              | AO22D0BWP40  | 0.146 | 0.005 |   0.148 |   -0.124 | 
     | test_pe/test_pe_comp/U392                        | B1 v -> Z v  | AO22D0BWP40  | 0.046 | 0.090 |   0.238 |   -0.034 | 
     | test_pe/U143                                     |              | CKND1BWP40   | 0.046 | 0.000 |   0.238 |   -0.034 | 
     | test_pe/U143                                     | I v -> ZN ^  | CKND1BWP40   | 0.022 | 0.019 |   0.258 |   -0.014 | 
     | test_pe/U145                                     |              | OAI22D0BWP40 | 0.022 | 0.000 |   0.258 |   -0.014 | 
     | test_pe/U145                                     | A1 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.020 |   0.277 |    0.006 | 
     | test_pe/test_opt_reg_file/U40                    |              | AO22D0BWP40  | 0.021 | 0.000 |   0.277 |    0.006 | 
     | test_pe/test_opt_reg_file/U40                    | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.039 |   0.317 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.317 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.153 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.154 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.209 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.214 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.297 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.298 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.040
  Arrival Time                  0.313
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.397 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.395 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.304 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.302 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.136 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.133 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.048 | 
     | sb_wide/U812                       |              | AOI22D0BWP40 | 0.064 | 0.010 |   0.235 |   -0.038 | 
     | sb_wide/U812                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.035 | 0.037 |   0.272 |   -0.002 | 
     | sb_wide/U1408                      |              | ND2D0BWP40   | 0.035 | 0.000 |   0.272 |   -0.002 | 
     | sb_wide/U1408                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.049 | 0.041 |   0.313 |    0.040 | 
     | sb_wide/out_1_0_id1_reg_15_        |              | DFQD0BWP40   | 0.049 | 0.000 |   0.313 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.154 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.155 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.211 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD4BWP40 | 0.060 | 0.008 |  -0.055 |    0.218 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.055 | 0.074 |   0.019 |    0.292 | 
     | sb_wide/out_1_0_id1_reg_15_            |             | DFQD0BWP40   | 0.055 | 0.000 |   0.019 |    0.293 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.037
  Arrival Time                  0.312
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.398 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.396 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.305 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.303 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.137 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.134 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.049 | 
     | sb_wide/U239                       |              | AOI22D0BWP40 | 0.064 | 0.008 |   0.234 |   -0.041 | 
     | sb_wide/U239                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.030 | 0.032 |   0.266 |   -0.009 | 
     | sb_wide/U241                       |              | ND2D0BWP40   | 0.030 | 0.000 |   0.266 |   -0.009 | 
     | sb_wide/U241                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.061 | 0.046 |   0.312 |    0.037 | 
     | sb_wide/out_3_3_id1_reg_15_        |              | DFQD0BWP40   | 0.061 | 0.000 |   0.312 |    0.037 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.155 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.157 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.211 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.058 |    0.217 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.085 |   0.028 |    0.302 | 
     | sb_wide/out_3_3_id1_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.028 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.047
  Arrival Time                  0.322
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.398 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.396 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.305 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.303 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.137 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.134 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.049 | 
     | sb_wide/U704                       |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.234 |   -0.041 | 
     | sb_wide/U704                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.036 | 0.038 |   0.271 |   -0.003 | 
     | sb_wide/U1405                      |              | ND2D0BWP40   | 0.036 | 0.000 |   0.271 |   -0.003 | 
     | sb_wide/U1405                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.077 | 0.050 |   0.322 |    0.047 | 
     | sb_wide/out_1_2_id1_reg_15_        |              | DFQD0BWP40   | 0.077 | 0.000 |   0.322 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.155 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.156 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.212 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.053 |    0.221 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.080 |   0.027 |    0.301 | 
     | sb_wide/out_1_2_id1_reg_15_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.027 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.321
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.397 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.357 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.305 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.303 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.137 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.135 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.009 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40  | 0.138 | 0.000 |   0.267 |   -0.008 | 
     | test_pe/test_opt_reg_file/U6                    | A1 v -> Z v  | AO22D0BWP40  | 0.015 | 0.054 |   0.321 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40 | 0.015 | 0.000 |   0.321 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.156 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.157 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.217 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.300 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.301 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.399 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.358 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.306 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.304 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.138 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U16                   |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.009 | 
     | test_pe/test_opt_reg_file/U16                   | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.055 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.218 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.301 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.399 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.306 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.138 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.009 | 
     | test_pe/test_opt_reg_file/U8                    | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.055 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.218 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.301 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.399 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.307 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.138 | 
     | test_pe/U37                                      |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                      | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U11                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.009 | 
     | test_pe/test_opt_reg_file/U11                    | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.055 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.219 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.302 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.400 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.307 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.139 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U3                    |              | AO22D0BWP40  | 0.138 | 0.000 |   0.267 |   -0.010 | 
     | test_pe/test_opt_reg_file/U3                    | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.056 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.219 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.302 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.400 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.307 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.139 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U15                   |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.009 | 
     | test_pe/test_opt_reg_file/U15                   | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.055 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.159 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.219 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.302 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.323
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.400 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.398 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.307 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.139 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.136 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.010 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.009 | 
     | test_pe/test_opt_reg_file/U9                    | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.056 |   0.323 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.323 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.159 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.214 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.219 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.302 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.322
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.400 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.399 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.307 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.305 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.139 | 
     | test_pe/U37                                      |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.137 | 
     | test_pe/U37                                      | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.011 | 
     | test_pe/test_opt_reg_file/U17                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.010 | 
     | test_pe/test_opt_reg_file/U17                    | A1 v -> Z v  | AO22D0BWP40  | 0.016 | 0.056 |   0.322 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.322 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.158 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.159 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.214 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.219 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.302 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.323
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.401 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.399 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.364 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.308 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.306 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.140 | 
     | test_pe/U37                                      |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.137 | 
     | test_pe/U37                                      | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.011 | 
     | test_pe/test_opt_reg_file/U12                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.010 | 
     | test_pe/test_opt_reg_file/U12                    | A1 v -> Z v  | AO22D0BWP40  | 0.017 | 0.056 |   0.323 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.323 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.158 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.160 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.214 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.220 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.303 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.323
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.401 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.399 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.364 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.308 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.306 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.140 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.137 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.011 | 
     | test_pe/test_opt_reg_file/U4                    |              | AO22D0BWP40  | 0.138 | 0.000 |   0.267 |   -0.011 | 
     | test_pe/test_opt_reg_file/U4                    | A1 v -> Z v  | AO22D0BWP40  | 0.017 | 0.056 |   0.323 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.323 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.158 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.160 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.214 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.220 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.303 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.046
  Arrival Time                  0.324
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.401 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.400 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.364 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.308 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.307 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.140 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.138 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.012 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.011 | 
     | test_pe/test_opt_reg_file/U7                    | A1 v -> Z v  | AO22D0BWP40  | 0.018 | 0.057 |   0.324 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.324 |    0.046 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.159 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.160 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.215 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.220 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.303 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.304 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.045
  Arrival Time                  0.324
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.402 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.401 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.309 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.307 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.141 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.139 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.012 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.012 | 
     | test_pe/test_opt_reg_file/U5                    | A1 v -> Z v  | AO22D0BWP40  | 0.018 | 0.057 |   0.324 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.324 |    0.045 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.160 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.161 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.216 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.221 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.304 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.045
  Arrival Time                  0.325
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.403 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.401 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.366 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.310 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.308 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.142 | 
     | test_pe/U37                                     |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.139 | 
     | test_pe/U37                                     | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.013 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.012 | 
     | test_pe/test_opt_reg_file/U10                   | A1 v -> Z v  | AO22D0BWP40  | 0.019 | 0.058 |   0.325 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.325 |    0.045 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.160 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.161 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.216 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.222 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.305 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40 | 0.080 | 0.001 |   0.026 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.010
  Arrival Time                  0.271
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.404 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.402 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.367 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.311 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.309 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.210 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.210 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.183 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.183 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.090 | 
     | sb_1b/U104                         |              | AOI22D0BWP40 | 0.136 | 0.005 |   0.195 |   -0.085 | 
     | sb_1b/U104                         | A2 v -> ZN ^ | AOI22D0BWP40 | 0.024 | 0.043 |   0.238 |   -0.043 | 
     | sb_1b/U107                         |              | AOI22D0BWP40 | 0.024 | 0.000 |   0.238 |   -0.043 | 
     | sb_1b/U107                         | A2 ^ -> ZN v | AOI22D0BWP40 | 0.041 | 0.033 |   0.271 |   -0.010 | 
     | sb_1b/out_3_1_id1_reg_0_           |              | EDFQD0BWP40  | 0.041 | 0.000 |   0.271 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.161 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.163 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.218 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.218 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.301 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.021 |    0.302 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.009
  Arrival Time                  0.271
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.404 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.402 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.367 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.311 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.309 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.210 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.210 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.183 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.183 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.090 | 
     | sb_1b/U45                          |              | AOI22D0BWP40 | 0.136 | 0.005 |   0.195 |   -0.085 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.024 | 0.043 |   0.238 |   -0.043 | 
     | sb_1b/U38                          |              | AOI22D0BWP40 | 0.024 | 0.000 |   0.238 |   -0.043 | 
     | sb_1b/U38                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.040 | 0.033 |   0.271 |   -0.009 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD0BWP40  | 0.040 | 0.000 |   0.271 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.161 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.163 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.218 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.218 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.301 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.022 |    0.302 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.045
  Arrival Time                  0.325
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.404 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.403 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.367 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.311 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.309 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.143 | 
     | test_pe/U37                                      |              | IOA21D1BWP40 | 0.136 | 0.002 |   0.140 |   -0.141 | 
     | test_pe/U37                                      | A1 v -> ZN v | IOA21D1BWP40 | 0.138 | 0.126 |   0.266 |   -0.014 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40  | 0.138 | 0.001 |   0.267 |   -0.014 | 
     | test_pe/test_opt_reg_file/U13                    | A1 v -> Z v  | AO22D0BWP40  | 0.020 | 0.059 |   0.325 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40 | 0.020 | 0.000 |   0.325 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.030 |       |  -0.119 |    0.161 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.163 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.218 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.057 |    0.223 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.026 |    0.306 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40 | 0.080 | 0.000 |   0.026 |    0.306 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_2_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.042
  Arrival Time                  0.325
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.406 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.405 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.369 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.366 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.313 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.312 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.145 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.143 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.058 | 
     | sb_wide/U1417                      |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.234 |   -0.049 | 
     | sb_wide/U1417                      | A1 v -> ZN ^ | AOI22D0BWP40 | 0.045 | 0.040 |   0.274 |   -0.009 | 
     | sb_wide/U1419                      |              | ND2D0BWP40   | 0.045 | 0.000 |   0.274 |   -0.009 | 
     | sb_wide/U1419                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.067 | 0.050 |   0.325 |    0.042 | 
     | sb_wide/out_2_3_id1_reg_15_        |              | DFQD0BWP40   | 0.067 | 0.000 |   0.325 |    0.042 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.164 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.165 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.220 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.059 |    0.224 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.079 |   0.020 |    0.303 | 
     | sb_wide/out_2_3_id1_reg_15_            |             | DFQD0BWP40   | 0.069 | 0.001 |   0.021 |    0.304 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_3_2_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.024
  Arrival Time                  0.309
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.408 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.407 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.371 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.367 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.315 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.313 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.147 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.145 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.059 | 
     | sb_wide/U235                       |              | AOI22D0BWP40 | 0.064 | 0.008 |   0.234 |   -0.051 | 
     | sb_wide/U235                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.033 | 0.033 |   0.267 |   -0.018 | 
     | sb_wide/U237                       |              | ND2D0BWP40   | 0.033 | 0.000 |   0.267 |   -0.018 | 
     | sb_wide/U237                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.059 | 0.042 |   0.309 |    0.024 | 
     | sb_wide/out_3_2_id1_reg_15_        |              | DFQD0BWP40   | 0.059 | 0.000 |   0.309 |    0.024 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.166 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.167 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.222 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.058 |    0.227 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.078 |   0.020 |    0.305 | 
     | sb_wide/out_3_2_id1_reg_15_            |             | DFQD0BWP40   | 0.071 | 0.000 |   0.021 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_2_2_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.042
  Arrival Time                  0.327
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.408 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.407 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.371 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.368 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.315 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.314 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.147 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.145 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.060 | 
     | sb_wide/U1421                      |              | AOI22D0BWP40 | 0.064 | 0.008 |   0.233 |   -0.052 | 
     | sb_wide/U1421                      | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.032 |   0.266 |   -0.019 | 
     | sb_wide/U1423                      |              | ND2D0BWP40   | 0.031 | 0.000 |   0.266 |   -0.019 | 
     | sb_wide/U1423                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.089 | 0.061 |   0.327 |    0.042 | 
     | sb_wide/out_2_2_id1_reg_15_        |              | DFQD0BWP40   | 0.089 | 0.000 |   0.327 |    0.042 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.166 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.167 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.222 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.059 |    0.226 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.081 |   0.022 |    0.307 | 
     | sb_wide/out_2_2_id1_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.023 |    0.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.034
  Arrival Time                  0.320
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.409 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.407 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.368 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.316 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.314 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.148 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.145 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.060 | 
     | sb_wide/U243                       |              | AOI22D0BWP40 | 0.063 | 0.006 |   0.231 |   -0.054 | 
     | sb_wide/U243                       | A2 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.035 |   0.267 |   -0.019 | 
     | sb_wide/U245                       |              | ND2D0BWP40   | 0.031 | 0.000 |   0.267 |   -0.019 | 
     | sb_wide/U245                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.083 | 0.053 |   0.320 |    0.034 | 
     | sb_wide/out_3_4_id1_reg_15_        |              | DFQD0BWP40   | 0.083 | 0.000 |   0.320 |    0.034 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.166 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.168 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.223 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.058 |    0.227 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.086 |   0.028 |    0.313 | 
     | sb_wide/out_3_4_id1_reg_15_            |             | DFQD0BWP40   | 0.097 | 0.000 |   0.028 |    0.314 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.011
  Arrival Time                  0.276
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.410 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.409 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.373 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.369 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.317 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.315 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.216 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.216 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.189 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.189 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.097 | 
     | sb_1b/U55                          |              | AOI22D0BWP40 | 0.136 | 0.005 |   0.195 |   -0.092 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.047 |   0.242 |   -0.045 | 
     | sb_1b/U26                          |              | AOI22D0BWP40 | 0.028 | 0.000 |   0.242 |   -0.045 | 
     | sb_1b/U26                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.043 | 0.034 |   0.276 |   -0.011 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD0BWP40  | 0.043 | 0.000 |   0.276 |   -0.011 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.168 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.169 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.224 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.225 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.307 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.021 |    0.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.011
  Arrival Time                  0.279
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.413 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.411 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.376 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.320 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.318 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.219 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.219 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.099 | 
     | sb_1b/U50                          |              | AOI22D0BWP40 | 0.136 | 0.007 |   0.197 |   -0.093 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.047 |   0.243 |   -0.046 | 
     | sb_1b/U44                          |              | AOI22D0BWP40 | 0.028 | 0.000 |   0.243 |   -0.046 | 
     | sb_1b/U44                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.046 | 0.036 |   0.279 |   -0.011 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD0BWP40  | 0.046 | 0.000 |   0.279 |   -0.011 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.170 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.172 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.227 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.227 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.310 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.012
  Arrival Time                  0.277
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.413 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.411 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.376 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.320 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.318 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.219 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.219 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.099 | 
     | sb_1b/U79                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.093 | 
     | sb_1b/U79                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.045 |   0.242 |   -0.048 | 
     | sb_1b/U82                          |              | AOI22D0BWP40 | 0.027 | 0.000 |   0.242 |   -0.048 | 
     | sb_1b/U82                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.050 | 0.035 |   0.277 |   -0.012 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD0BWP40  | 0.050 | 0.000 |   0.277 |   -0.012 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.170 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.172 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.227 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.227 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.310 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.022 |    0.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.008
  Arrival Time                  0.281
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.413 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.411 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.376 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.320 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.318 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.219 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.219 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.099 | 
     | sb_1b/U65                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.093 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.032 | 0.051 |   0.247 |   -0.042 | 
     | sb_1b/U6                           |              | AOI22D0BWP40 | 0.032 | 0.000 |   0.247 |   -0.042 | 
     | sb_1b/U6                           | A2 ^ -> ZN v | AOI22D0BWP40 | 0.038 | 0.034 |   0.281 |   -0.008 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD0BWP40  | 0.038 | 0.000 |   0.281 |   -0.008 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.170 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.172 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.227 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.227 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.310 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.009
  Arrival Time                  0.281
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.413 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.412 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.376 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.373 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.320 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.319 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.219 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.219 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.192 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.100 | 
     | sb_1b/U70                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.094 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.050 |   0.246 |   -0.044 | 
     | sb_1b/U11                          |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.246 |   -0.044 | 
     | sb_1b/U11                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.040 | 0.035 |   0.281 |   -0.009 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD0BWP40  | 0.040 | 0.000 |   0.281 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.171 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.172 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.227 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.228 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.310 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.056
  Arrival Time                  0.346
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.413 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.412 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.376 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.373 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.321 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.319 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.152 | 
     | test_pe/U235                       |              | AO22D2BWP40  | 0.136 | 0.002 |   0.140 |   -0.150 | 
     | test_pe/U235                       | A1 v -> Z v  | AO22D2BWP40  | 0.122 | 0.114 |   0.254 |   -0.036 | 
     | sb_wide/U964                       |              | AOI22D0BWP40 | 0.124 | 0.011 |   0.265 |   -0.025 | 
     | sb_wide/U964                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.043 |   0.308 |    0.018 | 
     | sb_wide/U966                       |              | ND2D0BWP40   | 0.031 | 0.000 |   0.308 |    0.018 | 
     | sb_wide/U966                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.048 | 0.038 |   0.346 |    0.056 | 
     | sb_wide/out_2_1_id1_reg_14_        |              | DFQD0BWP40   | 0.048 | 0.000 |   0.346 |    0.056 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.171 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.172 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.228 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.238 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.030 |    0.320 | 
     | sb_wide/out_2_1_id1_reg_14_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.030 |    0.320 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.041
  Arrival Time                  0.331
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.414 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.413 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.373 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.321 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.319 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.153 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.150 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.065 | 
     | sb_wide/U596                       |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.235 |   -0.056 | 
     | sb_wide/U596                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.032 |   0.266 |   -0.024 | 
     | sb_wide/U1399                      |              | ND2D0BWP40   | 0.028 | 0.000 |   0.266 |   -0.024 | 
     | sb_wide/U1399                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.129 | 0.064 |   0.331 |    0.040 | 
     | sb_wide/out_1_4_id1_reg_15_        |              | DFQD0BWP40   | 0.129 | 0.001 |   0.331 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.171 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.173 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.228 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.053 |    0.238 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.081 |   0.028 |    0.319 | 
     | sb_wide/out_1_4_id1_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.001 |   0.029 |    0.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.028
  Arrival Time                  0.319
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.414 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.413 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.374 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.322 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.320 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.153 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.151 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.066 | 
     | sb_wide/U227                       |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.235 |   -0.057 | 
     | sb_wide/U227                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.032 |   0.267 |   -0.025 | 
     | sb_wide/U229                       |              | ND2D0BWP40   | 0.031 | 0.000 |   0.267 |   -0.025 | 
     | sb_wide/U229                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.109 | 0.053 |   0.319 |    0.028 | 
     | sb_wide/out_3_1_id1_reg_15_        |              | DFQD0BWP40   | 0.109 | 0.000 |   0.319 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.172 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.173 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.228 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.057 |    0.234 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.094 | 0.084 |   0.027 |    0.318 | 
     | sb_wide/out_3_1_id1_reg_15_            |             | DFQD0BWP40   | 0.094 | 0.001 |   0.027 |    0.318 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.038
  Arrival Time                  0.330
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.415 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.414 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.378 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.374 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.322 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.320 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.154 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.151 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.066 | 
     | sb_wide/U758                       |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.234 |   -0.058 | 
     | sb_wide/U758                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.032 |   0.266 |   -0.026 | 
     | sb_wide/U1411                      |              | ND2D0BWP40   | 0.028 | 0.000 |   0.266 |   -0.026 | 
     | sb_wide/U1411                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.099 | 0.064 |   0.330 |    0.038 | 
     | sb_wide/out_1_1_id1_reg_15_        |              | DFQD0BWP40   | 0.099 | 0.000 |   0.330 |    0.038 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.172 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.174 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.229 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD4BWP40 | 0.060 | 0.009 |  -0.053 |    0.238 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.077 |   0.024 |    0.315 | 
     | sb_wide/out_1_1_id1_reg_15_            |             | DFQD0BWP40   | 0.061 | 0.001 |   0.024 |    0.316 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.010
  Arrival Time                  0.284
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.418 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.416 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.325 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.323 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.223 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.223 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.196 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.196 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.104 | 
     | sb_1b/U67                          |              | AOI22D0BWP40 | 0.136 | 0.005 |   0.195 |   -0.099 | 
     | sb_1b/U67                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.033 | 0.052 |   0.247 |   -0.047 | 
     | sb_1b/U71                          |              | AOI22D0BWP40 | 0.033 | 0.000 |   0.247 |   -0.047 | 
     | sb_1b/U71                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.043 | 0.037 |   0.284 |   -0.010 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD0BWP40  | 0.043 | 0.000 |   0.284 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.175 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.176 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.231 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.232 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.315 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.022 |    0.316 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.418 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.417 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.325 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.323 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.224 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.224 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.197 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.197 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.105 | 
     | sb_1b/U75                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.098 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.046 |   0.242 |   -0.053 | 
     | sb_1b/U16                          |              | AOI22D0BWP40 | 0.027 | 0.000 |   0.242 |   -0.053 | 
     | sb_1b/U16                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.056 | 0.039 |   0.281 |   -0.014 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD0BWP40  | 0.056 | 0.000 |   0.281 |   -0.014 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.176 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.177 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.232 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.233 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.315 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.317 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.013
  Arrival Time                  0.282
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.418 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.417 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.325 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.323 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.224 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.224 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.197 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.197 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.105 | 
     | sb_1b/U61                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.099 | 
     | sb_1b/U61                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.029 | 0.048 |   0.244 |   -0.051 | 
     | sb_1b/U64                          |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.244 |   -0.051 | 
     | sb_1b/U64                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.050 | 0.038 |   0.282 |   -0.013 | 
     | sb_1b/out_3_2_id1_reg_0_           |              | EDFQD0BWP40  | 0.050 | 0.000 |   0.282 |   -0.013 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.176 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.177 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.232 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.233 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.315 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.022 |    0.316 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.049
  Arrival Time                  0.345
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.419 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.418 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.382 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.378 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.326 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.324 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.158 | 
     | test_pe/U235                       |              | AO22D2BWP40  | 0.136 | 0.002 |   0.140 |   -0.156 | 
     | test_pe/U235                       | A1 v -> Z v  | AO22D2BWP40  | 0.122 | 0.114 |   0.254 |   -0.042 | 
     | sb_wide/U960                       |              | AOI22D0BWP40 | 0.124 | 0.011 |   0.265 |   -0.031 | 
     | sb_wide/U960                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.032 | 0.041 |   0.306 |    0.010 | 
     | sb_wide/U962                       |              | ND2D0BWP40   | 0.032 | 0.000 |   0.306 |    0.010 | 
     | sb_wide/U962                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.058 | 0.039 |   0.345 |    0.049 | 
     | sb_wide/out_2_0_id1_reg_14_        |              | DFQD0BWP40   | 0.058 | 0.000 |   0.345 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.177 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.178 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.233 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.244 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.068 | 0.079 |   0.027 |    0.322 | 
     | sb_wide/out_2_0_id1_reg_14_            |             | DFQD0BWP40   | 0.068 | 0.000 |   0.027 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.050
  Arrival Time                  0.347
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.421 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.419 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.384 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.380 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.328 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.326 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.160 | 
     | test_pe/U229                       |              | AO22D2BWP40  | 0.136 | 0.004 |   0.142 |   -0.156 | 
     | test_pe/U229                       | A1 v -> Z v  | AO22D2BWP40  | 0.118 | 0.119 |   0.261 |   -0.037 | 
     | sb_wide/U984                       |              | AOI22D0BWP40 | 0.119 | 0.011 |   0.271 |   -0.026 | 
     | sb_wide/U984                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.031 | 0.043 |   0.314 |    0.017 | 
     | sb_wide/U986                       |              | ND2D0BWP40   | 0.031 | 0.000 |   0.314 |    0.017 | 
     | sb_wide/U986                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.037 | 0.033 |   0.347 |    0.050 | 
     | sb_wide/out_1_1_id1_reg_8_         |              | DFQD0BWP40   | 0.037 | 0.000 |   0.347 |    0.050 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.178 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.179 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.235 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD4BWP40 | 0.060 | 0.009 |  -0.053 |    0.244 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.077 |   0.024 |    0.321 | 
     | sb_wide/out_1_1_id1_reg_8_             |             | DFQD0BWP40   | 0.061 | 0.001 |   0.024 |    0.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.014
  Arrival Time                  0.284
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.422 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.420 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.385 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.329 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.327 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.227 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.227 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.200 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.200 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.108 | 
     | sb_1b/U60                          |              | AOI22D0BWP40 | 0.136 | 0.005 |   0.195 |   -0.103 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.030 | 0.048 |   0.243 |   -0.055 | 
     | sb_1b/U21                          |              | AOI22D0BWP40 | 0.030 | 0.000 |   0.243 |   -0.055 | 
     | sb_1b/U21                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.055 | 0.041 |   0.284 |   -0.014 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD0BWP40  | 0.055 | 0.000 |   0.284 |   -0.014 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.179 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.235 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.236 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.319 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.001 |   0.022 |    0.320 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.054
  Arrival Time                  0.352
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.422 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.420 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.385 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.329 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.327 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.161 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.136 | 0.004 |   0.142 |   -0.157 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.118 | 0.117 |   0.258 |   -0.040 | 
     | sb_wide/U479                       |              | AOI22D0BWP40 | 0.120 | 0.013 |   0.271 |   -0.027 | 
     | sb_wide/U479                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.029 | 0.041 |   0.312 |    0.013 | 
     | sb_wide/U908                       |              | ND2D0BWP40   | 0.029 | 0.000 |   0.312 |    0.013 | 
     | sb_wide/U908                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.058 | 0.041 |   0.352 |    0.054 | 
     | sb_wide/out_2_1_id1_reg_12_        |              | DFQD0BWP40   | 0.058 | 0.000 |   0.352 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.179 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.236 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.246 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.030 |    0.328 | 
     | sb_wide/out_2_1_id1_reg_12_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.030 |    0.329 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.014
  Arrival Time                  0.285
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.422 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.421 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.385 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.382 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.330 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.328 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.228 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.228 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.201 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.201 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.109 | 
     | sb_1b/U99                          |              | AOI22D0BWP40 | 0.136 | 0.006 |   0.196 |   -0.103 | 
     | sb_1b/U99                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.047 |   0.243 |   -0.056 | 
     | sb_1b/U102                         |              | AOI22D0BWP40 | 0.028 | 0.000 |   0.243 |   -0.056 | 
     | sb_1b/U102                         | A2 ^ -> ZN v | AOI22D0BWP40 | 0.058 | 0.042 |   0.285 |   -0.014 | 
     | sb_1b/out_0_1_id1_reg_0_           |              | EDFQD0BWP40  | 0.058 | 0.000 |   0.285 |   -0.014 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.180 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.236 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.237 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.320 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.321 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_1_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
= Required Time                 0.041
  Arrival Time                  0.340
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.422 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.421 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.385 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.382 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.330 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.328 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.161 | 
     | test_pe/U236                       |              | AO22D4BWP40  | 0.136 | 0.002 |   0.140 |   -0.159 | 
     | test_pe/U236                       | A1 v -> Z v  | AO22D4BWP40  | 0.061 | 0.085 |   0.225 |   -0.074 | 
     | sb_wide/U650                       |              | AOI22D0BWP40 | 0.064 | 0.009 |   0.235 |   -0.065 | 
     | sb_wide/U650                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.040 | 0.040 |   0.275 |   -0.025 | 
     | sb_wide/U1402                      |              | ND2D0BWP40   | 0.040 | 0.000 |   0.275 |   -0.025 | 
     | sb_wide/U1402                      | A1 ^ -> ZN v | ND2D0BWP40   | 0.100 | 0.065 |   0.340 |    0.040 | 
     | sb_wide/out_1_3_id1_reg_15_        |              | DFQD0BWP40   | 0.100 | 0.000 |   0.340 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.180 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |    0.237 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.010 |  -0.052 |    0.247 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.066 | 0.077 |   0.025 |    0.324 | 
     | sb_wide/out_1_3_id1_reg_15_            |             | DFQD0BWP40   | 0.066 | 0.000 |   0.026 |    0.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                -0.017
  Arrival Time                  0.282
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.423 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.421 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.386 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.382 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.330 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.328 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.043 | 0.099 |   0.071 |   -0.228 | 
     | test_pe/U25                        |              | OAI32D1BWP40 | 0.043 | 0.000 |   0.071 |   -0.228 | 
     | test_pe/U25                        | B1 ^ -> ZN v | OAI32D1BWP40 | 0.019 | 0.027 |   0.098 |   -0.201 | 
     | test_pe/FE_OFC3_pe_out_res_p       |              | BUFFD1BWP40  | 0.019 | 0.000 |   0.098 |   -0.201 | 
     | test_pe/FE_OFC3_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40  | 0.136 | 0.092 |   0.190 |   -0.109 | 
     | sb_1b/U73                          |              | AOI22D0BWP40 | 0.136 | 0.007 |   0.197 |   -0.103 | 
     | sb_1b/U73                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.024 | 0.043 |   0.239 |   -0.060 | 
     | sb_1b/U77                          |              | AOI22D0BWP40 | 0.024 | 0.000 |   0.239 |   -0.060 | 
     | sb_1b/U77                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.072 | 0.043 |   0.282 |   -0.017 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD0BWP40  | 0.072 | 0.000 |   0.282 |   -0.017 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.030 |       |  -0.119 |    0.180 | 
     | CTS_ccl_a_buf_00008      |            | CKBD18BWP40 | 0.030 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^ | CKBD18BWP40 | 0.051 | 0.055 |  -0.063 |    0.236 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.051 | 0.001 |  -0.062 |    0.237 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.095 | 0.083 |   0.020 |    0.320 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.095 | 0.002 |   0.022 |    0.321 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.023
= Required Time                 0.041
  Arrival Time                  0.341
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |              |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |              | 0.021 |       |  -0.123 |   -0.423 | 
     | CTS_ccl_a_buf_00008                |              | CKBD18BWP40  | 0.021 | 0.001 |  -0.122 |   -0.422 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^   | CKBD18BWP40  | 0.035 | 0.036 |  -0.086 |   -0.386 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40 | 0.036 | 0.004 |  -0.083 |   -0.382 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40 | 0.041 | 0.052 |  -0.030 |   -0.330 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40 | 0.042 | 0.002 |  -0.029 |   -0.328 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40 | 0.136 | 0.166 |   0.138 |   -0.162 | 
     | test_pe/U233                       |              | AO22D2BWP40  | 0.136 | 0.004 |   0.142 |   -0.158 | 
     | test_pe/U233                       | A1 v -> Z v  | AO22D2BWP40  | 0.118 | 0.117 |   0.258 |   -0.041 | 
     | sb_wide/U312                       |              | AOI22D0BWP40 | 0.120 | 0.007 |   0.265 |   -0.034 | 
     | sb_wide/U312                       | A1 v -> ZN ^ | AOI22D0BWP40 | 0.028 | 0.039 |   0.304 |    0.005 | 
     | sb_wide/U315                       |              | ND2D0BWP40   | 0.028 | 0.000 |   0.304 |    0.005 | 
     | sb_wide/U315                       | A1 ^ -> ZN v | ND2D0BWP40   | 0.046 | 0.037 |   0.341 |    0.041 | 
     | sb_wide/out_3_4_id1_reg_12_        |              | DFQD0BWP40   | 0.046 | 0.000 |   0.341 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |    0.181 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |    0.182 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |    0.237 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.058 |    0.242 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.086 |   0.028 |    0.328 | 
     | sb_wide/out_3_4_id1_reg_12_            |             | DFQD0BWP40   | 0.097 | 0.000 |   0.028 |    0.328 | 
     +----------------------------------------------------------------------------------------------------------+ 

