[%General]
%3Csource%3E=
%3Cfilename%3E=E:/AES128_Fpga/AES_TOP/Subbytes.vhd
%3Cclass%3E=108
%3Cbasename%3E=Subbytes
%3Cpackage%3E=false

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, valid_in, data_in, valid_out, data_out
%3Ccompdecl%3E="COMPONENT Subbytes IS\n<indent>\nPORT (\n<indent>\nclk<tab:1> : IN STD_LOGIC;\nreset<tab:1> : IN STD_LOGIC;\nvalid_in<tab:1> : IN STD_LOGIC;\ndata_in<tab:1> : IN STD_LOGIC_VECTOR(127 DOWNTO 0);\nvalid_out<tab:1> : OUT STD_LOGIC;\ndata_out<tab:1> : OUT STD_LOGIC_VECTOR(127 DOWNTO 0)\n<outdent>\n);\n<outdent>\nEND COMPONENT;\n\n"
ROM\category=107
ROM\port=0
ROM\alias=ROM
Subbytes\category=108
Subbytes\port=0
Subbytes\alias=Subbytes
clk\category=114
clk\port=1
clk\alias=clk
data_in\category=114
data_in\port=1
data_in\alias=data_in
data_in\type\Type\range\Range\dir=0
data_in\type\Type\range\Range\left\Constant\value=127
data_in\type\Type\range\Range\left\Constant\size=-1
data_in\type\Type\range\Range\left\Constant\tclass=302
data_in\type\Type\range\Range\right\Constant\value=0
data_in\type\Type\range\Range\right\Constant\size=-1
data_in\type\Type\range\Range\right\Constant\tclass=302
data_out\category=114
data_out\port=2
data_out\alias=data_out
data_out\type\Type\range\Range\dir=0
data_out\type\Type\range\Range\left\Constant\value=127
data_out\type\Type\range\Range\left\Constant\size=-1
data_out\type\Type\range\Range\left\Constant\tclass=302
data_out\type\Type\range\Range\right\Constant\value=0
data_out\type\Type\range\Range\right\Constant\size=-1
data_out\type\Type\range\Range\right\Constant\tclass=302
i\category=104
i\port=0
i\alias=i
reset\category=114
reset\port=1
reset\alias=reset
valid_in\category=114
valid_in\port=1
valid_in\alias=valid_in
valid_out\category=111
valid_out\port=2
valid_out\alias=valid_out
