m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/PWM_avalonSlave/hw/modelsim
Ecamera
Z0 w1576794151
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/intelFPGA_lite/lab_4_project_template/hw/modelsim
Z5 8C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd
Z6 FC:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd
l0
L20
Vo2fCAII^`bEQ04o3_Gm7X0
!s100 ?AW;Z9igX24AAGh031PSS1
Z7 OV;C;10.5b;63
32
!s110 1576828929
!i10b 1
!s108 1576828929.000000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd|
!s107 C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 6 camera 0 22 =B7k]e>X]O;[OTzIED:z^1
l80
L67
VDHTAiAhEK3?CXS8SWEGb^0
!s100 28nYTemdUX:TE51H6LMV21
R7
32
!s110 1576696982
!i10b 1
!s108 1576696982.000000
R8
!s107 C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd|
!i113 1
R9
R10
