\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+v1610\+\_\+s\+::cbg\+\_\+pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+ Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s__}{}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s__}\index{asn1::rrc\_nr::feature\_set\_dl\_v1610\_s::cbg\_pdsch\_processing\_type1\_different\_tb\_per\_slot\_r16\_s\_@{asn1::rrc\_nr::feature\_set\_dl\_v1610\_s::cbg\_pdsch\_processing\_type1\_different\_tb\_per\_slot\_r16\_s\_}}


Collaboration diagram for asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+v1610\+\_\+s\+::cbg\+\_\+pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d17/structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_55470b8cdd865fc8f83d24898d6660c5}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_b465f6567bbb35c1109527676463d129}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_b92c61a2163ef3721e07c045eb3f26de}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_8e0414e93d922d14180a45d4ff4715a8}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_29cf94644a6ca24e9234dfa89bde95b2}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+opts}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a608e922b9cb92b308c1146b1844bb0fc}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a608e922b9cb92b308c1146b1844bb0fc} 
using {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_b92c61a2163ef3721e07c045eb3f26de}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___aec57c98dbb8e95b68d2e2b210d4d90cb}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___aec57c98dbb8e95b68d2e2b210d4d90cb} 
using {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_8e0414e93d922d14180a45d4ff4715a8}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___abd6873b078ec8745a4379382cb5d5d91}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___abd6873b078ec8745a4379382cb5d5d91} 
using {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_29cf94644a6ca24e9234dfa89bde95b2}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___ac71440f9008dac695662db7de778ff6a}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___ac71440f9008dac695662db7de778ff6a} 
using {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different_b465f6567bbb35c1109527676463d129}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a13527afca8e34f1a45019c2259cf0748}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a13527afca8e34f1a45019c2259cf0748} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a03414c2324673d9c5492e63276141605}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a03414c2324673d9c5492e63276141605} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a2eb66778c7ece66c79ac4bf6c3020975}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a2eb66778c7ece66c79ac4bf6c3020975} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a04262bfcfc909c7eb1369dca56d9597a}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a04262bfcfc909c7eb1369dca56d9597a} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a0b3c2e4d1d0fb5826ba98c74fa423356}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a0b3c2e4d1d0fb5826ba98c74fa423356} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a08067b5fb5e68b66bb2696e8385ef5cd}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a08067b5fb5e68b66bb2696e8385ef5cd} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___ae2ca1d9fe17ab0cae384d7401e98ebae}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___ae2ca1d9fe17ab0cae384d7401e98ebae} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a5fd4f7d5a8f9b1aee487d406f69eef08}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type1__different__tb__per__slot__r16__s___a5fd4f7d5a8f9b1aee487d406f69eef08} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\end{DoxyCompactItemize}
