// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MbistPipePtwL0(
  input          clock,
  input          reset,
  input  [6:0]   mbist_array,
  input          mbist_all,
  input          mbist_req,
  output         mbist_ack,
  input          mbist_writeen,
  input  [1:0]   mbist_be,
  input  [6:0]   mbist_addr,
  input  [113:0] mbist_indata,
  input          mbist_readen,
  input  [6:0]   mbist_addr_rd,
  output [113:0] mbist_outdata,
  output [6:0]   toSRAM_0_addr,
  output [6:0]   toSRAM_0_addr_rd,
  output [113:0] toSRAM_0_wdata,
  output [1:0]   toSRAM_0_wmask,
  output         toSRAM_0_re,
  output         toSRAM_0_we,
  input  [113:0] toSRAM_0_rdata,
  output         toSRAM_0_ack,
  output         toSRAM_0_selectedOH,
  output [5:0]   toSRAM_0_array,
  output [6:0]   toSRAM_1_addr,
  output [6:0]   toSRAM_1_addr_rd,
  output [113:0] toSRAM_1_wdata,
  output [1:0]   toSRAM_1_wmask,
  output         toSRAM_1_re,
  output         toSRAM_1_we,
  input  [113:0] toSRAM_1_rdata,
  output         toSRAM_1_ack,
  output         toSRAM_1_selectedOH,
  output [5:0]   toSRAM_1_array,
  output [6:0]   toSRAM_2_addr,
  output [6:0]   toSRAM_2_addr_rd,
  output [113:0] toSRAM_2_wdata,
  output [1:0]   toSRAM_2_wmask,
  output         toSRAM_2_re,
  output         toSRAM_2_we,
  input  [113:0] toSRAM_2_rdata,
  output         toSRAM_2_ack,
  output         toSRAM_2_selectedOH,
  output [5:0]   toSRAM_2_array,
  output [6:0]   toSRAM_3_addr,
  output [6:0]   toSRAM_3_addr_rd,
  output [113:0] toSRAM_3_wdata,
  output [1:0]   toSRAM_3_wmask,
  output         toSRAM_3_re,
  output         toSRAM_3_we,
  input  [113:0] toSRAM_3_rdata,
  output         toSRAM_3_ack,
  output         toSRAM_3_selectedOH,
  output [5:0]   toSRAM_3_array,
  output [6:0]   toSRAM_4_addr,
  output [6:0]   toSRAM_4_addr_rd,
  output [113:0] toSRAM_4_wdata,
  output [1:0]   toSRAM_4_wmask,
  output         toSRAM_4_re,
  output         toSRAM_4_we,
  input  [113:0] toSRAM_4_rdata,
  output         toSRAM_4_ack,
  output         toSRAM_4_selectedOH,
  output [5:0]   toSRAM_4_array,
  output [6:0]   toSRAM_5_addr,
  output [6:0]   toSRAM_5_addr_rd,
  output [113:0] toSRAM_5_wdata,
  output [1:0]   toSRAM_5_wmask,
  output         toSRAM_5_re,
  output         toSRAM_5_we,
  input  [113:0] toSRAM_5_rdata,
  output         toSRAM_5_ack,
  output         toSRAM_5_selectedOH,
  output [5:0]   toSRAM_5_array,
  output [6:0]   toSRAM_6_addr,
  output [6:0]   toSRAM_6_addr_rd,
  output [113:0] toSRAM_6_wdata,
  output [1:0]   toSRAM_6_wmask,
  output         toSRAM_6_re,
  output         toSRAM_6_we,
  input  [113:0] toSRAM_6_rdata,
  output         toSRAM_6_ack,
  output         toSRAM_6_selectedOH,
  output [5:0]   toSRAM_6_array,
  output [6:0]   toSRAM_7_addr,
  output [6:0]   toSRAM_7_addr_rd,
  output [113:0] toSRAM_7_wdata,
  output [1:0]   toSRAM_7_wmask,
  output         toSRAM_7_re,
  output         toSRAM_7_we,
  input  [113:0] toSRAM_7_rdata,
  output         toSRAM_7_ack,
  output         toSRAM_7_selectedOH,
  output [5:0]   toSRAM_7_array,
  output [6:0]   toSRAM_8_addr,
  output [6:0]   toSRAM_8_addr_rd,
  output [113:0] toSRAM_8_wdata,
  output [1:0]   toSRAM_8_wmask,
  output         toSRAM_8_re,
  output         toSRAM_8_we,
  input  [113:0] toSRAM_8_rdata,
  output         toSRAM_8_ack,
  output         toSRAM_8_selectedOH,
  output [5:0]   toSRAM_8_array,
  output [6:0]   toSRAM_9_addr,
  output [6:0]   toSRAM_9_addr_rd,
  output [113:0] toSRAM_9_wdata,
  output [1:0]   toSRAM_9_wmask,
  output         toSRAM_9_re,
  output         toSRAM_9_we,
  input  [113:0] toSRAM_9_rdata,
  output         toSRAM_9_ack,
  output         toSRAM_9_selectedOH,
  output [5:0]   toSRAM_9_array,
  output [6:0]   toSRAM_10_addr,
  output [6:0]   toSRAM_10_addr_rd,
  output [113:0] toSRAM_10_wdata,
  output [1:0]   toSRAM_10_wmask,
  output         toSRAM_10_re,
  output         toSRAM_10_we,
  input  [113:0] toSRAM_10_rdata,
  output         toSRAM_10_ack,
  output         toSRAM_10_selectedOH,
  output [5:0]   toSRAM_10_array,
  output [6:0]   toSRAM_11_addr,
  output [6:0]   toSRAM_11_addr_rd,
  output [113:0] toSRAM_11_wdata,
  output [1:0]   toSRAM_11_wmask,
  output         toSRAM_11_re,
  output         toSRAM_11_we,
  input  [113:0] toSRAM_11_rdata,
  output         toSRAM_11_ack,
  output         toSRAM_11_selectedOH,
  output [5:0]   toSRAM_11_array,
  output [6:0]   toSRAM_12_addr,
  output [6:0]   toSRAM_12_addr_rd,
  output [113:0] toSRAM_12_wdata,
  output [1:0]   toSRAM_12_wmask,
  output         toSRAM_12_re,
  output         toSRAM_12_we,
  input  [113:0] toSRAM_12_rdata,
  output         toSRAM_12_ack,
  output         toSRAM_12_selectedOH,
  output [5:0]   toSRAM_12_array,
  output [6:0]   toSRAM_13_addr,
  output [6:0]   toSRAM_13_addr_rd,
  output [113:0] toSRAM_13_wdata,
  output [1:0]   toSRAM_13_wmask,
  output         toSRAM_13_re,
  output         toSRAM_13_we,
  input  [113:0] toSRAM_13_rdata,
  output         toSRAM_13_ack,
  output         toSRAM_13_selectedOH,
  output [5:0]   toSRAM_13_array,
  output [6:0]   toSRAM_14_addr,
  output [6:0]   toSRAM_14_addr_rd,
  output [113:0] toSRAM_14_wdata,
  output [1:0]   toSRAM_14_wmask,
  output         toSRAM_14_re,
  output         toSRAM_14_we,
  input  [113:0] toSRAM_14_rdata,
  output         toSRAM_14_ack,
  output         toSRAM_14_selectedOH,
  output [6:0]   toSRAM_14_array,
  output [6:0]   toSRAM_15_addr,
  output [6:0]   toSRAM_15_addr_rd,
  output [113:0] toSRAM_15_wdata,
  output [1:0]   toSRAM_15_wmask,
  output         toSRAM_15_re,
  output         toSRAM_15_we,
  input  [113:0] toSRAM_15_rdata,
  output         toSRAM_15_ack,
  output         toSRAM_15_selectedOH,
  output [6:0]   toSRAM_15_array
);

  wire [113:0] sramDataOut_15;
  wire [113:0] sramDataOut_14;
  wire [113:0] sramDataOut_13;
  wire [113:0] sramDataOut_12;
  wire [113:0] sramDataOut_11;
  wire [113:0] sramDataOut_10;
  wire [113:0] sramDataOut_9;
  wire [113:0] sramDataOut_8;
  wire [113:0] sramDataOut_7;
  wire [113:0] sramDataOut_6;
  wire [113:0] sramDataOut_5;
  wire [113:0] sramDataOut_4;
  wire [113:0] sramDataOut_3;
  wire [113:0] sramDataOut_2;
  wire [113:0] sramDataOut_1;
  wire [113:0] sramDataOut_0;
  reg  [6:0]   arrayReg;
  reg          reqReg;
  reg          allReg;
  reg          wenReg;
  reg  [1:0]   beReg;
  reg  [6:0]   addrReg;
  reg  [113:0] dataInReg;
  reg          renReg;
  reg  [6:0]   addrRdReg;
  wire         selectedVec_0 = arrayReg == 7'h32;
  wire         doSpread = selectedVec_0 | allReg;
  assign sramDataOut_0 = selectedVec_0 ? toSRAM_0_rdata : 114'h0;
  wire         selectedVec_0_1 = arrayReg == 7'h33;
  wire         doSpread_1 = selectedVec_0_1 | allReg;
  assign sramDataOut_1 = selectedVec_0_1 ? toSRAM_1_rdata : 114'h0;
  wire         selectedVec_0_2 = arrayReg == 7'h34;
  wire         doSpread_2 = selectedVec_0_2 | allReg;
  assign sramDataOut_2 = selectedVec_0_2 ? toSRAM_2_rdata : 114'h0;
  wire         selectedVec_0_3 = arrayReg == 7'h35;
  wire         doSpread_3 = selectedVec_0_3 | allReg;
  assign sramDataOut_3 = selectedVec_0_3 ? toSRAM_3_rdata : 114'h0;
  wire         selectedVec_0_4 = arrayReg == 7'h36;
  wire         doSpread_4 = selectedVec_0_4 | allReg;
  assign sramDataOut_4 = selectedVec_0_4 ? toSRAM_4_rdata : 114'h0;
  wire         selectedVec_0_5 = arrayReg == 7'h37;
  wire         doSpread_5 = selectedVec_0_5 | allReg;
  assign sramDataOut_5 = selectedVec_0_5 ? toSRAM_5_rdata : 114'h0;
  wire         selectedVec_0_6 = arrayReg == 7'h38;
  wire         doSpread_6 = selectedVec_0_6 | allReg;
  assign sramDataOut_6 = selectedVec_0_6 ? toSRAM_6_rdata : 114'h0;
  wire         selectedVec_0_7 = arrayReg == 7'h39;
  wire         doSpread_7 = selectedVec_0_7 | allReg;
  assign sramDataOut_7 = selectedVec_0_7 ? toSRAM_7_rdata : 114'h0;
  wire         selectedVec_0_8 = arrayReg == 7'h3A;
  wire         doSpread_8 = selectedVec_0_8 | allReg;
  assign sramDataOut_8 = selectedVec_0_8 ? toSRAM_8_rdata : 114'h0;
  wire         selectedVec_0_9 = arrayReg == 7'h3B;
  wire         doSpread_9 = selectedVec_0_9 | allReg;
  assign sramDataOut_9 = selectedVec_0_9 ? toSRAM_9_rdata : 114'h0;
  wire         selectedVec_0_10 = arrayReg == 7'h3C;
  wire         doSpread_10 = selectedVec_0_10 | allReg;
  assign sramDataOut_10 = selectedVec_0_10 ? toSRAM_10_rdata : 114'h0;
  wire         selectedVec_0_11 = arrayReg == 7'h3D;
  wire         doSpread_11 = selectedVec_0_11 | allReg;
  assign sramDataOut_11 = selectedVec_0_11 ? toSRAM_11_rdata : 114'h0;
  wire         selectedVec_0_12 = arrayReg == 7'h3E;
  wire         doSpread_12 = selectedVec_0_12 | allReg;
  assign sramDataOut_12 = selectedVec_0_12 ? toSRAM_12_rdata : 114'h0;
  wire         selectedVec_0_13 = arrayReg == 7'h3F;
  wire         doSpread_13 = selectedVec_0_13 | allReg;
  assign sramDataOut_13 = selectedVec_0_13 ? toSRAM_13_rdata : 114'h0;
  wire         selectedVec_0_14 = arrayReg == 7'h40;
  wire         doSpread_14 = selectedVec_0_14 | allReg;
  assign sramDataOut_14 = selectedVec_0_14 ? toSRAM_14_rdata : 114'h0;
  wire         selectedVec_0_15 = arrayReg == 7'h41;
  wire         doSpread_15 = selectedVec_0_15 | allReg;
  assign sramDataOut_15 = selectedVec_0_15 ? toSRAM_15_rdata : 114'h0;
  wire         activated =
    mbist_all | mbist_req
    & (mbist_array == 7'h32 | mbist_array == 7'h33 | mbist_array == 7'h34
       | mbist_array == 7'h35 | mbist_array == 7'h36 | mbist_array == 7'h37
       | mbist_array == 7'h38 | mbist_array == 7'h39 | mbist_array == 7'h3A
       | mbist_array == 7'h3B | mbist_array == 7'h3C | mbist_array == 7'h3D
       | mbist_array == 7'h3E | mbist_array == 7'h3F | mbist_array == 7'h40
       | mbist_array == 7'h41);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      arrayReg <= 7'h0;
      reqReg <= 1'h0;
      allReg <= 1'h0;
      wenReg <= 1'h0;
      beReg <= 2'h0;
      addrReg <= 7'h0;
      dataInReg <= 114'h0;
      renReg <= 1'h0;
      addrRdReg <= 7'h0;
    end
    else begin
      if (activated) begin
        arrayReg <= mbist_array;
        allReg <= mbist_all;
        wenReg <= mbist_writeen;
        renReg <= mbist_readen;
      end
      reqReg <= mbist_req;
      if (activated & (mbist_readen | mbist_writeen)) begin
        beReg <= mbist_be;
        addrReg <= mbist_addr;
        dataInReg <= mbist_indata;
        addrRdReg <= mbist_addr_rd;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arrayReg = _RANDOM[3'h0][6:0];
        reqReg = _RANDOM[3'h0][7];
        allReg = _RANDOM[3'h0][8];
        wenReg = _RANDOM[3'h0][9];
        beReg = _RANDOM[3'h0][11:10];
        addrReg = _RANDOM[3'h0][18:12];
        dataInReg =
          {_RANDOM[3'h0][31:19],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][4:0]};
        renReg = _RANDOM[3'h4][5];
        addrRdReg = _RANDOM[3'h4][12:6];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        arrayReg = 7'h0;
        reqReg = 1'h0;
        allReg = 1'h0;
        wenReg = 1'h0;
        beReg = 2'h0;
        addrReg = 7'h0;
        dataInReg = 114'h0;
        renReg = 1'h0;
        addrRdReg = 7'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign mbist_ack = reqReg;
  assign mbist_outdata =
    sramDataOut_0 | sramDataOut_1 | sramDataOut_2 | sramDataOut_3 | sramDataOut_4
    | sramDataOut_5 | sramDataOut_6 | sramDataOut_7 | sramDataOut_8 | sramDataOut_9
    | sramDataOut_10 | sramDataOut_11 | sramDataOut_12 | sramDataOut_13 | sramDataOut_14
    | sramDataOut_15;
  assign toSRAM_0_addr = doSpread ? addrReg : 7'h0;
  assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 7'h0;
  assign toSRAM_0_wdata = dataInReg;
  assign toSRAM_0_wmask = beReg;
  assign toSRAM_0_re = doSpread & renReg;
  assign toSRAM_0_we = doSpread & wenReg;
  assign toSRAM_0_ack = reqReg;
  assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;
  assign toSRAM_0_array = arrayReg[5:0];
  assign toSRAM_1_addr = doSpread_1 ? addrReg : 7'h0;
  assign toSRAM_1_addr_rd = doSpread_1 ? addrRdReg : 7'h0;
  assign toSRAM_1_wdata = dataInReg;
  assign toSRAM_1_wmask = beReg;
  assign toSRAM_1_re = doSpread_1 & renReg;
  assign toSRAM_1_we = doSpread_1 & wenReg;
  assign toSRAM_1_ack = reqReg;
  assign toSRAM_1_selectedOH = allReg | ~reqReg | selectedVec_0_1;
  assign toSRAM_1_array = arrayReg[5:0];
  assign toSRAM_2_addr = doSpread_2 ? addrReg : 7'h0;
  assign toSRAM_2_addr_rd = doSpread_2 ? addrRdReg : 7'h0;
  assign toSRAM_2_wdata = dataInReg;
  assign toSRAM_2_wmask = beReg;
  assign toSRAM_2_re = doSpread_2 & renReg;
  assign toSRAM_2_we = doSpread_2 & wenReg;
  assign toSRAM_2_ack = reqReg;
  assign toSRAM_2_selectedOH = allReg | ~reqReg | selectedVec_0_2;
  assign toSRAM_2_array = arrayReg[5:0];
  assign toSRAM_3_addr = doSpread_3 ? addrReg : 7'h0;
  assign toSRAM_3_addr_rd = doSpread_3 ? addrRdReg : 7'h0;
  assign toSRAM_3_wdata = dataInReg;
  assign toSRAM_3_wmask = beReg;
  assign toSRAM_3_re = doSpread_3 & renReg;
  assign toSRAM_3_we = doSpread_3 & wenReg;
  assign toSRAM_3_ack = reqReg;
  assign toSRAM_3_selectedOH = allReg | ~reqReg | selectedVec_0_3;
  assign toSRAM_3_array = arrayReg[5:0];
  assign toSRAM_4_addr = doSpread_4 ? addrReg : 7'h0;
  assign toSRAM_4_addr_rd = doSpread_4 ? addrRdReg : 7'h0;
  assign toSRAM_4_wdata = dataInReg;
  assign toSRAM_4_wmask = beReg;
  assign toSRAM_4_re = doSpread_4 & renReg;
  assign toSRAM_4_we = doSpread_4 & wenReg;
  assign toSRAM_4_ack = reqReg;
  assign toSRAM_4_selectedOH = allReg | ~reqReg | selectedVec_0_4;
  assign toSRAM_4_array = arrayReg[5:0];
  assign toSRAM_5_addr = doSpread_5 ? addrReg : 7'h0;
  assign toSRAM_5_addr_rd = doSpread_5 ? addrRdReg : 7'h0;
  assign toSRAM_5_wdata = dataInReg;
  assign toSRAM_5_wmask = beReg;
  assign toSRAM_5_re = doSpread_5 & renReg;
  assign toSRAM_5_we = doSpread_5 & wenReg;
  assign toSRAM_5_ack = reqReg;
  assign toSRAM_5_selectedOH = allReg | ~reqReg | selectedVec_0_5;
  assign toSRAM_5_array = arrayReg[5:0];
  assign toSRAM_6_addr = doSpread_6 ? addrReg : 7'h0;
  assign toSRAM_6_addr_rd = doSpread_6 ? addrRdReg : 7'h0;
  assign toSRAM_6_wdata = dataInReg;
  assign toSRAM_6_wmask = beReg;
  assign toSRAM_6_re = doSpread_6 & renReg;
  assign toSRAM_6_we = doSpread_6 & wenReg;
  assign toSRAM_6_ack = reqReg;
  assign toSRAM_6_selectedOH = allReg | ~reqReg | selectedVec_0_6;
  assign toSRAM_6_array = arrayReg[5:0];
  assign toSRAM_7_addr = doSpread_7 ? addrReg : 7'h0;
  assign toSRAM_7_addr_rd = doSpread_7 ? addrRdReg : 7'h0;
  assign toSRAM_7_wdata = dataInReg;
  assign toSRAM_7_wmask = beReg;
  assign toSRAM_7_re = doSpread_7 & renReg;
  assign toSRAM_7_we = doSpread_7 & wenReg;
  assign toSRAM_7_ack = reqReg;
  assign toSRAM_7_selectedOH = allReg | ~reqReg | selectedVec_0_7;
  assign toSRAM_7_array = arrayReg[5:0];
  assign toSRAM_8_addr = doSpread_8 ? addrReg : 7'h0;
  assign toSRAM_8_addr_rd = doSpread_8 ? addrRdReg : 7'h0;
  assign toSRAM_8_wdata = dataInReg;
  assign toSRAM_8_wmask = beReg;
  assign toSRAM_8_re = doSpread_8 & renReg;
  assign toSRAM_8_we = doSpread_8 & wenReg;
  assign toSRAM_8_ack = reqReg;
  assign toSRAM_8_selectedOH = allReg | ~reqReg | selectedVec_0_8;
  assign toSRAM_8_array = arrayReg[5:0];
  assign toSRAM_9_addr = doSpread_9 ? addrReg : 7'h0;
  assign toSRAM_9_addr_rd = doSpread_9 ? addrRdReg : 7'h0;
  assign toSRAM_9_wdata = dataInReg;
  assign toSRAM_9_wmask = beReg;
  assign toSRAM_9_re = doSpread_9 & renReg;
  assign toSRAM_9_we = doSpread_9 & wenReg;
  assign toSRAM_9_ack = reqReg;
  assign toSRAM_9_selectedOH = allReg | ~reqReg | selectedVec_0_9;
  assign toSRAM_9_array = arrayReg[5:0];
  assign toSRAM_10_addr = doSpread_10 ? addrReg : 7'h0;
  assign toSRAM_10_addr_rd = doSpread_10 ? addrRdReg : 7'h0;
  assign toSRAM_10_wdata = dataInReg;
  assign toSRAM_10_wmask = beReg;
  assign toSRAM_10_re = doSpread_10 & renReg;
  assign toSRAM_10_we = doSpread_10 & wenReg;
  assign toSRAM_10_ack = reqReg;
  assign toSRAM_10_selectedOH = allReg | ~reqReg | selectedVec_0_10;
  assign toSRAM_10_array = arrayReg[5:0];
  assign toSRAM_11_addr = doSpread_11 ? addrReg : 7'h0;
  assign toSRAM_11_addr_rd = doSpread_11 ? addrRdReg : 7'h0;
  assign toSRAM_11_wdata = dataInReg;
  assign toSRAM_11_wmask = beReg;
  assign toSRAM_11_re = doSpread_11 & renReg;
  assign toSRAM_11_we = doSpread_11 & wenReg;
  assign toSRAM_11_ack = reqReg;
  assign toSRAM_11_selectedOH = allReg | ~reqReg | selectedVec_0_11;
  assign toSRAM_11_array = arrayReg[5:0];
  assign toSRAM_12_addr = doSpread_12 ? addrReg : 7'h0;
  assign toSRAM_12_addr_rd = doSpread_12 ? addrRdReg : 7'h0;
  assign toSRAM_12_wdata = dataInReg;
  assign toSRAM_12_wmask = beReg;
  assign toSRAM_12_re = doSpread_12 & renReg;
  assign toSRAM_12_we = doSpread_12 & wenReg;
  assign toSRAM_12_ack = reqReg;
  assign toSRAM_12_selectedOH = allReg | ~reqReg | selectedVec_0_12;
  assign toSRAM_12_array = arrayReg[5:0];
  assign toSRAM_13_addr = doSpread_13 ? addrReg : 7'h0;
  assign toSRAM_13_addr_rd = doSpread_13 ? addrRdReg : 7'h0;
  assign toSRAM_13_wdata = dataInReg;
  assign toSRAM_13_wmask = beReg;
  assign toSRAM_13_re = doSpread_13 & renReg;
  assign toSRAM_13_we = doSpread_13 & wenReg;
  assign toSRAM_13_ack = reqReg;
  assign toSRAM_13_selectedOH = allReg | ~reqReg | selectedVec_0_13;
  assign toSRAM_13_array = arrayReg[5:0];
  assign toSRAM_14_addr = doSpread_14 ? addrReg : 7'h0;
  assign toSRAM_14_addr_rd = doSpread_14 ? addrRdReg : 7'h0;
  assign toSRAM_14_wdata = dataInReg;
  assign toSRAM_14_wmask = beReg;
  assign toSRAM_14_re = doSpread_14 & renReg;
  assign toSRAM_14_we = doSpread_14 & wenReg;
  assign toSRAM_14_ack = reqReg;
  assign toSRAM_14_selectedOH = allReg | ~reqReg | selectedVec_0_14;
  assign toSRAM_14_array = arrayReg;
  assign toSRAM_15_addr = doSpread_15 ? addrReg : 7'h0;
  assign toSRAM_15_addr_rd = doSpread_15 ? addrRdReg : 7'h0;
  assign toSRAM_15_wdata = dataInReg;
  assign toSRAM_15_wmask = beReg;
  assign toSRAM_15_re = doSpread_15 & renReg;
  assign toSRAM_15_we = doSpread_15 & wenReg;
  assign toSRAM_15_ack = reqReg;
  assign toSRAM_15_selectedOH = allReg | ~reqReg | selectedVec_0_15;
  assign toSRAM_15_array = arrayReg;
endmodule

