<stg><name>dense_resource<ap_fixed,ap_fixed,config2_mult></name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:0  %data_8_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_4"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:1  %data_7_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:2  %data_6_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:3  %data_5_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:4  %data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:5  %data_3_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:6  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:7  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:8  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:9  %sext_ln1118 = sext i16 %data_0_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:10  %sext_ln1118_850 = sext i16 %data_0_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_850"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:11  %mul_ln1118 = mul i25 %sext_ln1118_850, -201

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:12  %trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:14  %sext_ln1118_851 = sext i16 %data_1_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_851"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:15  %sext_ln1118_852 = sext i16 %data_1_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_852"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader165.i.preheader:16  %mul_ln1118_981 = mul i26 %sext_ln1118_852, -284

]]></Node>
<StgValue><ssdm name="mul_ln1118_981"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:17  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_981, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:18  %sext_ln1118_853 = sext i16 %data_2_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_853"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader165.i.preheader:19  %shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_2_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="21">
<![CDATA[
.preheader165.i.preheader:20  %sext_ln1118_854 = sext i21 %shl_ln to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_854"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader165.i.preheader:21  %shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_2_V_read_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="17">
<![CDATA[
.preheader165.i.preheader:22  %sext_ln1118_855 = sext i17 %shl_ln1118_s to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_855"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader165.i.preheader:23  %add_ln1118 = add i22 %sext_ln1118_854, %sext_ln1118_855

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:24  %tmp_497 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %add_ln1118, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="12">
<![CDATA[
.preheader165.i.preheader:25  %sext_ln216 = sext i12 %tmp_497 to i15

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:26  %sext_ln1118_856 = sext i16 %data_3_V_read_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_856"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:27  %sext_ln1118_857 = sext i16 %data_3_V_read_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_857"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader165.i.preheader:28  %mul_ln1118_982 = mul i23 %sext_ln1118_857, 59

]]></Node>
<StgValue><ssdm name="mul_ln1118_982"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:29  %tmp_498 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_982, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="13">
<![CDATA[
.preheader165.i.preheader:30  %sext_ln216_44 = sext i13 %tmp_498 to i15

]]></Node>
<StgValue><ssdm name="sext_ln216_44"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:31  %sext_ln1118_858 = sext i16 %data_4_V_read_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_858"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:32  %sext_ln1118_859 = sext i16 %data_4_V_read_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_859"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader165.i.preheader:33  %mul_ln1118_983 = mul i24 %sext_ln1118_859, -81

]]></Node>
<StgValue><ssdm name="mul_ln1118_983"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:34  %tmp_499 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_983, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="14">
<![CDATA[
.preheader165.i.preheader:35  %sext_ln216_45 = sext i14 %tmp_499 to i15

]]></Node>
<StgValue><ssdm name="sext_ln216_45"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:36  %sext_ln1118_860 = sext i16 %data_5_V_read_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_860"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:37  %sext_ln1118_861 = sext i16 %data_5_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_861"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader165.i.preheader:38  %mul_ln1118_984 = mul i26 %sext_ln1118_861, 297

]]></Node>
<StgValue><ssdm name="mul_ln1118_984"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:39  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_984, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:40  %sext_ln1118_862 = sext i16 %data_6_V_read_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_862"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:41  %sext_ln1118_863 = sext i16 %data_6_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_863"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader165.i.preheader:42  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_6_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="19">
<![CDATA[
.preheader165.i.preheader:43  %sext_ln1118_868 = sext i19 %tmp to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_868"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader165.i.preheader:44  %sub_ln1118_268 = sub i20 %sext_ln1118_863, %sext_ln1118_868

]]></Node>
<StgValue><ssdm name="sub_ln1118_268"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:45  %trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %sub_ln1118_268, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
.preheader165.i.preheader:46  %sext_ln708_782 = sext i10 %trunc_ln708_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_782"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:47  %sext_ln1118_864 = sext i16 %data_7_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_864"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
.preheader165.i.preheader:48  %shl_ln1118_348 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %data_7_V_read_4, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_348"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="25">
<![CDATA[
.preheader165.i.preheader:49  %sext_ln1118_865 = sext i25 %shl_ln1118_348 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_865"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader165.i.preheader:50  %shl_ln1118_349 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_7_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_349"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="21">
<![CDATA[
.preheader165.i.preheader:51  %sext_ln1118_866 = sext i21 %shl_ln1118_349 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_866"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader165.i.preheader:52  %sub_ln1118 = sub i26 %sext_ln1118_865, %sext_ln1118_866

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:53  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %sub_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="16">
<![CDATA[
.preheader165.i.preheader:54  %sext_ln1118_867 = sext i16 %data_8_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_867"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:55  %mul_ln1118_985 = mul i25 %sext_ln1118_867, 189

]]></Node>
<StgValue><ssdm name="mul_ln1118_985"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:56  %trunc_ln708_793 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_985, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_793"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:57  %sext_ln708_783 = sext i15 %trunc_ln708_793 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_783"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader165.i.preheader:59  %add_ln703_1285 = add i15 %sext_ln216_45, %sext_ln216_44

]]></Node>
<StgValue><ssdm name="add_ln703_1285"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader165.i.preheader:60  %add_ln703_1286 = add i15 %sext_ln216, %add_ln703_1285

]]></Node>
<StgValue><ssdm name="add_ln703_1286"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:63  %add_ln703_1288 = add i16 %sext_ln708_782, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_1288"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:64  %add_ln703_1289 = add i16 %sext_ln708_783, 138

]]></Node>
<StgValue><ssdm name="add_ln703_1289"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:65  %add_ln703_1290 = add i16 %trunc_ln708_7, %add_ln703_1289

]]></Node>
<StgValue><ssdm name="add_ln703_1290"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader165.i.preheader:68  %mul_ln1118_986 = mul i26 %sext_ln1118, -362

]]></Node>
<StgValue><ssdm name="mul_ln1118_986"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:69  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_986, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:70  %mul_ln1118_987 = mul i25 %sext_ln1118_851, 202

]]></Node>
<StgValue><ssdm name="mul_ln1118_987"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:71  %trunc_ln708_794 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_987, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_794"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:72  %sext_ln708_784 = sext i15 %trunc_ln708_794 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_784"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:73  %mul_ln1118_988 = mul i25 %sext_ln1118_853, 156

]]></Node>
<StgValue><ssdm name="mul_ln1118_988"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:74  %trunc_ln708_795 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_988, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_795"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:75  %sext_ln708_785 = sext i15 %trunc_ln708_795 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_785"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader165.i.preheader:76  %mul_ln1118_989 = mul i24 %sext_ln1118_856, 69

]]></Node>
<StgValue><ssdm name="mul_ln1118_989"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:77  %trunc_ln708_796 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_989, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_796"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="14">
<![CDATA[
.preheader165.i.preheader:78  %sext_ln708_786 = sext i14 %trunc_ln708_796 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_786"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:79  %mul_ln1118_990 = mul i25 %sext_ln1118_858, -131

]]></Node>
<StgValue><ssdm name="mul_ln1118_990"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:80  %trunc_ln708_797 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_990, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_797"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:81  %sext_ln708_787 = sext i15 %trunc_ln708_797 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_787"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader165.i.preheader:82  %mul_ln1118_991 = mul i24 %sext_ln1118_860, -77

]]></Node>
<StgValue><ssdm name="mul_ln1118_991"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:83  %tmp_500 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_991, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="14">
<![CDATA[
.preheader165.i.preheader:84  %sext_ln216_46 = sext i14 %tmp_500 to i15

]]></Node>
<StgValue><ssdm name="sext_ln216_46"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader165.i.preheader:85  %mul_ln1118_992 = mul i24 %sext_ln1118_862, 125

]]></Node>
<StgValue><ssdm name="mul_ln1118_992"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:86  %tmp_501 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_992, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="14">
<![CDATA[
.preheader165.i.preheader:87  %sext_ln216_47 = sext i14 %tmp_501 to i15

]]></Node>
<StgValue><ssdm name="sext_ln216_47"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader165.i.preheader:88  %mul_ln1118_993 = mul i26 %sext_ln1118_864, 399

]]></Node>
<StgValue><ssdm name="mul_ln1118_993"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:89  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_993, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader165.i.preheader:90  %mul_ln1118_994 = mul i25 %sext_ln1118_867, 156

]]></Node>
<StgValue><ssdm name="mul_ln1118_994"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader165.i.preheader:91  %trunc_ln708_798 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_994, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_798"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:92  %sext_ln708_788 = sext i15 %trunc_ln708_798 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_788"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:93  %add_ln703_1293 = add i16 %sext_ln708_784, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln703_1293"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:94  %add_ln703_1294 = add i16 %sext_ln708_787, %sext_ln708_786

]]></Node>
<StgValue><ssdm name="add_ln703_1294"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:95  %add_ln703_1295 = add i16 %sext_ln708_785, %add_ln703_1294

]]></Node>
<StgValue><ssdm name="add_ln703_1295"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:96  %add_ln703_1296 = add i16 %add_ln703_1293, %add_ln703_1295

]]></Node>
<StgValue><ssdm name="add_ln703_1296"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader165.i.preheader:97  %add_ln703_1297 = add i15 %sext_ln216_47, %sext_ln216_46

]]></Node>
<StgValue><ssdm name="add_ln703_1297"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:99  %add_ln703_1298 = add i16 %sext_ln708_788, -700

]]></Node>
<StgValue><ssdm name="add_ln703_1298"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:100  %add_ln703_1299 = add i16 %trunc_ln708_16, %add_ln703_1298

]]></Node>
<StgValue><ssdm name="add_ln703_1299"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:13  %sext_ln708 = sext i15 %trunc_ln to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:58  %add_ln703 = add i16 %trunc_ln708_1, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:61  %sext_ln703 = sext i15 %add_ln703_1286 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:62  %add_ln703_1287 = add i16 %add_ln703, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1287"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:66  %add_ln703_1291 = add i16 %add_ln703_1288, %add_ln703_1290

]]></Node>
<StgValue><ssdm name="add_ln703_1291"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:67  %add_ln703_1292 = add i16 %add_ln703_1287, %add_ln703_1291

]]></Node>
<StgValue><ssdm name="add_ln703_1292"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="15">
<![CDATA[
.preheader165.i.preheader:98  %sext_ln703_257 = sext i15 %add_ln703_1297 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_257"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:101  %add_ln703_1300 = add i16 %sext_ln703_257, %add_ln703_1299

]]></Node>
<StgValue><ssdm name="add_ln703_1300"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:102  %acc_1_V = add i16 %add_ln703_1296, %add_ln703_1300

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:103  %mrv = insertvalue { i16, i16 } undef, i16 %add_ln703_1292, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
.preheader165.i.preheader:104  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32">
<![CDATA[
.preheader165.i.preheader:105  ret { i16, i16 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
