{
	"inputtext" : ["<NAME>", "<OUTPUT>", "<NUMBER_OF_BITS>"],
	"selects" : 
	[
    		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] }
	],
	"moduleName" : "Counter UP Synchronous",
	"moduleCode" : "-- NOVA VHDL CONFIGURATOR\n-- Counter UP Synchronous (Adapted from: https://www.tutorialspoint.com/vlsi_design/vhdl_programming_for_sequential_circuits.htm)\n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\nuse IEEE.NUMERIC_STD.ALL;\n\nentity <NAME> is\n\tPort ( Clock : in STD_LOGIC;\n\tReset : in STD_LOGIC;\n\t<OUTPUT> : out STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0));\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\tsignal temp_signal : STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\nbegin\n\t<NAME>: process (Clock, Reset)\n\tbegin\n\t\tif(Reset = '1') then\n\t\t\ttemp_signal <= (others => '0');\n\t\telsif (<EDGE_TYPE>(Clock)) then\n\t\t\ttemp_signal <= STD_LOGIC_VECTOR(unsigned(temp_signal) + 1);\n\t\tend if;\n\tend process;\n\t<OUTPUT> <= temp_signal;\nend Behavioral;"
	
}
