
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     MigenBlinkLed_MigenBlinkLed.ngd -o MigenBlinkLed_MigenBlinkLed_map.ncd -pr
     MigenBlinkLed_MigenBlinkLed.prf -mp MigenBlinkLed_MigenBlinkLed.mrp -lpf
     D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/Tu
     torialesFPGA/MigenBlinkLed/MigenBlinkLed/MigenBlinkLed_MigenBlinkLed.lpf
     -lpf D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyect
     os/TutorialesFPGA/MigenBlinkLed/MigenBlinkLed.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  07/31/21  10:37:36

Design Summary
--------------

   Number of registers:     31 out of  4635 (1%)
      PFU registers:           31 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        27 out of  2160 (1%)
      SLICEs as Logic/ROM:     27 out of  2160 (1%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         12 out of  2160 (1%)
   Number of LUT4s:         53 out of  4320 (1%)
      Number used as logic LUTs:         29
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 105 (13%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net sys_clk_c: 18 loads, 18 rising, 0 falling (Driver: PIO sys_clk )

                                    Page 1




Design:  top                                           Date:  07/31/21  10:37:36

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net sys_rst_c: 9 loads, 9 LSLICEs
     Net n235: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n45: 19 loads
     Net sys_rst_c: 10 loads
     Net n235: 9 loads
     Net counter_1: 2 loads
     Net counter_14: 2 loads
     Net counter_21: 2 loads
     Net counter_7: 2 loads
     Net counter_9: 2 loads
     Net led_c_1: 2 loads
     Net led_c_7: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  top                                           Date:  07/31/21  10:37:36


Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n234 was merged into signal sys_rst_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal sub_5_add_2_23/CO undriven or does not drive anything - clipped.
Signal sub_5_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_5_add_2_1/CI undriven or does not drive anything - clipped.
Block i80_1_lut was optimized away.
Block i1 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 48 MB
        



































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
