Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/vacla/Documents/xlovas00/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: First assert s_q = 1, s_q_bar = 0
Time: 40 ns  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/vacla/Documents/xlovas00/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: Second assert s_q = 0, s_q_bar = 1
Time: 70 ns  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/vacla/Documents/xlovas00/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd
Note: Stimulus process finished
Time: 80 ns  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/vacla/Documents/xlovas00/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd
