;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; IN1
IN1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
IN1__0__MASK EQU 0x80
IN1__0__PC EQU CYREG_PRT0_PC7
IN1__0__PORT EQU 0
IN1__0__SHIFT EQU 7
IN1__AG EQU CYREG_PRT0_AG
IN1__AMUX EQU CYREG_PRT0_AMUX
IN1__BIE EQU CYREG_PRT0_BIE
IN1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN1__BYP EQU CYREG_PRT0_BYP
IN1__CTL EQU CYREG_PRT0_CTL
IN1__DM0 EQU CYREG_PRT0_DM0
IN1__DM1 EQU CYREG_PRT0_DM1
IN1__DM2 EQU CYREG_PRT0_DM2
IN1__DR EQU CYREG_PRT0_DR
IN1__INP_DIS EQU CYREG_PRT0_INP_DIS
IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN1__LCD_EN EQU CYREG_PRT0_LCD_EN
IN1__MASK EQU 0x80
IN1__PORT EQU 0
IN1__PRT EQU CYREG_PRT0_PRT
IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN1__PS EQU CYREG_PRT0_PS
IN1__SHIFT EQU 7
IN1__SLW EQU CYREG_PRT0_SLW

; IN2
IN2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
IN2__0__MASK EQU 0x40
IN2__0__PC EQU CYREG_PRT0_PC6
IN2__0__PORT EQU 0
IN2__0__SHIFT EQU 6
IN2__AG EQU CYREG_PRT0_AG
IN2__AMUX EQU CYREG_PRT0_AMUX
IN2__BIE EQU CYREG_PRT0_BIE
IN2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN2__BYP EQU CYREG_PRT0_BYP
IN2__CTL EQU CYREG_PRT0_CTL
IN2__DM0 EQU CYREG_PRT0_DM0
IN2__DM1 EQU CYREG_PRT0_DM1
IN2__DM2 EQU CYREG_PRT0_DM2
IN2__DR EQU CYREG_PRT0_DR
IN2__INP_DIS EQU CYREG_PRT0_INP_DIS
IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN2__LCD_EN EQU CYREG_PRT0_LCD_EN
IN2__MASK EQU 0x40
IN2__PORT EQU 0
IN2__PRT EQU CYREG_PRT0_PRT
IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN2__PS EQU CYREG_PRT0_PS
IN2__SHIFT EQU 6
IN2__SLW EQU CYREG_PRT0_SLW

; IN3
IN3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
IN3__0__MASK EQU 0x20
IN3__0__PC EQU CYREG_PRT0_PC5
IN3__0__PORT EQU 0
IN3__0__SHIFT EQU 5
IN3__AG EQU CYREG_PRT0_AG
IN3__AMUX EQU CYREG_PRT0_AMUX
IN3__BIE EQU CYREG_PRT0_BIE
IN3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN3__BYP EQU CYREG_PRT0_BYP
IN3__CTL EQU CYREG_PRT0_CTL
IN3__DM0 EQU CYREG_PRT0_DM0
IN3__DM1 EQU CYREG_PRT0_DM1
IN3__DM2 EQU CYREG_PRT0_DM2
IN3__DR EQU CYREG_PRT0_DR
IN3__INP_DIS EQU CYREG_PRT0_INP_DIS
IN3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN3__LCD_EN EQU CYREG_PRT0_LCD_EN
IN3__MASK EQU 0x20
IN3__PORT EQU 0
IN3__PRT EQU CYREG_PRT0_PRT
IN3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN3__PS EQU CYREG_PRT0_PS
IN3__SHIFT EQU 5
IN3__SLW EQU CYREG_PRT0_SLW

; IN4
IN4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
IN4__0__MASK EQU 0x10
IN4__0__PC EQU CYREG_PRT0_PC4
IN4__0__PORT EQU 0
IN4__0__SHIFT EQU 4
IN4__AG EQU CYREG_PRT0_AG
IN4__AMUX EQU CYREG_PRT0_AMUX
IN4__BIE EQU CYREG_PRT0_BIE
IN4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN4__BYP EQU CYREG_PRT0_BYP
IN4__CTL EQU CYREG_PRT0_CTL
IN4__DM0 EQU CYREG_PRT0_DM0
IN4__DM1 EQU CYREG_PRT0_DM1
IN4__DM2 EQU CYREG_PRT0_DM2
IN4__DR EQU CYREG_PRT0_DR
IN4__INP_DIS EQU CYREG_PRT0_INP_DIS
IN4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN4__LCD_EN EQU CYREG_PRT0_LCD_EN
IN4__MASK EQU 0x10
IN4__PORT EQU 0
IN4__PRT EQU CYREG_PRT0_PRT
IN4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN4__PS EQU CYREG_PRT0_PS
IN4__SHIFT EQU 4
IN4__SLW EQU CYREG_PRT0_SLW

; PARO
PARO__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
PARO__0__MASK EQU 0x20
PARO__0__PC EQU CYREG_PRT12_PC5
PARO__0__PORT EQU 12
PARO__0__SHIFT EQU 5
PARO__AG EQU CYREG_PRT12_AG
PARO__BIE EQU CYREG_PRT12_BIE
PARO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PARO__BYP EQU CYREG_PRT12_BYP
PARO__DM0 EQU CYREG_PRT12_DM0
PARO__DM1 EQU CYREG_PRT12_DM1
PARO__DM2 EQU CYREG_PRT12_DM2
PARO__DR EQU CYREG_PRT12_DR
PARO__INP_DIS EQU CYREG_PRT12_INP_DIS
PARO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PARO__MASK EQU 0x20
PARO__PORT EQU 12
PARO__PRT EQU CYREG_PRT12_PRT
PARO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PARO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PARO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PARO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PARO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PARO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PARO__PS EQU CYREG_PRT12_PS
PARO__SHIFT EQU 5
PARO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PARO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PARO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PARO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PARO__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DERECHA
DERECHA__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
DERECHA__0__MASK EQU 0x08
DERECHA__0__PC EQU CYREG_PRT12_PC3
DERECHA__0__PORT EQU 12
DERECHA__0__SHIFT EQU 3
DERECHA__AG EQU CYREG_PRT12_AG
DERECHA__BIE EQU CYREG_PRT12_BIE
DERECHA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DERECHA__BYP EQU CYREG_PRT12_BYP
DERECHA__DM0 EQU CYREG_PRT12_DM0
DERECHA__DM1 EQU CYREG_PRT12_DM1
DERECHA__DM2 EQU CYREG_PRT12_DM2
DERECHA__DR EQU CYREG_PRT12_DR
DERECHA__INP_DIS EQU CYREG_PRT12_INP_DIS
DERECHA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DERECHA__MASK EQU 0x08
DERECHA__PORT EQU 12
DERECHA__PRT EQU CYREG_PRT12_PRT
DERECHA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DERECHA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DERECHA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DERECHA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DERECHA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DERECHA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DERECHA__PS EQU CYREG_PRT12_PS
DERECHA__SHIFT EQU 3
DERECHA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DERECHA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DERECHA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DERECHA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DERECHA__SLW EQU CYREG_PRT12_SLW

; IZQUIERDA
IZQUIERDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
IZQUIERDA__0__MASK EQU 0x10
IZQUIERDA__0__PC EQU CYREG_PRT12_PC4
IZQUIERDA__0__PORT EQU 12
IZQUIERDA__0__SHIFT EQU 4
IZQUIERDA__AG EQU CYREG_PRT12_AG
IZQUIERDA__BIE EQU CYREG_PRT12_BIE
IZQUIERDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IZQUIERDA__BYP EQU CYREG_PRT12_BYP
IZQUIERDA__DM0 EQU CYREG_PRT12_DM0
IZQUIERDA__DM1 EQU CYREG_PRT12_DM1
IZQUIERDA__DM2 EQU CYREG_PRT12_DM2
IZQUIERDA__DR EQU CYREG_PRT12_DR
IZQUIERDA__INP_DIS EQU CYREG_PRT12_INP_DIS
IZQUIERDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IZQUIERDA__MASK EQU 0x10
IZQUIERDA__PORT EQU 12
IZQUIERDA__PRT EQU CYREG_PRT12_PRT
IZQUIERDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IZQUIERDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IZQUIERDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IZQUIERDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IZQUIERDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IZQUIERDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IZQUIERDA__PS EQU CYREG_PRT12_PS
IZQUIERDA__SHIFT EQU 4
IZQUIERDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IZQUIERDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IZQUIERDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IZQUIERDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IZQUIERDA__SLW EQU CYREG_PRT12_SLW

; Led_indicadores
Led_indicadores_Sync_ctrl_reg__0__MASK EQU 0x01
Led_indicadores_Sync_ctrl_reg__0__POS EQU 0
Led_indicadores_Sync_ctrl_reg__1__MASK EQU 0x02
Led_indicadores_Sync_ctrl_reg__1__POS EQU 1
Led_indicadores_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Led_indicadores_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Led_indicadores_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Led_indicadores_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Led_indicadores_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Led_indicadores_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Led_indicadores_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Led_indicadores_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Led_indicadores_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Led_indicadores_Sync_ctrl_reg__2__MASK EQU 0x04
Led_indicadores_Sync_ctrl_reg__2__POS EQU 2
Led_indicadores_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Led_indicadores_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Led_indicadores_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Led_indicadores_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Led_indicadores_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Led_indicadores_Sync_ctrl_reg__MASK EQU 0x07
Led_indicadores_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Led_indicadores_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Led_indicadores_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; STEP_MOTOR_driver
STEP_MOTOR_driver_Sync_ctrl_reg__0__MASK EQU 0x01
STEP_MOTOR_driver_Sync_ctrl_reg__0__POS EQU 0
STEP_MOTOR_driver_Sync_ctrl_reg__1__MASK EQU 0x02
STEP_MOTOR_driver_Sync_ctrl_reg__1__POS EQU 1
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
STEP_MOTOR_driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
STEP_MOTOR_driver_Sync_ctrl_reg__2__MASK EQU 0x04
STEP_MOTOR_driver_Sync_ctrl_reg__2__POS EQU 2
STEP_MOTOR_driver_Sync_ctrl_reg__3__MASK EQU 0x08
STEP_MOTOR_driver_Sync_ctrl_reg__3__POS EQU 3
STEP_MOTOR_driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
STEP_MOTOR_driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
STEP_MOTOR_driver_Sync_ctrl_reg__MASK EQU 0x0F
STEP_MOTOR_driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
STEP_MOTOR_driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
STEP_MOTOR_driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
