{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570317864966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570317864975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 01:24:24 2019 " "Processing started: Sun Oct 06 01:24:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570317864975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317864975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo1 -c demo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo1 -c demo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317864975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570317866027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570317866027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1bit " "Found entity 1: FullAdder1bit" {  } { { "FullAdder1bit.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/FullAdder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570317882792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317882792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "ALU1bit.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/ALU1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570317882797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317882797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demo1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demo1 " "Found entity 1: demo1" {  } { { "demo1.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/demo1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570317882804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317882804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eu1bittest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eu1bittest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EU1bitTest " "Found entity 1: EU1bitTest" {  } { { "EU1bitTest.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570317882811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317882811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EU1bitTest " "Elaborating entity \"EU1bitTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570317882875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst4 " "Elaborating entity \"74139M\" for hierarchy \"74139M:inst4\"" {  } { { "EU1bitTest.bdf" "inst4" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 336 392 496 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317882953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst4 " "Elaborated megafunction instantiation \"74139M:inst4\"" {  } { { "EU1bitTest.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 336 392 496 432 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317882955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU1bit:ALU0 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU1bit:ALU0\"" {  } { { "EU1bitTest.bdf" "ALU0" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 72 456 552 200 "ALU0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317882957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 ALU1bit:ALU0\|MUX41:inst " "Elaborating entity \"MUX41\" for hierarchy \"ALU1bit:ALU0\|MUX41:inst\"" {  } { { "ALU1bit.bdf" "inst" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/ALU1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317883007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1bit:ALU0\|MUX41:inst " "Elaborated megafunction instantiation \"ALU1bit:ALU0\|MUX41:inst\"" {  } { { "ALU1bit.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/ALU1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317883010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1bit ALU1bit:ALU0\|FullAdder1bit:inst10 " "Elaborating entity \"FullAdder1bit\" for hierarchy \"ALU1bit:ALU0\|FullAdder1bit:inst10\"" {  } { { "ALU1bit.bdf" "inst10" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/ALU1bit.bdf" { { -16 368 464 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317883013 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "A0 A0~_emulated A0~1 " "Register \"A0\" is converted into an equivalent circuit using register \"A0~_emulated\" and latch \"A0~1\"" {  } { { "EU1bitTest.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 16 -32 32 96 "A0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570317883584 "|EU1bitTest|A0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "C0 C0~_emulated A0~1 " "Register \"C0\" is converted into an equivalent circuit using register \"C0~_emulated\" and latch \"A0~1\"" {  } { { "EU1bitTest.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 208 -16 48 288 "C0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570317883584 "|EU1bitTest|C0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "B0 B0~_emulated A0~1 " "Register \"B0\" is converted into an equivalent circuit using register \"B0~_emulated\" and latch \"A0~1\"" {  } { { "EU1bitTest.bdf" "" { Schematic "C:/Users/bahaaEldeen/Desktop/2nd Year/1st semster/Microprocessors Systems/quartosProjs/proj1Demo/EU1bitTest.bdf" { { 112 -16 48 192 "B0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570317883584 "|EU1bitTest|B0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1570317883584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570317883716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570317884266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570317884266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570317884357 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570317884357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570317884357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570317884357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570317884375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 01:24:44 2019 " "Processing ended: Sun Oct 06 01:24:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570317884375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570317884375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570317884375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570317884375 ""}
