INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:17:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 buffer15/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer2/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 1.501ns (17.922%)  route 6.874ns (82.078%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1455, unset)         0.508     0.508    buffer15/clk
    SLICE_X18Y127        FDRE                                         r  buffer15/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer15/outputValid_reg/Q
                         net (fo=12, routed)          0.462     1.224    buffer16/control/buffer15_outs_valid
    SLICE_X19Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.267 r  buffer16/control/n_ready_INST_0_i_4/O
                         net (fo=6, routed)           0.305     1.572    control_merge0/tehb/control/fullReg_reg_10
    SLICE_X19Y130        LUT5 (Prop_lut5_I0_O)        0.043     1.615 r  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.364     1.979    control_merge0/tehb/control/fullReg_reg_1
    SLICE_X18Y130        LUT5 (Prop_lut5_I0_O)        0.043     2.022 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=47, routed)          0.729     2.751    buffer9/control/p_1_in
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.043     2.794 r  buffer9/control/dataReg[8]_i_1__0/O
                         net (fo=2, routed)           0.237     3.031    buffer2/control/D[1]
    SLICE_X4Y134         LUT3 (Prop_lut3_I0_O)        0.054     3.085 r  buffer2/control/outs[8]_i_2/O
                         net (fo=5, routed)           0.736     3.821    cmpi0/buffer2_outs[8]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.131     3.952 r  cmpi0/Memory[0][0]_i_34/O
                         net (fo=1, routed)           0.408     4.360    cmpi0/Memory[0][0]_i_34_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.622 r  cmpi0/Memory_reg[0][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.622    cmpi0/Memory_reg[0][0]_i_13_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.671 r  cmpi0/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.671    cmpi0/Memory_reg[0][0]_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.720 f  cmpi0/Memory_reg[0][0]_i_2/CO[3]
                         net (fo=11, routed)          0.770     5.489    buffer8/fifo/result[0]
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.051     5.540 f  buffer8/fifo/i__i_9/O
                         net (fo=6, routed)           0.221     5.762    control_merge0/tehb/control/ctrlEnd_ready_reg
    SLICE_X17Y132        LUT6 (Prop_lut6_I0_O)        0.132     5.894 r  control_merge0/tehb/control/transmitValue_i_3__14/O
                         net (fo=10, routed)          0.426     6.319    control_merge2/tehb/control/transmitValue_reg_27
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.045     6.364 r  control_merge2/tehb/control/dataReg[6]_i_8/O
                         net (fo=21, routed)          0.245     6.609    control_merge2/tehb/control/transmitValue_reg_1
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.126     6.735 r  control_merge2/tehb/control/i__i_15/O
                         net (fo=6, routed)           0.483     7.218    fork5/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X15Y130        LUT6 (Prop_lut6_I2_O)        0.043     7.261 f  fork5/control/generateBlocks[0].regblock/i__i_11/O
                         net (fo=2, routed)           0.216     7.477    fork4/control/generateBlocks[2].regblock/Memory_reg[0][0]
    SLICE_X15Y131        LUT6 (Prop_lut6_I5_O)        0.043     7.520 r  fork4/control/generateBlocks[2].regblock/i__i_3/O
                         net (fo=4, routed)           0.337     7.857    fork4/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X17Y131        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  fork4/control/generateBlocks[2].regblock/fullReg_i_3__3/O
                         net (fo=2, routed)           0.298     8.198    fork4/control/generateBlocks[2].regblock/buffer2_outs_ready
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.047     8.245 r  fork4/control/generateBlocks[2].regblock/dataReg[31]_i_1__6/O
                         net (fo=32, routed)          0.638     8.883    buffer2/E[0]
    SLICE_X4Y137         FDRE                                         r  buffer2/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=1455, unset)         0.483    12.183    buffer2/clk
    SLICE_X4Y137         FDRE                                         r  buffer2/dataReg_reg[10]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X4Y137         FDRE (Setup_fdre_C_CE)      -0.278    11.869    buffer2/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  2.986    




