// The exact fp8-weight GEMM (kernels/fp8w_gemm, #87): the decoded weight
// tile is bitwise the dequant bridge's (bf16(e4m3 x scale), one rounding),
// the product agrees with a double reference over those bf16 weights to
// fp32-accumulation precision on ragged m / n / half-group k shapes, the
// bf16 output is the f32 output rounded once, the launch is deterministic,
// and an output stride wider than n leaves the padding untouched.
#include <cuda_runtime.h>

#include <algorithm>
#include <cmath>
#include <cstdint>
#include <cstdio>
#include <cstring>
#include <random>
#include <string>
#include <vector>

#include "common/cuda_check.hpp"
#include "common/dtypes.hpp"
#include "kernels/fp8_dequant.hpp"
#include "kernels/fp8w_gemm.hpp"

namespace {

void require(bool cond, const std::string& what) {
  if (!cond) {
    std::fprintf(stderr, "FAIL: %s\n", what.c_str());
    std::exit(1);
  }
}

template <typename T>
struct Dev {
  T* p = nullptr;
  size_t n = 0;
  explicit Dev(size_t count) : n(count) { DGPP_CUDA_OK(cudaMalloc(&p, std::max<size_t>(count, 1) * sizeof(T))); }
  ~Dev() { cudaFree(p); }
  Dev(const Dev&) = delete;
  Dev& operator=(const Dev&) = delete;
  void upload(const std::vector<T>& v) { DGPP_CUDA_OK(cudaMemcpy(p, v.data(), v.size() * sizeof(T), cudaMemcpyHostToDevice)); }
  std::vector<T> download() const {
    std::vector<T> v(n);
    DGPP_CUDA_OK(cudaMemcpy(v.data(), p, n * sizeof(T), cudaMemcpyDeviceToHost));
    return v;
  }
};

struct Shape {
  int m, n, k;
};

void run(const Shape& sh, std::mt19937& rng, dgpp::Fp8wScale form) {
  const int m = sh.m, n = sh.n, k = sh.k;
  const bool per_weight = form == dgpp::Fp8wScale::PerWeight;
  const int scale_rows = (n + 127) / 128, scale_cols = (k + 127) / 128;
  std::normal_distribution<float> normal(0.f, 1.f);
  std::uniform_real_distribution<float> uni(4.0e-4f, 6.0e-4f);
  // Activations: bf16 rows at a padded stride, a few rows scaled up.
  const size_t stride = static_cast<size_t>(k) + 8;
  std::vector<uint16_t> act(static_cast<size_t>(m) * stride, 0);
  for (int r = 0; r < m; ++r) {
    const float rs = (r % 7 == 0) ? 8.f : 1.f;
    for (int c = 0; c < k; ++c) act[r * stride + c] = dgpp::float_to_bf16_bits(normal(rng) * rs);
  }
  // Weights: random e4m3 codes (no NaN) under random block scales.
  std::vector<uint8_t> w(static_cast<size_t>(n) * k);
  std::uniform_int_distribution<int> code(0, 255);
  for (auto& b : w) {
    int c = code(rng);
    if ((c & 0x7F) == 0x7F) c &= 0x7E;
    b = static_cast<uint8_t>(c);
  }
  std::vector<float> ws(static_cast<size_t>(scale_rows) * scale_cols);
  for (auto& s : ws) s = uni(rng);
  // The bridge's weights: bf16(decode(code) x scale), one rounding.
  std::vector<uint16_t> w16(w.size());
  for (int r = 0; r < n; ++r)
    for (int c = 0; c < k; ++c)
      w16[static_cast<size_t>(r) * k + c] = dgpp::float_to_bf16_bits(
          dgpp::fp8_e4m3_bits_to_float(w[static_cast<size_t>(r) * k + c]) * ws[(r / 128) * scale_cols + c / 128]);
  Dev<uint16_t> d_act(act.size());
  Dev<uint8_t> d_w(w.size());
  Dev<float> d_ws(ws.size());
  Dev<uint16_t> d_w16(w16.size());
  d_act.upload(act);
  d_w.upload(w);
  d_ws.upload(ws);
  // The device dequant (the bridge kernel) agrees with the host decode.
  dgpp::launch_fp8_dequant_blocks(d_w.p, d_ws.p, d_w16.p, n, k, nullptr);
  DGPP_CUDA_OK(cudaDeviceSynchronize());
  require(d_w16.download() == w16, "the bridge's dequant is not the host decode");
  // The reference in double: the per-weight form over the bridge's bf16
  // weights, the per-group form over the exact code values with the
  // block scale applied per 128-wide k group.
  std::vector<double> ref(static_cast<size_t>(m) * n);
  for (int r = 0; r < m; ++r)
    for (int c = 0; c < n; ++c) {
      double acc = 0.0;
      const uint16_t* xa = &act[r * stride];
      if (per_weight) {
        const uint16_t* wb = &w16[static_cast<size_t>(c) * k];
        for (int i = 0; i < k; ++i)
          acc += static_cast<double>(dgpp::bf16_bits_to_float(xa[i])) * static_cast<double>(dgpp::bf16_bits_to_float(wb[i]));
      } else {
        const uint8_t* wb = &w[static_cast<size_t>(c) * k];
        for (int g = 0; g < scale_cols; ++g) {
          double part = 0.0;
          for (int i = g * 128; i < std::min(k, (g + 1) * 128); ++i)
            part += static_cast<double>(dgpp::bf16_bits_to_float(xa[i])) * static_cast<double>(dgpp::fp8_e4m3_bits_to_float(wb[i]));
          acc += part * static_cast<double>(ws[(c / 128) * scale_cols + g]);
        }
      }
      ref[static_cast<size_t>(r) * n + c] = acc;
    }
  const size_t out_stride = static_cast<size_t>(n) + 16;
  Dev<float> d_f32(static_cast<size_t>(m) * out_stride);
  Dev<uint16_t> d_bf16(static_cast<size_t>(m) * out_stride);
  std::vector<float> sentinel(d_f32.n, -12345.f);
  std::vector<uint16_t> sentinel16(d_bf16.n, 0xBEEF);
  d_f32.upload(sentinel);
  d_bf16.upload(sentinel16);
  dgpp::launch_fp8w_gemm_f32(d_act.p, stride, d_w.p, d_ws.p, d_f32.p, m, n, k, form, nullptr, out_stride);
  dgpp::launch_fp8w_gemm_bf16(d_act.p, stride, d_w.p, d_ws.p, d_bf16.p, m, n, k, form, nullptr, out_stride);
  DGPP_CUDA_OK(cudaDeviceSynchronize());
  const auto f32 = d_f32.download();
  const auto b16 = d_bf16.download();
  double rms = 0.0;
  for (double v : ref) rms += v * v;
  rms = std::sqrt(rms / static_cast<double>(ref.size()));
  double worst = 0.0;
  for (int r = 0; r < m; ++r) {
    for (int c = 0; c < n; ++c) {
      const double got = f32[r * out_stride + c], want = ref[static_cast<size_t>(r) * n + c];
      const double err = std::fabs(got - want) / (std::fabs(want) + rms);
      worst = std::max(worst, err);
      require(b16[r * out_stride + c] == dgpp::float_to_bf16_bits(f32[r * out_stride + c]),
              "the bf16 output is not the f32 output rounded once");
    }
    for (size_t c = n; c < out_stride; ++c) {
      require(f32[r * out_stride + c] == -12345.f && b16[r * out_stride + c] == 0xBEEF,
              "the output padding was written");
    }
  }
  // Deterministic across launches.
  dgpp::launch_fp8w_gemm_f32(d_act.p, stride, d_w.p, d_ws.p, d_f32.p, m, n, k, form, nullptr, out_stride);
  DGPP_CUDA_OK(cudaDeviceSynchronize());
  require(d_f32.download() == f32, "the launch is not deterministic");
  std::printf("%-10s m=%d n=%d k=%d: worst relative error %.2e (of |ref| + rms %.3g)\n",
              per_weight ? "per-weight" : "per-group", m, n, k, worst, rms);
  // fp32 accumulation over k terms: the error grows with sqrt(k).
  require(worst < 1.5e-6 * std::sqrt(static_cast<double>(k)),
          "the product disagrees with the double reference beyond fp32 accumulation");
}

}  // namespace

int main() {
  int devices = 0;
  if (cudaGetDeviceCount(&devices) != cudaSuccess || devices == 0) {
    std::printf("no CUDA device: skipped\n");
    return 0;
  }
  std::mt19937 rng(87);
  // Ragged m (a 128-tile plus a tail), ragged n (two scale rows, the second
  // partial), k with a half scale group (192 = 3 x 64, two scale columns),
  // and a 27B-like k on several m-tile groups.
  const Shape shapes[] = {{300, 200, 192}, {137, 384, 128}, {1100, 256, 2048}, {33, 1024, 5120}};
  for (const Shape& sh : shapes) {
    run(sh, rng, dgpp::Fp8wScale::PerWeight);
    run(sh, rng, dgpp::Fp8wScale::PerGroup);
  }
  std::printf("fp8w_gemm_test: OK\n");
  return 0;
}
