Fitter report for vga_char
Wed Jul 06 22:25:50 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jul 06 22:25:50 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; vga_char                                    ;
; Top-level Entity Name              ; vga_char                                    ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX15BF14C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 856 / 14,400 ( 6 % )                        ;
;     Total combinational functions  ; 856 / 14,400 ( 6 % )                        ;
;     Dedicated logic registers      ; 21 / 14,400 ( < 1 % )                       ;
; Total registers                    ; 21                                          ;
; Total pins                         ; 20 / 81 ( 25 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                               ;
; Total PLLs                         ; 1 / 3 ( 33 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  12.5%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; rgb[0]    ; Incomplete set of assignments ;
; rgb[1]    ; Incomplete set of assignments ;
; rgb[2]    ; Incomplete set of assignments ;
; rgb[3]    ; Incomplete set of assignments ;
; rgb[4]    ; Incomplete set of assignments ;
; rgb[5]    ; Incomplete set of assignments ;
; rgb[6]    ; Incomplete set of assignments ;
; rgb[7]    ; Incomplete set of assignments ;
; rgb[8]    ; Incomplete set of assignments ;
; rgb[9]    ; Incomplete set of assignments ;
; rgb[10]   ; Incomplete set of assignments ;
; rgb[11]   ; Incomplete set of assignments ;
; rgb[12]   ; Incomplete set of assignments ;
; rgb[13]   ; Incomplete set of assignments ;
; rgb[14]   ; Incomplete set of assignments ;
; rgb[15]   ; Incomplete set of assignments ;
; hsync     ; Incomplete set of assignments ;
; vsync     ; Incomplete set of assignments ;
; sys_rst_n ; Incomplete set of assignments ;
; sys_clk   ; Incomplete set of assignments ;
+-----------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 931 ) ; 0.00 % ( 0 / 931 )         ; 0.00 % ( 0 / 931 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 931 ) ; 0.00 % ( 0 / 931 )         ; 0.00 % ( 0 / 931 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 919 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/code/workspace_FPGA/vga_char/prj/output_files/vga_char.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 856 / 14,400 ( 6 % )  ;
;     -- Combinational with no register       ; 835                   ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 21                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 724                   ;
;     -- 3 input functions                    ; 76                    ;
;     -- <=2 input functions                  ; 56                    ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 820                   ;
;     -- arithmetic mode                      ; 36                    ;
;                                             ;                       ;
; Total registers*                            ; 21 / 14,733 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 21 / 14,400 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 57 / 900 ( 6 % )      ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 20 / 81 ( 25 % )      ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )        ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )        ;
;                                             ;                       ;
; Global signals                              ; 2                     ;
; M9Ks                                        ; 0 / 60 ( 0 % )        ;
; Total block memory bits                     ; 0 / 552,960 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 552,960 ( 0 % )   ;
; PLLs                                        ; 1 / 3 ( 33 % )        ;
; Global clocks                               ; 2 / 20 ( 10 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )         ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )         ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )         ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 1% / 0% / 1%          ;
; Peak interconnect usage (total/H/V)         ; 6% / 5% / 7%          ;
; Maximum fan-out                             ; 249                   ;
; Highest non-global fan-out                  ; 249                   ;
; Total fan-out                               ; 3336                  ;
; Average fan-out                             ; 3.59                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 856 / 14400 ( 6 % )  ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 835                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 21                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 724                  ; 0                              ;
;     -- 3 input functions                    ; 76                   ; 0                              ;
;     -- <=2 input functions                  ; 56                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 820                  ; 0                              ;
;     -- arithmetic mode                      ; 36                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 21                   ; 0                              ;
;     -- Dedicated logic registers            ; 21 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 57 / 900 ( 6 % )     ; 0 / 900 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 20                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                    ; 0                              ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 3 ( 0 % )        ; 1 / 3 ( 33 % )                 ;
; Clock control block                         ; 1 / 23 ( 4 % )       ; 1 / 23 ( 4 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 22                   ; 2                              ;
;     -- Registered Input Connections         ; 21                   ; 0                              ;
;     -- Output Connections                   ; 2                    ; 22                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 3329                 ; 31                             ;
;     -- Registered Connections               ; 119                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 24                             ;
;     -- hard_block:auto_generated_inst       ; 24                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 2                              ;
;     -- Output Ports                         ; 18                   ; 2                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; sys_clk   ; N7    ; 4        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; sys_rst_n ; M4    ; 3        ; 8            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hsync   ; N9    ; 4        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[0]  ; N10   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[10] ; A13   ; 7        ; 26           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[11] ; J13   ; 5        ; 33           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[12] ; D11   ; 6        ; 33           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[13] ; F11   ; 6        ; 33           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[14] ; A12   ; 7        ; 20           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[15] ; B10   ; 7        ; 24           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[1]  ; A6    ; 8        ; 10           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[2]  ; M6    ; 3        ; 12           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[3]  ; L11   ; 4        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[4]  ; M11   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[5]  ; M13   ; 5        ; 33           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[6]  ; D13   ; 7        ; 29           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[7]  ; A11   ; 7        ; 20           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[8]  ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rgb[9]  ; B13   ; 7        ; 26           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vsync   ; K8    ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                            ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2                 ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1                 ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0                 ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE             ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS               ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; M6       ; DIFFIO_B2p, INIT_DONE ; Use as regular IO        ; rgb[2]           ; Dual Purpose Pin          ;
; A6       ; CLKUSR                ; Use as regular IO        ; rgb[1]           ; Dual Purpose Pin          ;
; A5       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG               ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                   ; -                        ; -                ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 3 / 8 ( 38 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 4        ; 6 / 14 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 6 / 14 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 2 / 5 ( 40 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; rgb[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 88         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; rgb[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; rgb[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 73         ; 7        ; rgb[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; rgb[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; rgb[9]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; rgb[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; rgb[12]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; rgb[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 61         ; 6        ; rgb[13]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 30         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; rgb[11]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; vsync                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; rgb[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; sys_rst_n                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; rgb[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; rgb[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; rgb[5]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; sys_clk                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 34         ; 4        ; hsync                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 39         ; 4        ; rgb[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_gen_inst|altpll_component|auto_generated|pll1                               ;
; PLL type                      ; MPLL                                                                            ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; DPA multiply                  ; --                                                                              ;
; DPA divide                    ; --                                                                              ;
; DPA divider counter value     ; 1                                                                               ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; sys_clk                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                  ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------+--------------+
; |vga_char                                ; 856 (1)     ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 20   ; 0            ; 835 (1)      ; 0 (0)             ; 21 (0)           ; |vga_char                                                                            ; work         ;
;    |clk_gen:clk_gen_inst|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|clk_gen:clk_gen_inst                                                       ; work         ;
;       |altpll:altpll_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|clk_gen:clk_gen_inst|altpll:altpll_component                               ; work         ;
;          |clk_gen_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated ; work         ;
;    |vga_ctrl:vga_ctrl_inst|              ; 72 (72)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 20 (20)          ; |vga_char|vga_ctrl:vga_ctrl_inst                                                     ; work         ;
;    |vga_pic:vga_pic_inst|                ; 783 (783)   ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 782 (782)    ; 0 (0)             ; 1 (1)            ; |vga_char|vga_pic:vga_pic_inst                                                       ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; rgb[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                       ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; sys_rst_n                                                                              ;                   ;         ;
;      - rst_n                                                                           ; 1                 ; 6       ;
;      - clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ; 1                 ; 6       ;
; sys_clk                                                                                ;                   ;         ;
+----------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location        ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1           ; 21      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; rst_n                                                                                       ; LCCOMB_X1_Y2_N0 ; 21      ; Async. clear ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk                                                                                     ; PIN_N7          ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                   ; PIN_M4          ; 2       ; Async. clear ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1           ; 21      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; rst_n                                                                                       ; LCCOMB_X1_Y2_N0 ; 21      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                       ;
+---------------------------------------------------------------------------------------------+---------+
; Name                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------+---------+
; vga_pic:vga_pic_inst|Mux34~0                                                                ; 249     ;
; vga_pic:vga_pic_inst|char_x[2]~5                                                            ; 230     ;
; vga_pic:vga_pic_inst|char_x[0]~6                                                            ; 224     ;
; vga_pic:vga_pic_inst|char_x[6]~3                                                            ; 204     ;
; vga_pic:vga_pic_inst|Mux19~0                                                                ; 196     ;
; vga_pic:vga_pic_inst|Mux41~2                                                                ; 187     ;
; vga_pic:vga_pic_inst|char_x[4]~0                                                            ; 184     ;
; vga_pic:vga_pic_inst|char_x[3]~1                                                            ; 179     ;
; vga_pic:vga_pic_inst|char_x[3]~4                                                            ; 45      ;
; vga_ctrl:vga_ctrl_inst|Add2~2                                                               ; 44      ;
; vga_ctrl:vga_ctrl_inst|Add2~4                                                               ; 37      ;
; vga_pic:vga_pic_inst|char_y~11                                                              ; 35      ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~2                                                       ; 28      ;
; vga_ctrl:vga_ctrl_inst|Add2~6                                                               ; 26      ;
; vga_ctrl:vga_ctrl_inst|Add2~0                                                               ; 23      ;
; vga_pic:vga_pic_inst|char_y~8                                                               ; 21      ;
; vga_pic:vga_pic_inst|char_y~7                                                               ; 21      ;
; vga_ctrl:vga_ctrl_inst|Add2~10                                                              ; 21      ;
; vga_ctrl:vga_ctrl_inst|Add2~8                                                               ; 17      ;
; vga_pic:vga_pic_inst|char_y[3]~13                                                           ; 16      ;
; vga_pic:vga_pic_inst|char_y[0]~12                                                           ; 16      ;
; vga_pic:vga_pic_inst|Add0~0                                                                 ; 15      ;
; vga_pic:vga_pic_inst|char_y[2]~9                                                            ; 15      ;
; vga_ctrl:vga_ctrl_inst|Equal0~2                                                             ; 14      ;
; vga_ctrl:vga_ctrl_inst|Add2~12                                                              ; 13      ;
; vga_pic:vga_pic_inst|char_y[1]~14                                                           ; 11      ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]~0                                                           ; 10      ;
; vga_pic:vga_pic_inst|Mux60~0                                                                ; 9       ;
; vga_ctrl:vga_ctrl_inst|rgb[6]~1                                                             ; 9       ;
; vga_pic:vga_pic_inst|Mux52~1                                                                ; 8       ;
; vga_pic:vga_pic_inst|Mux13~0                                                                ; 8       ;
; vga_pic:vga_pic_inst|Mux12~13                                                               ; 7       ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~0                                                       ; 7       ;
; vga_pic:vga_pic_inst|Mux29~11                                                               ; 6       ;
; vga_pic:vga_pic_inst|Mux49~1                                                                ; 6       ;
; vga_pic:vga_pic_inst|Mux18~0                                                                ; 6       ;
; vga_pic:vga_pic_inst|Mux12~4                                                                ; 6       ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~1                                                       ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                             ; 6       ;
; vga_ctrl:vga_ctrl_inst|Add2~14                                                              ; 6       ;
; vga_pic:vga_pic_inst|Mux34~1                                                                ; 5       ;
; vga_pic:vga_pic_inst|Mux24~3                                                                ; 5       ;
; vga_pic:vga_pic_inst|Mux22~12                                                               ; 5       ;
; vga_pic:vga_pic_inst|Mux39~2                                                                ; 5       ;
; vga_pic:vga_pic_inst|Mux12~0                                                                ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                             ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                             ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                             ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                             ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                             ; 5       ;
; vga_pic:vga_pic_inst|Mux34~2                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux41~5                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux36~0                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux56~2                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux53~4                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux52~5                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux52~3                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux57~0                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux53~2                                                                ; 4       ;
; vga_pic:vga_pic_inst|Mux22~4                                                                ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                             ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                             ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                             ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add2~16                                                              ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~14                                                              ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~8                                                               ; 4       ;
; vga_pic:vga_pic_inst|Mux38~2                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux57~6                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux41~6                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux56~1                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux31~13                                                               ; 3       ;
; vga_pic:vga_pic_inst|Mux52~4                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux33~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux44~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux31~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux46~1                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux55~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|char_y[4]~15                                                           ; 3       ;
; vga_pic:vga_pic_inst|Mux46~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|Mux49~0                                                                ; 3       ;
; vga_pic:vga_pic_inst|char_y[5]~4                                                            ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                             ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                             ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                             ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                             ; 3       ;
; vga_ctrl:vga_ctrl_inst|Add2~18                                                              ; 3       ;
; vga_ctrl:vga_ctrl_inst|Add3~18                                                              ; 3       ;
; vga_ctrl:vga_ctrl_inst|Add3~16                                                              ; 3       ;
; vga_ctrl:vga_ctrl_inst|Add3~10                                                              ; 3       ;
; sys_rst_n~input                                                                             ; 2       ;
; vga_pic:vga_pic_inst|Mux39~5                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux39~4                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux34~16                                                               ; 2       ;
; vga_pic:vga_pic_inst|Mux47~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux39~3                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux37~5                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux41~8                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux50~2                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux48~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux38~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux60~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux58~12                                                               ; 2       ;
; vga_pic:vga_pic_inst|Mux59~2                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux58~3                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux57~8                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux41~7                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux41~4                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux54~4                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux43~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux35~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux32~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux35~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux24~7                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux23~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux41~3                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux27~3                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux17~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux17~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux15~12                                                               ; 2       ;
; vga_pic:vga_pic_inst|Mux25~5                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux27~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux28~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux39~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux30~6                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux38~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux22~9                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux15~3                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux29~2                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux27~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux14~10                                                               ; 2       ;
; vga_pic:vga_pic_inst|Mux13~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux39~0                                                                ; 2       ;
; vga_pic:vga_pic_inst|Mux41~1                                                                ; 2       ;
; vga_pic:vga_pic_inst|char_y~6                                                               ; 2       ;
; vga_pic:vga_pic_inst|char_y~1                                                               ; 2       ;
; vga_pic:vga_pic_inst|char_y~0                                                               ; 2       ;
; vga_ctrl:vga_ctrl_inst|Equal0~0                                                             ; 2       ;
; vga_ctrl:vga_ctrl_inst|always1~0                                                            ; 2       ;
; vga_ctrl:vga_ctrl_inst|LessThan2~2                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~12                                                              ; 2       ;
; sys_clk~input                                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~19                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~18                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_h~2                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_h~1                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_h~0                                                              ; 1       ;
; vga_pic:vga_pic_inst|always1~5                                                              ; 1       ;
; vga_pic:vga_pic_inst|always1~4                                                              ; 1       ;
; vga_pic:vga_pic_inst|always1~3                                                              ; 1       ;
; vga_pic:vga_pic_inst|Mux64~54                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~20                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux32~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux32~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~53                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux44~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux44~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux44~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux44~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux44~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux40~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux40~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux36~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux36~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~52                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~51                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux35~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux35~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~50                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux47~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux47~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux47~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux47~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux47~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux39~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux39~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux39~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux39~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux39~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux43~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux43~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux43~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux43~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux43~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux43~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~49                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~19                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux34~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux34~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~48                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux46~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux46~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux46~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux46~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux46~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux42~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux42~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux42~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux42~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~19                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux38~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~20                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux38~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~47                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux33~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux33~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~46                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux45~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux45~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux45~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux45~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux45~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux45~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux37~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux37~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux37~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux37~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux37~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux41~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux41~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~45                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~44                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux48~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux48~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux48~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~43                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux51~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux51~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux51~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux51~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux50~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux50~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux51~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux50~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux49~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux49~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux49~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux49~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux49~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux49~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~42                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~41                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~40                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~39                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~38                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~37                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~36                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~35                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~34                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~33                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~32                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~31                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~30                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~29                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux56~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux56~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~28                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~19                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux59~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux59~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux58~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux58~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux57~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux57~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~27                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux52~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux52~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux52~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux52~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux52~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux52~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux52~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~26                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux55~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux53~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux53~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux55~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux54~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux52~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|always1~2                                                              ; 1       ;
; vga_pic:vga_pic_inst|Mux64~25                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~24                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux16~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux16~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~23                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux28~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux28~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux24~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux24~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux24~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux24~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux20~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux20~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux20~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~22                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~21                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux19~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux19~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux19~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux19~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~20                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux31~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux31~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux23~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux23~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux23~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux27~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux56~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux27~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~19                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux17~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux17~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~18                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux29~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux29~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux21~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux21~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux21~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux25~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux25~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux25~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux25~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux25~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~17                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux18~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux18~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux18~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux18~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux18~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~16                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux30~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux30~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux26~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux26~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux26~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux26~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux22~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux22~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux22~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|always1~1                                                              ; 1       ;
; vga_pic:vga_pic_inst|always1~0                                                              ; 1       ;
; vga_pic:vga_pic_inst|LessThan4~1                                                            ; 1       ;
; vga_pic:vga_pic_inst|LessThan4~0                                                            ; 1       ;
; vga_pic:vga_pic_inst|Mux64~15                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux12~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux12~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux12~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux12~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux12~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux15~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux15~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux15~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux15~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux13~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux13~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux13~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux19~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux13~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~14                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux14~13                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux14~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux14~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux52~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux14~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~12                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~11                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux11~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux11~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~10                                                               ; 1       ;
; vga_pic:vga_pic_inst|Mux64~9                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~8                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~7                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~6                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux11~5                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux11~4                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~3                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux41~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~2                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~1                                                                ; 1       ;
; vga_pic:vga_pic_inst|Mux64~0                                                                ; 1       ;
; vga_pic:vga_pic_inst|char_x[6]~2                                                            ; 1       ;
; vga_pic:vga_pic_inst|char_y~10                                                              ; 1       ;
; vga_pic:vga_pic_inst|char_y~5                                                               ; 1       ;
; vga_pic:vga_pic_inst|char_y[5]~3                                                            ; 1       ;
; vga_pic:vga_pic_inst|char_y[5]~2                                                            ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan4~1                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[5]~10                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]~9                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[6]~8                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[7]~7                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]~6                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[4]~5                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[2]~4                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[3]~3                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[0]~2                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[1]~1                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|always1~1                                                            ; 1       ;
; vga_ctrl:vga_ctrl_inst|Equal0~1                                                             ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan7~0                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan6~1                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan6~0                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|rgb[6]~0                                                             ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan4~0                                                          ; 1       ;
; vga_pic:vga_pic_inst|pix_data[15]                                                           ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan2~1                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|LessThan2~0                                                          ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~18                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~17                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~16                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~15                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~14                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~13                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~12                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~11                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~10                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~9                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~8                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~7                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~6                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~5                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~4                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~3                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~2                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~1                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add0~0                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~17                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~15                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~13                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~11                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~9                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~7                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~5                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~3                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add2~1                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~17                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~15                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~13                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~11                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~9                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~7                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~6                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~5                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~4                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~3                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~2                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~1                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add3~0                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~18                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~17                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~16                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~15                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~14                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~13                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~12                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~11                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~10                                                              ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~9                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~8                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~7                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~6                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~5                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~4                                                               ; 1       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_fbout  ; 1       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~3                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~2                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~1                                                               ; 1       ;
; vga_ctrl:vga_ctrl_inst|Add1~0                                                               ; 1       ;
+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 949 / 42,960 ( 2 % )   ;
; C16 interconnects                 ; 5 / 1,518 ( < 1 % )    ;
; C4 interconnects                  ; 354 / 26,928 ( 1 % )   ;
; Direct links                      ; 122 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 595 / 14,400 ( 4 % )   ;
; R24 interconnects                 ; 2 / 1,710 ( < 1 % )    ;
; R4 interconnects                  ; 345 / 37,740 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 15.02) ; Number of LABs  (Total = 57) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 5                            ;
; 16                                          ; 48                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.18) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.39) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 5                            ;
; 16                                           ; 43                           ;
; 17                                           ; 2                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.18) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 8                            ;
; 3                                               ; 11                           ;
; 4                                               ; 7                            ;
; 5                                               ; 7                            ;
; 6                                               ; 5                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 4                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.93) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 7                            ;
; 12                                           ; 5                            ;
; 13                                           ; 4                            ;
; 14                                           ; 6                            ;
; 15                                           ; 7                            ;
; 16                                           ; 4                            ;
; 17                                           ; 3                            ;
; 18                                           ; 0                            ;
; 19                                           ; 3                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ; 20        ; 20        ; 0            ; 18           ; 0            ; 0            ; 2            ; 0            ; 18           ; 2            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ; 0         ; 0         ; 20           ; 2            ; 20           ; 20           ; 18           ; 20           ; 2            ; 18           ; 20           ; 20           ; 20           ; 2            ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rgb[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CGX15BF14C6 for design vga_char
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 20 pins of 20 total pins
    Info (169086): Pin rgb[0] not assigned to an exact location on the device
    Info (169086): Pin rgb[1] not assigned to an exact location on the device
    Info (169086): Pin rgb[2] not assigned to an exact location on the device
    Info (169086): Pin rgb[3] not assigned to an exact location on the device
    Info (169086): Pin rgb[4] not assigned to an exact location on the device
    Info (169086): Pin rgb[5] not assigned to an exact location on the device
    Info (169086): Pin rgb[6] not assigned to an exact location on the device
    Info (169086): Pin rgb[7] not assigned to an exact location on the device
    Info (169086): Pin rgb[8] not assigned to an exact location on the device
    Info (169086): Pin rgb[9] not assigned to an exact location on the device
    Info (169086): Pin rgb[10] not assigned to an exact location on the device
    Info (169086): Pin rgb[11] not assigned to an exact location on the device
    Info (169086): Pin rgb[12] not assigned to an exact location on the device
    Info (169086): Pin rgb[13] not assigned to an exact location on the device
    Info (169086): Pin rgb[14] not assigned to an exact location on the device
    Info (169086): Pin rgb[15] not assigned to an exact location on the device
    Info (169086): Pin hsync not assigned to an exact location on the device
    Info (169086): Pin vsync not assigned to an exact location on the device
    Info (169086): Pin sys_rst_n not assigned to an exact location on the device
    Info (169086): Pin sys_clk not assigned to an exact location on the device
Info (15535): Implemented PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as MPLL PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node rst_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 1 input, 18 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/code/workspace_FPGA/vga_char/prj/output_files/vga_char.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5475 megabytes
    Info: Processing ended: Wed Jul 06 22:25:50 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/code/workspace_FPGA/vga_char/prj/output_files/vga_char.fit.smsg.


