`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
module boot_addr_mngr (
  input  logic        clk_i,         
  input  logic        rst_ni,        
  input  logic        por_ni,        
  input  logic        prog_done_i,   
  input  logic        boot_sel_i,    

`line 14 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
  output logic [31:0] boot_addr_o,
  output logic [31:0] boot_reg_val_o
);

`line 18 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
  logic [31:0] boot_addr_d,    boot_addr_q;
  logic [31:0] boot_reg_val_d, boot_reg_val_q;

`line 21 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
  always_ff @(posedge clk_i or negedge por_ni) begin
    if (!por_ni) begin
      boot_addr_q    <= 32'h6000_0000;
      boot_reg_val_q <= 32'h4252_4F4D;  
    end else begin
      boot_addr_q    <= boot_addr_d;
      boot_reg_val_q <= boot_reg_val_d;
    end
  end

`line 31 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
  always_comb begin
    if (prog_done_i) begin
      if (boot_sel_i) begin  
        boot_addr_d    = 32'h8000_0008;
        boot_reg_val_d = 32'h5153_5049;
      end else begin         
        boot_addr_d    = 32'h1000_0000;
        boot_reg_val_d = 32'h4943_434D;
      end
    end else begin           
      boot_addr_d    = 32'h6000_0000;
      boot_reg_val_d = 32'h4252_4F4D;
    end
  end

`line 46 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
  assign boot_addr_o = boot_addr_q;
  assign boot_reg_val_o = boot_reg_val_q;

`line 49 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 0
endmodule : boot_addr_mngr

`line 51 "../src/merl_azadi-II_azadi_boot_addr_mngr_1.0/rtl/boot_addr_mngr.sv" 2
