module ALU(input [7:0] A, B, input [2:0] op, output [7:0] result);
    // This module represents an Arithmetic Logic Unit (ALU) in a computer system
    // It takes in two 8-bit inputs (A and B), a 3-bit operation code (op)
    // and outputs an 8-bit result based on the specified operation
    // op code 000: Addition, 001: Subtraction, 010: Multiplication, 011: Division
    // 100: Bitwise AND, 101: Bitwise OR, 110: Bitwise XOR, 111: Bitwise NOT
    
    reg [7:0] temp_result; // register to store temporary result
    
    always @ (A,B,op) begin // always block to perform operation based on op code
        case (op)
            3'b000 : temp_result = A + B; // addition
            3'b001 : temp_result = A - B; // subtraction
            3'b010 : temp_result = A * B; // multiplication
            3'b011 : temp_result = A / B; // division
            3'b100 : temp_result = A & B; // bitwise AND
            3'b101 : temp_result = A | B; // bitwise OR
            3'b110 : temp_result = A ^ B; // bitwise XOR
            3'b111 : temp_result = ~A; // bitwise NOT
        endcase
    end
    
    assign result = temp_result; // assign temporary result to output
    
endmodule