module datapath(input logic Clk, Reset, 
					 input logic LD_REG, LD_PC, LD_MDR, LD_MAR, LD_IR, LD_BEN, LD_CC, LD_LED,
					 input logic GatePC, GateMDR, GateALU, GateMARMUX,
					 input logic [1:0] ALUK, PCMUX, ADDR2MUX,
					 input logic DRMUX, SR1MUX, SR2MUX, ADDR1MUX,
					 input logic MIO_EN,
					 input logic [15:0] MDR_In,
					 output logic BEN,
					 output logic [9:0] LED,
					 output logic [15:0] IR, PC, MAR, MDR,
					 );

					 
					 
					 endmodule
