-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEPBCHGeneratorRFSoC2x2\LTE_GENER_ip_dut.vhd
-- Created: 2022-05-23 17:12:12
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_GENER_ip_dut
-- Source Path: LTE_GENER_ip/LTE_GENER_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_GENER_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        txready_I                         :   IN    std_logic;  -- ufix1
        txready_Q                         :   IN    std_logic;  -- ufix1
        testSelect_In                     :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        ce_out                            :   OUT   std_logic;  -- ufix1
        txDataOutI                        :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
        txDataOutQ                        :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
        txValidOutI                       :   OUT   std_logic;  -- ufix1
        txValidOutQ                       :   OUT   std_logic  -- ufix1
        );
END LTE_GENER_ip_dut;


ARCHITECTURE rtl OF LTE_GENER_ip_dut IS

  -- Component Declarations
  COMPONENT LTE_GENER_ip_src_LTE_GENERATOR
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          txready_I                       :   IN    std_logic;  -- ufix1
          txready_Q                       :   IN    std_logic;  -- ufix1
          testSelect_In                   :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          ce_out                          :   OUT   std_logic;  -- ufix1
          txDataOutI                      :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
          txDataOutQ                      :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
          txValidOutI                     :   OUT   std_logic;  -- ufix1
          txValidOutQ                     :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_GENER_ip_src_LTE_GENERATOR
    USE ENTITY work.LTE_GENER_ip_src_LTE_GENERATOR(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL txready_I_sig                    : std_logic;  -- ufix1
  SIGNAL txready_Q_sig                    : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL txDataOutI_sig                   : std_logic_vector(127 DOWNTO 0);  -- ufix128
  SIGNAL txDataOutQ_sig                   : std_logic_vector(127 DOWNTO 0);  -- ufix128
  SIGNAL txValidOutI_sig                  : std_logic;  -- ufix1
  SIGNAL txValidOutQ_sig                  : std_logic;  -- ufix1

BEGIN
  u_LTE_GENER_ip_src_LTE_GENERATOR : LTE_GENER_ip_src_LTE_GENERATOR
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              txready_I => txready_I_sig,  -- ufix1
              txready_Q => txready_Q_sig,  -- ufix1
              testSelect_In => testSelect_In,  -- sfix32
              ce_out => ce_out_sig,  -- ufix1
              txDataOutI => txDataOutI_sig,  -- ufix128
              txDataOutQ => txDataOutQ_sig,  -- ufix128
              txValidOutI => txValidOutI_sig,  -- ufix1
              txValidOutQ => txValidOutQ_sig  -- ufix1
              );

  txready_I_sig <= txready_I;

  txready_Q_sig <= txready_Q;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  txDataOutI <= txDataOutI_sig;

  txDataOutQ <= txDataOutQ_sig;

  txValidOutI <= txValidOutI_sig;

  txValidOutQ <= txValidOutQ_sig;

END rtl;

