Analysis & Synthesis report for snake
Sat Apr 27 20:38:12 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |test_top|i2c_ctrl:i2c_ctrl_inst|state_c
 11. State Machine - |test_top|my_snake:my_snake_inst|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: beep:inst_beep
 18. Parameter Settings for User Entity Instance: ws2812_ctrl:ws2812_ctrl_inst
 19. Parameter Settings for User Entity Instance: my_snake:my_snake_inst
 20. Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Port Connectivity Checks: "data_cfg:data_cfg_inst"
 23. Port Connectivity Checks: "beep:inst_beep"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 27 20:38:12 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; snake                                           ;
; Top-level Entity Name              ; test_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,351                                           ;
;     Total combinational functions  ; 1,665                                           ;
;     Dedicated logic registers      ; 1,251                                           ;
; Total registers                    ; 1251                                            ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,496                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; test_top           ; snake              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; ../rtl/beep.v                                                      ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/beep.v                                                             ;             ;
; ../rtl/led_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/led_ctrl.v                                                         ;             ;
; ../rtl/my_snake.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/my_snake.v                                                         ;             ;
; ../rtl/ws2812_ctrl.v                                               ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v                                                      ;             ;
; ../rtl/test_top.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/test_top.v                                                         ;             ;
; ../rtl/paj7620_cfg.v                                               ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/paj7620_cfg.v                                                      ;             ;
; ../rtl/i2c_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/i2c_ctrl.v                                                         ;             ;
; ../rtl/data_cfg.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/github/FPGA/snake/rtl/data_cfg.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_0b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/altsyncram_0b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                           ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/github/FPGA/snake/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sld445d6a72/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,351         ;
;                                             ;               ;
; Total combinational functions               ; 1665          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 976           ;
;     -- 3 input functions                    ; 340           ;
;     -- <=2 input functions                  ; 349           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1444          ;
;     -- arithmetic mode                      ; 221           ;
;                                             ;               ;
; Total registers                             ; 1251          ;
;     -- Dedicated logic registers            ; 1251          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 25            ;
; Total memory bits                           ; 106496        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 741           ;
; Total fan-out                               ; 10828         ;
; Average fan-out                             ; 3.58          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |test_top                                                                                                                               ; 1665 (0)            ; 1251 (0)                  ; 106496      ; 0            ; 0       ; 0         ; 25   ; 0            ; |test_top                                                                                                                                                                                                                                                                                                                                            ; test_top                          ; work         ;
;    |beep:inst_beep|                                                                                                                     ; 229 (229)           ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|beep:inst_beep                                                                                                                                                                                                                                                                                                                             ; beep                              ; work         ;
;    |data_cfg:data_cfg_inst|                                                                                                             ; 350 (350)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|data_cfg:data_cfg_inst                                                                                                                                                                                                                                                                                                                     ; data_cfg                          ; work         ;
;    |i2c_ctrl:i2c_ctrl_inst|                                                                                                             ; 148 (148)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                                                     ; i2c_ctrl                          ; work         ;
;    |led_ctrl:led_ctrl_inst|                                                                                                             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|led_ctrl:led_ctrl_inst                                                                                                                                                                                                                                                                                                                     ; led_ctrl                          ; work         ;
;    |my_snake:my_snake_inst|                                                                                                             ; 123 (123)           ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|my_snake:my_snake_inst                                                                                                                                                                                                                                                                                                                     ; my_snake                          ; work         ;
;    |paj7620_cfg:paj7620_cfg_inst|                                                                                                       ; 86 (86)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|paj7620_cfg:paj7620_cfg_inst                                                                                                                                                                                                                                                                                                               ; paj7620_cfg                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 522 (2)             ; 974 (104)                 ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 520 (0)             ; 870 (0)                   ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 520 (88)            ; 870 (290)                 ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated                                                                                                                                                 ; altsyncram_0b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 124 (1)             ; 276 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 104 (0)             ; 260 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 104 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 137 (10)            ; 121 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 52 (52)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |ws2812_ctrl:ws2812_ctrl_inst|                                                                                                       ; 79 (79)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|ws2812_ctrl:ws2812_ctrl_inst                                                                                                                                                                                                                                                                                                               ; ws2812_ctrl                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 52           ; 2048         ; 52           ; 106496 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|i2c_ctrl:i2c_ctrl_inst|state_c                                                                                                                                                  ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+
; Name                ; state_c.STOP ; state_c.NACK ; state_c.WAIT ; state_c.DATA ; state_c.DEVICE_ADDR ; state_c.ACK_3 ; state_c.ACK_2 ; state_c.ACK_1 ; state_c.SLAVE_ADDR ; state_c.START ; state_c.IDLE ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+
; state_c.IDLE        ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 0            ;
; state_c.START       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 1             ; 1            ;
; state_c.SLAVE_ADDR  ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 1                  ; 0             ; 1            ;
; state_c.ACK_1       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 1             ; 0                  ; 0             ; 1            ;
; state_c.ACK_2       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 1             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.ACK_3       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 1             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.DEVICE_ADDR ; 0            ; 0            ; 0            ; 0            ; 1                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.DATA        ; 0            ; 0            ; 0            ; 1            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.WAIT        ; 0            ; 0            ; 1            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.NACK        ; 0            ; 1            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.STOP        ; 1            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|my_snake:my_snake_inst|state                                                                   ;
+--------------+-----------+--------------+--------------+-------------+----------+------------+------------+--------------+
; Name         ; state.DIE ; state.ORIGIN ; state.TURN_L ; state.RIGHT ; state.UP ; state.DOWN ; state.LEFT ; state.TURN_R ;
+--------------+-----------+--------------+--------------+-------------+----------+------------+------------+--------------+
; state.LEFT   ; 0         ; 0            ; 0            ; 0           ; 0        ; 0          ; 0          ; 0            ;
; state.DOWN   ; 0         ; 0            ; 0            ; 0           ; 0        ; 1          ; 1          ; 0            ;
; state.UP     ; 0         ; 0            ; 0            ; 0           ; 1        ; 0          ; 1          ; 0            ;
; state.RIGHT  ; 0         ; 0            ; 0            ; 1           ; 0        ; 0          ; 1          ; 0            ;
; state.TURN_L ; 0         ; 0            ; 1            ; 0           ; 0        ; 0          ; 1          ; 0            ;
; state.ORIGIN ; 0         ; 1            ; 0            ; 0           ; 0        ; 0          ; 1          ; 0            ;
; state.DIE    ; 1         ; 0            ; 0            ; 0           ; 0        ; 0          ; 1          ; 0            ;
; state.TURN_R ; 0         ; 0            ; 0            ; 0           ; 0        ; 0          ; 1          ; 1            ;
+--------------+-----------+--------------+--------------+-------------+----------+------------+------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; my_snake:my_snake_inst|state.TURN_L    ; Lost fanout        ;
; my_snake:my_snake_inst|state.ORIGIN    ; Lost fanout        ;
; my_snake:my_snake_inst|state.DIE       ; Lost fanout        ;
; my_snake:my_snake_inst|state.TURN_R    ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~4       ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~5       ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~6       ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~7       ; Lost fanout        ;
; my_snake:my_snake_inst|state~4         ; Lost fanout        ;
; my_snake:my_snake_inst|state~5         ; Lost fanout        ;
; my_snake:my_snake_inst|state~6         ; Lost fanout        ;
; my_snake:my_snake_inst|state~8         ; Lost fanout        ;
; Total Number of Removed Registers = 12 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1251  ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 531   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 577   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; beep:inst_beep|pwm                                                                                                                                                                                                                                                                                                              ; 1       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                                                                                                                                                                                                                                                  ; 58      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|cnt_wait[7]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |test_top|beep:inst_beep|cnt1[2]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|step[1]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_7      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_6      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_2      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[1]  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[3]  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[11] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[19] ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[13] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[17] ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |test_top|my_snake:my_snake_inst|snake_body[22] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep:inst_beep ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; CLK_PRE        ; 50000000 ; Signed Integer                  ;
; TIME_300MS     ; 15000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_ctrl:ws2812_ctrl_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; T0H            ; 30    ; Signed Integer                                   ;
; T0L            ; 15    ; Signed Integer                                   ;
; T1H            ; 30    ; Signed Integer                                   ;
; T1L            ; 30    ; Signed Integer                                   ;
; RST            ; 15000 ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_snake:my_snake_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; UP             ; 00001 ; Unsigned Binary                            ;
; DOWN           ; 00010 ; Unsigned Binary                            ;
; LEFT           ; 00011 ; Unsigned Binary                            ;
; RIGHT          ; 00100 ; Unsigned Binary                            ;
; TURN_L         ; 00101 ; Unsigned Binary                            ;
; ORIGIN         ; 00110 ; Unsigned Binary                            ;
; DIE            ; 00111 ; Unsigned Binary                            ;
; TURN_R         ; 01000 ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; I2C_CLK_DIV    ; 11000      ; Unsigned Binary                       ;
; MAX            ; 1111101000 ; Unsigned Binary                       ;
; SLAVE_ID       ; 1110011    ; Unsigned Binary                       ;
; IDLE           ; 0000       ; Unsigned Binary                       ;
; START          ; 0001       ; Unsigned Binary                       ;
; SLAVE_ADDR     ; 0010       ; Unsigned Binary                       ;
; ACK_1          ; 0011       ; Unsigned Binary                       ;
; ACK_2          ; 0100       ; Unsigned Binary                       ;
; ACK_3          ; 0101       ; Unsigned Binary                       ;
; DEVICE_ADDR    ; 0110       ; Unsigned Binary                       ;
; DATA           ; 0111       ; Unsigned Binary                       ;
; WAIT           ; 1000       ; Unsigned Binary                       ;
; NACK           ; 1001       ; Unsigned Binary                       ;
; STOP           ; 1010       ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 52                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 52                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 181                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 52                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_cfg:data_cfg_inst"                                                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; cnt_in ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "cnt_in[3..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "beep:inst_beep" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; flag ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 52                  ; 52               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 186                         ;
;     CLR               ; 61                          ;
;     CLR SCLR          ; 14                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 65                          ;
;     ENA CLR SCLR      ; 18                          ;
;     plain             ; 10                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1017                        ;
;     arith             ; 129                         ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 29                          ;
;     normal            ; 888                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 690                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 7.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                 ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; data_cfg:data_cfg_inst|index_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[0]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[0]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[10]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[10]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[11]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[11]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[12]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[12]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[13]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[13]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[14]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[14]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[15]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[15]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[16]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[16]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[17]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[17]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[18]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[18]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[19]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[19]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[1]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[1]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[20]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[20]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[21]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[21]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[22]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[22]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[23]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[23]       ; N/A     ;
; data_cfg:data_cfg_inst|index_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[2]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[2]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[3]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[3]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[4]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[4]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[5]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[5]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[6]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[6]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[7]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[7]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[8]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[8]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[9]        ; N/A     ;
; data_cfg:data_cfg_inst|index_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[9]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[0]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[0]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[10]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[10]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[11]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[11]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[12]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[12]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[13]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[13]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[14]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[14]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[15]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[15]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[16]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[16]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[17]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[17]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[18]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[18]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[19]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[19]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[1]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[1]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[20]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[20]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[21]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[21]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[22]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[22]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[23]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[23]       ; N/A     ;
; my_snake:my_snake_inst|snake_body[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[2]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[2]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[3]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[3]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[4]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[4]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[5]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[5]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[6]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[6]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[7]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[7]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[8]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[8]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[9]        ; N/A     ;
; my_snake:my_snake_inst|snake_body[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|snake_body[9]        ; N/A     ;
; my_snake:my_snake_inst|state.DOWN     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.DOWN           ; N/A     ;
; my_snake:my_snake_inst|state.DOWN     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.DOWN           ; N/A     ;
; my_snake:my_snake_inst|state.LEFT     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.LEFT~_wirecell ; N/A     ;
; my_snake:my_snake_inst|state.LEFT     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.LEFT~_wirecell ; N/A     ;
; my_snake:my_snake_inst|state.RIGHT    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.RIGHT          ; N/A     ;
; my_snake:my_snake_inst|state.RIGHT    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.RIGHT          ; N/A     ;
; my_snake:my_snake_inst|state.UP       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.UP             ; N/A     ;
; my_snake:my_snake_inst|state.UP       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_snake:my_snake_inst|state.UP             ; N/A     ;
; sys_clk                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                     ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Apr 27 20:37:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v
    Info (12023): Found entity 1: counter_key File: D:/study/github/FPGA/snake/rtl/counter_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v
    Info (12023): Found entity 1: beep File: D:/study/github/FPGA/snake/rtl/beep.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v
    Info (12023): Found entity 1: led_ctrl File: D:/study/github/FPGA/snake/rtl/led_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v
    Info (12023): Found entity 1: my_snake File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 1
Warning (10463): Verilog HDL Declaration warning at ws2812_ctrl.v(4): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v
    Info (12023): Found entity 1: ws2812_ctrl File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 1
Warning (10463): Verilog HDL Declaration warning at test_top.v(17): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v
    Info (12023): Found entity 1: test_top File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v
    Info (12023): Found entity 1: paj7620_cfg File: D:/study/github/FPGA/snake/rtl/paj7620_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v
    Info (12023): Found entity 1: ges_recognize File: D:/study/github/FPGA/snake/rtl/ges_recognize.v Line: 1
Warning (10463): Verilog HDL Declaration warning at data_cfg.v(8): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v
    Info (12023): Found entity 1: data_cfg File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v
    Info (12023): Found entity 1: counter File: D:/study/github/FPGA/snake/rtl/counter.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at my_snake.v(40): created implicit net for "body_i2" File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at my_snake.v(41): created implicit net for "body_i1" File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at my_snake.v(42): created implicit net for "body_i0" File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at test_top.v(53): created implicit net for "cnt_index" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at test_top.v(60): created implicit net for "sys_reset_n" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module "beep" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/beep.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at counter.v(8): Parameter Declaration in module "counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/counter.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at counter.v(9): Parameter Declaration in module "counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/counter.v Line: 9
Info (12127): Elaborating entity "test_top" for the top level hierarchy
Warning (10034): Output port "sel" at test_top.v(10) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
Warning (10034): Output port "dig" at test_top.v(11) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
Info (12128): Elaborating entity "beep" for hierarchy "beep:inst_beep" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 37
Warning (10230): Verilog HDL assignment warning at beep.v(102): truncated value with size 24 to match size of target (8) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 102
Warning (10230): Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 119
Warning (10230): Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 120
Warning (10230): Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 122
Warning (10230): Verilog HDL assignment warning at beep.v(123): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 123
Warning (10230): Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 125
Warning (10230): Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 126
Warning (10230): Verilog HDL assignment warning at beep.v(128): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 128
Warning (10230): Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 129
Warning (10230): Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 131
Warning (10230): Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 132
Warning (10230): Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 134
Warning (10230): Verilog HDL assignment warning at beep.v(135): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 135
Warning (10230): Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 137
Warning (10230): Verilog HDL assignment warning at beep.v(138): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 138
Warning (10230): Verilog HDL assignment warning at beep.v(143): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 143
Warning (10230): Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 144
Warning (10230): Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 146
Warning (10230): Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 147
Warning (10230): Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 149
Warning (10230): Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 150
Warning (10230): Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 152
Warning (10230): Verilog HDL assignment warning at beep.v(153): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 153
Warning (10230): Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 155
Warning (10230): Verilog HDL assignment warning at beep.v(156): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 156
Warning (10230): Verilog HDL assignment warning at beep.v(158): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 158
Warning (10230): Verilog HDL assignment warning at beep.v(159): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 159
Warning (10230): Verilog HDL assignment warning at beep.v(161): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 161
Warning (10230): Verilog HDL assignment warning at beep.v(162): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 162
Warning (10230): Verilog HDL assignment warning at beep.v(168): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 168
Warning (10230): Verilog HDL assignment warning at beep.v(169): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 169
Warning (10230): Verilog HDL assignment warning at beep.v(171): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 171
Warning (10230): Verilog HDL assignment warning at beep.v(172): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 172
Warning (10230): Verilog HDL assignment warning at beep.v(174): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 174
Warning (10230): Verilog HDL assignment warning at beep.v(175): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 175
Warning (10230): Verilog HDL assignment warning at beep.v(177): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 177
Warning (10230): Verilog HDL assignment warning at beep.v(178): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 178
Warning (10230): Verilog HDL assignment warning at beep.v(180): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 180
Warning (10230): Verilog HDL assignment warning at beep.v(181): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 181
Warning (10230): Verilog HDL assignment warning at beep.v(183): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 183
Warning (10230): Verilog HDL assignment warning at beep.v(184): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 184
Warning (10230): Verilog HDL assignment warning at beep.v(186): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 186
Warning (10230): Verilog HDL assignment warning at beep.v(187): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 187
Warning (10230): Verilog HDL assignment warning at beep.v(192): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 192
Warning (10230): Verilog HDL assignment warning at beep.v(193): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 193
Warning (10230): Verilog HDL assignment warning at beep.v(195): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 195
Warning (10230): Verilog HDL assignment warning at beep.v(196): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 196
Warning (10230): Verilog HDL assignment warning at beep.v(198): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 198
Warning (10230): Verilog HDL assignment warning at beep.v(199): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 199
Warning (10230): Verilog HDL assignment warning at beep.v(201): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 201
Warning (10230): Verilog HDL assignment warning at beep.v(202): truncated value with size 32 to match size of target (17) File: D:/study/github/FPGA/snake/rtl/beep.v Line: 202
Info (12128): Elaborating entity "ws2812_ctrl" for hierarchy "ws2812_ctrl:ws2812_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 47
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 47
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 66
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 85
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 104
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 123
Info (12128): Elaborating entity "data_cfg" for hierarchy "data_cfg:data_cfg_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at data_cfg.v(9): object "ges_pic" assigned a value but never read File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 9
Info (10264): Verilog HDL Case Statement information at data_cfg.v(83): all case item expressions in this case statement are onehot File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 83
Info (12128): Elaborating entity "my_snake" for hierarchy "my_snake:my_snake_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 63
Warning (10230): Verilog HDL assignment warning at my_snake.v(40): truncated value with size 6 to match size of target (1) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 40
Warning (10230): Verilog HDL assignment warning at my_snake.v(41): truncated value with size 6 to match size of target (1) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 41
Warning (10230): Verilog HDL assignment warning at my_snake.v(42): truncated value with size 6 to match size of target (1) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 42
Warning (10230): Verilog HDL assignment warning at my_snake.v(107): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 107
Warning (10230): Verilog HDL assignment warning at my_snake.v(108): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 108
Warning (10230): Verilog HDL assignment warning at my_snake.v(115): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 115
Warning (10230): Verilog HDL assignment warning at my_snake.v(116): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 116
Warning (10230): Verilog HDL assignment warning at my_snake.v(123): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 123
Warning (10230): Verilog HDL assignment warning at my_snake.v(124): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 124
Warning (10230): Verilog HDL assignment warning at my_snake.v(125): truncated value with size 102 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 125
Warning (10230): Verilog HDL assignment warning at my_snake.v(126): truncated value with size 128 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 126
Warning (10230): Verilog HDL assignment warning at my_snake.v(128): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 128
Warning (10230): Verilog HDL assignment warning at my_snake.v(131): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 131
Warning (10230): Verilog HDL assignment warning at my_snake.v(135): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 135
Warning (10230): Verilog HDL assignment warning at my_snake.v(145): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 145
Warning (10230): Verilog HDL assignment warning at my_snake.v(153): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 153
Warning (10230): Verilog HDL assignment warning at my_snake.v(156): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 156
Warning (10230): Verilog HDL assignment warning at my_snake.v(157): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 157
Warning (10230): Verilog HDL assignment warning at my_snake.v(158): truncated value with size 102 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 158
Warning (10230): Verilog HDL assignment warning at my_snake.v(159): truncated value with size 128 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 159
Warning (10230): Verilog HDL assignment warning at my_snake.v(161): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 161
Warning (10230): Verilog HDL assignment warning at my_snake.v(164): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 164
Warning (10230): Verilog HDL assignment warning at my_snake.v(168): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 168
Warning (10230): Verilog HDL assignment warning at my_snake.v(173): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 173
Warning (10230): Verilog HDL assignment warning at my_snake.v(174): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 174
Warning (10230): Verilog HDL assignment warning at my_snake.v(175): truncated value with size 102 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 175
Warning (10230): Verilog HDL assignment warning at my_snake.v(176): truncated value with size 128 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 176
Warning (10230): Verilog HDL assignment warning at my_snake.v(178): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 178
Warning (10230): Verilog HDL assignment warning at my_snake.v(181): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 181
Warning (10230): Verilog HDL assignment warning at my_snake.v(182): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 182
Warning (10230): Verilog HDL assignment warning at my_snake.v(183): truncated value with size 102 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 183
Warning (10230): Verilog HDL assignment warning at my_snake.v(184): truncated value with size 128 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 184
Warning (10230): Verilog HDL assignment warning at my_snake.v(186): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 186
Warning (10230): Verilog HDL assignment warning at my_snake.v(194): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 194
Warning (10230): Verilog HDL assignment warning at my_snake.v(197): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 197
Warning (10230): Verilog HDL assignment warning at my_snake.v(198): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 198
Warning (10230): Verilog HDL assignment warning at my_snake.v(207): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 207
Warning (10230): Verilog HDL assignment warning at my_snake.v(211): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 211
Warning (10230): Verilog HDL assignment warning at my_snake.v(214): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 214
Warning (10230): Verilog HDL assignment warning at my_snake.v(218): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 218
Warning (10230): Verilog HDL assignment warning at my_snake.v(221): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 221
Warning (10230): Verilog HDL assignment warning at my_snake.v(222): truncated value with size 76 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 222
Warning (10230): Verilog HDL assignment warning at my_snake.v(232): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 232
Info (12128): Elaborating entity "paj7620_cfg" for hierarchy "paj7620_cfg:paj7620_cfg_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 74
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "i2c_ctrl:i2c_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 89
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(84): truncated value with size 32 to match size of target (5) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(222): truncated value with size 32 to match size of target (10) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 222
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(442): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 442
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(517): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 517
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(532): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 532
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(659): all case item expressions in this case statement are onehot File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 659
Info (12128): Elaborating entity "led_ctrl" for hierarchy "led_ctrl:led_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf
    Info (12023): Found entity 1: altsyncram_0b24 File: D:/study/github/FPGA/snake/prj/db/altsyncram_0b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/study/github/FPGA/snake/prj/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/github/FPGA/snake/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: D:/study/github/FPGA/snake/prj/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/study/github/FPGA/snake/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/study/github/FPGA/snake/prj/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: D:/study/github/FPGA/snake/prj/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/study/github/FPGA/snake/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/github/FPGA/snake/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/github/FPGA/snake/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.27.20:37:49 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/study/github/FPGA/snake/rtl/beep.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sel[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[5]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "dig[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[5]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[6]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
    Warning (13410): Pin "dig[7]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 12
Info (21057): Implemented 2455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2373 logic cells
    Info (21064): Implemented 52 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Sat Apr 27 20:38:12 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg.


