/// Auto-generated register definitions for WWDG
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::wwdg {

// ============================================================================
// WWDG - System window watchdog
// Base Address: 0x40002C00
// ============================================================================

/// WWDG Register Structure
struct WWDG_Registers {

    /// Control register
    /// Offset: 0x0000
    /// Reset value: 0x0000007F
    /// Access: read-write
    volatile uint32_t WWDG_CR;

    /// Configuration register
    /// Offset: 0x0004
    /// Reset value: 0x0000007F
    /// Access: read-write
    volatile uint32_t WWDG_CFR;

    /// Status register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WWDG_SR;
};

static_assert(sizeof(WWDG_Registers) >= 12, "WWDG_Registers size mismatch");

/// WWDG peripheral instance
inline WWDG_Registers* WWDG() {
    return reinterpret_cast<WWDG_Registers*>(0x40002C00);
}

}  // namespace alloy::hal::st::stm32g0::wwdg
