// Seed: 2919791960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wor  id_6 = 1 - 1;
  id_7 :
  assert property (@(posedge 1) id_2)
  else $display(id_1, id_7++, 1, id_2 !== 1'b0);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  supply0 id_5 = 1 ? 1 : ~id_5;
  assign id_5 = 1;
endmodule
