<dec f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='140' type='8'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='269' u='r' c='_ZNK4llvm17MachineMemOperand13isNonTemporalEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='139'>/// The memory access is non-temporal.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2836' u='r' c='_ZN12_GLOBAL__N_18MIParser22parseMemoryOperandFlagERN4llvm17MachineMemOperand5FlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17237' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner20tryStoreMergeOfLoadsERN4llvm15SmallVectorImplINS0_9MemOpLinkEEEjNS1_3EVTEPNS1_6SDNodeEbbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17240' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner20tryStoreMergeOfLoadsERN4llvm15SmallVectorImplINS0_9MemOpLinkEEEjNS1_3EVTEPNS1_6SDNodeEbbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2369' u='r' c='_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2199' u='r' c='_ZNK4llvm18TargetLoweringBase22getLoadMemOperandFlagsERKNS_8LoadInstERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2220' u='r' c='_ZNK4llvm18TargetLoweringBase23getStoreMemOperandFlagsERKNS_9StoreInstERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10683' u='r' c='_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10695' u='r' c='_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1617' u='r' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3346' u='r' c='_ZNK4llvm17ARMTargetLowering27LowerGlobalTLSAddressDarwinENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2363' u='r' c='_ZNK4llvm17X86TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
