Library ieee;
use IEEE.STD_LOGIC_UNSIGNED.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;

ENTITY ROM IS
PORT(address: std_logic_vector(3 downto 0);
		data:   std_logic_vector(11 downto 0);
END ENTITY;

ARCHITECTURE a_rom OF ROM IS 

BEGIN 
		PROCESS (address)
BEGIN	
		CASE(address)
		
			WHEN "0000" => 
				data<= "100100001111";
			
			WHEN "0001" =>
				data<= "110000001100";
			
			WHEN "0010" =>
				data<= "010111110000";
			
			WHEN "0011" =>
				data<= "011000000011";
			
			WHEN "0100" =>
				data<= "010011111111";
				
			