Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 17:23:41 2025
| Host         : Karanveer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  565         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (565)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1770)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (565)
--------------------------
 There are 565 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1770)
---------------------------------------------------
 There are 1770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1786          inf        0.000                      0                 1786           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1786 Endpoints
Min Delay          1786 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.606ns  (logic 2.190ns (11.770%)  route 16.416ns (88.230%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.979    15.047    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.124    15.171 f  DM/registers_reg_0_15_0_0_i_20/O
                         net (fo=1, routed)           0.801    15.972    DM/registers_reg_0_15_0_0_i_20_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    16.096 r  DM/registers_reg_0_15_0_0_i_14/O
                         net (fo=1, routed)           1.189    17.286    DM/registers_reg_0_15_0_0_i_14_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  DM/registers_reg_0_15_0_0_i_12/O
                         net (fo=1, routed)           0.000    17.410    PC/cpu_out_reg[0]
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    17.622 r  PC/registers_reg_0_15_0_0_i_1/O
                         net (fo=3, routed)           0.984    18.606    write_data[0]
    SLICE_X0Y23          FDCE                                         r  cpu_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.558ns  (logic 2.365ns (12.744%)  route 16.193ns (87.256%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.591    14.659    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.783 r  DM/registers_reg_0_15_8_8_i_14/O
                         net (fo=1, routed)           1.084    15.867    DM/registers_reg_0_15_8_8_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.991 r  DM/registers_reg_0_15_8_8_i_8/O
                         net (fo=1, routed)           0.000    15.991    DM/registers_reg_0_15_8_8_i_8_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I0_O)      0.212    16.203 r  DM/registers_reg_0_15_8_8_i_3/O
                         net (fo=1, routed)           1.139    17.343    PC/cpu_out_reg[8]_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.299    17.642 r  PC/registers_reg_0_15_8_8_i_1/O
                         net (fo=3, routed)           0.917    18.558    write_data[8]
    SLICE_X1Y26          FDCE                                         r  cpu_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DM/data_mem_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.479ns  (logic 2.554ns (13.821%)  route 15.925ns (86.179%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT3=3 LUT4=1 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.489 r  MainALU/_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.818     8.307    PC/p_0_in[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.302     8.609 r  PC/data_mem[15][7]_i_8/O
                         net (fo=1, routed)           0.665     9.275    RF/cpu_out_reg[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  RF/data_mem[15][7]_i_3/O
                         net (fo=136, routed)         4.660    14.059    RF/data_mem[44][7]_i_11_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I1_O)        0.118    14.177 r  RF/data_mem[35][7]_i_4/O
                         net (fo=12, routed)          1.430    15.607    RF/data_mem[15][7]_i_5_1
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.326    15.933 r  RF/data_mem[3][7]_i_3/O
                         net (fo=9, routed)           1.685    17.618    RF/data_mem[44][7]_i_5_2
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.152    17.770 r  RF/data_mem[3][1]_i_1/O
                         net (fo=1, routed)           0.709    18.479    DM/data_mem_reg[3][7]_1[1]
    SLICE_X8Y45          FDCE                                         r  DM/data_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.451ns  (logic 2.365ns (12.817%)  route 16.086ns (87.183%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.174    14.243    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.124    14.367 f  DM/registers_reg_0_15_7_7_i_18/O
                         net (fo=1, routed)           0.993    15.360    DM/registers_reg_0_15_7_7_i_18_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I4_O)        0.124    15.484 r  DM/registers_reg_0_15_7_7_i_9/O
                         net (fo=1, routed)           0.000    15.484    DM/registers_reg_0_15_7_7_i_9_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.212    15.696 r  DM/registers_reg_0_15_7_7_i_3/O
                         net (fo=1, routed)           1.178    16.874    PC/cpu_out_reg[7]_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.299    17.173 r  PC/registers_reg_0_15_7_7_i_1/O
                         net (fo=3, routed)           1.278    18.451    write_data[7]
    SLICE_X0Y23          FDCE                                         r  cpu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DM/data_mem_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.375ns  (logic 2.554ns (13.900%)  route 15.821ns (86.100%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT3=3 LUT4=1 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.489 r  MainALU/_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.818     8.307    PC/p_0_in[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.302     8.609 r  PC/data_mem[15][7]_i_8/O
                         net (fo=1, routed)           0.665     9.275    RF/cpu_out_reg[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  RF/data_mem[15][7]_i_3/O
                         net (fo=136, routed)         4.660    14.059    RF/data_mem[44][7]_i_11_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I1_O)        0.118    14.177 r  RF/data_mem[35][7]_i_4/O
                         net (fo=12, routed)          1.430    15.607    RF/data_mem[15][7]_i_5_1
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.326    15.933 r  RF/data_mem[3][7]_i_3/O
                         net (fo=9, routed)           1.963    17.896    RF/data_mem[44][7]_i_5_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.152    18.048 r  RF/data_mem[3][2]_i_1/O
                         net (fo=1, routed)           0.327    18.375    DM/data_mem_reg[3][7]_1[2]
    SLICE_X4Y48          FDCE                                         r  DM/data_mem_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DM/data_mem_reg[47][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.365ns  (logic 2.614ns (14.234%)  route 15.751ns (85.766%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[3]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  PC/pc_reg[3]/Q
                         net (fo=45, routed)          2.169     2.625    PC/Q[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  PC/registers_reg_0_15_0_0_i_4/O
                         net (fo=48, routed)          1.220     3.970    RF/registers_reg_0_15_11_11/A1
    SLICE_X6Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.122 r  RF/registers_reg_0_15_11_11/SP/O
                         net (fo=67, routed)          3.003     7.124    PC/read_data2[11]
    SLICE_X3Y32          LUT5 (Prop_lut5_I2_O)        0.348     7.472 r  PC/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.472    MainALU/registers_reg_0_15_8_8_i_5[3]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.873 r  MainALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    MainALU/_inferred__0/i__carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 f  MainALU/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.953     9.161    RF/p_0_in[1]
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.303     9.464 f  RF/registers_reg_0_15_13_13_i_5/O
                         net (fo=1, routed)           0.779    10.243    PC/cpu_out_reg[13]_2
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.124    10.367 f  PC/registers_reg_0_15_13_13_i_2/O
                         net (fo=4, routed)           0.828    11.195    PC/registers_reg_0_15_13_13_i_2_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.124    11.319 f  PC/data_mem[63][7]_i_10/O
                         net (fo=59, routed)          0.862    12.181    RF/data_mem_reg[31][0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  RF/data_mem[58][7]_i_4/O
                         net (fo=135, routed)         5.936    18.241    RF/registers_reg_0_15_15_15_i_2_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I2_O)        0.124    18.365 r  RF/data_mem[47][1]_i_1/O
                         net (fo=1, routed)           0.000    18.365    DM/data_mem_reg[47][7]_1[1]
    SLICE_X14Y27         FDCE                                         r  DM/data_mem_reg[47][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RF/registers_reg_0_15_0_0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 2.190ns (11.927%)  route 16.172ns (88.073%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.979    15.047    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.124    15.171 f  DM/registers_reg_0_15_0_0_i_20/O
                         net (fo=1, routed)           0.801    15.972    DM/registers_reg_0_15_0_0_i_20_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    16.096 r  DM/registers_reg_0_15_0_0_i_14/O
                         net (fo=1, routed)           1.189    17.286    DM/registers_reg_0_15_0_0_i_14_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  DM/registers_reg_0_15_0_0_i_12/O
                         net (fo=1, routed)           0.000    17.410    PC/cpu_out_reg[0]
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    17.622 r  PC/registers_reg_0_15_0_0_i_1/O
                         net (fo=3, routed)           0.740    18.362    RF/registers_reg_0_15_0_0/D
    SLICE_X6Y34          RAMD32                                       r  RF/registers_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DM/data_mem_reg[47][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.357ns  (logic 2.614ns (14.240%)  route 15.743ns (85.760%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[3]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  PC/pc_reg[3]/Q
                         net (fo=45, routed)          2.169     2.625    PC/Q[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  PC/registers_reg_0_15_0_0_i_4/O
                         net (fo=48, routed)          1.220     3.970    RF/registers_reg_0_15_11_11/A1
    SLICE_X6Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.122 r  RF/registers_reg_0_15_11_11/SP/O
                         net (fo=67, routed)          3.003     7.124    PC/read_data2[11]
    SLICE_X3Y32          LUT5 (Prop_lut5_I2_O)        0.348     7.472 r  PC/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.472    MainALU/registers_reg_0_15_8_8_i_5[3]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.873 r  MainALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    MainALU/_inferred__0/i__carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 f  MainALU/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.953     9.161    RF/p_0_in[1]
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.303     9.464 f  RF/registers_reg_0_15_13_13_i_5/O
                         net (fo=1, routed)           0.779    10.243    PC/cpu_out_reg[13]_2
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.124    10.367 f  PC/registers_reg_0_15_13_13_i_2/O
                         net (fo=4, routed)           0.828    11.195    PC/registers_reg_0_15_13_13_i_2_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.124    11.319 f  PC/data_mem[63][7]_i_10/O
                         net (fo=59, routed)          0.862    12.181    RF/data_mem_reg[31][0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  RF/data_mem[58][7]_i_4/O
                         net (fo=135, routed)         5.928    18.233    RF/registers_reg_0_15_15_15_i_2_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I2_O)        0.124    18.357 r  RF/data_mem[47][2]_i_1/O
                         net (fo=1, routed)           0.000    18.357    DM/data_mem_reg[47][7]_1[2]
    SLICE_X14Y27         FDCE                                         r  DM/data_mem_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RF/registers_reg_0_15_8_8/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.277ns  (logic 2.365ns (12.940%)  route 15.912ns (87.060%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.591    14.659    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.783 r  DM/registers_reg_0_15_8_8_i_14/O
                         net (fo=1, routed)           1.084    15.867    DM/registers_reg_0_15_8_8_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.991 r  DM/registers_reg_0_15_8_8_i_8/O
                         net (fo=1, routed)           0.000    15.991    DM/registers_reg_0_15_8_8_i_8_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I0_O)      0.212    16.203 r  DM/registers_reg_0_15_8_8_i_3/O
                         net (fo=1, routed)           1.139    17.343    PC/cpu_out_reg[8]_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.299    17.642 r  PC/registers_reg_0_15_8_8_i_1/O
                         net (fo=3, routed)           0.635    18.277    RF/registers_reg_0_15_8_8/D
    SLICE_X2Y34          RAMD32                                       r  RF/registers_reg_0_15_8_8/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RF/registers_reg_0_15_8_8/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.277ns  (logic 2.365ns (12.940%)  route 15.912ns (87.060%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          2.195     2.651    PC/Q[1]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.775 r  PC/registers_reg_0_15_0_0_i_6/O
                         net (fo=48, routed)          1.817     4.591    RF/registers_reg_0_15_1_1/A3
    SLICE_X6Y35          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.715 f  RF/registers_reg_0_15_1_1/SP/O
                         net (fo=64, routed)          0.956     5.672    PC/read_data2[1]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  PC/i__carry_i_12/O
                         net (fo=11, routed)          0.989     6.785    PC/pc_reg[5]_3
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.909    MainALU/S[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.136 r  MainALU/_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.816     7.952    PC/p_0_in[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.303     8.255 r  PC/data_mem[15][7]_i_14/O
                         net (fo=1, routed)           0.689     8.945    RF/cpu_out_reg[1]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     9.069 r  RF/data_mem[15][7]_i_5/O
                         net (fo=317, routed)         5.591    14.659    DM/registers_reg_0_15_15_15_i_12_1
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.783 r  DM/registers_reg_0_15_8_8_i_14/O
                         net (fo=1, routed)           1.084    15.867    DM/registers_reg_0_15_8_8_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.991 r  DM/registers_reg_0_15_8_8_i_8/O
                         net (fo=1, routed)           0.000    15.991    DM/registers_reg_0_15_8_8_i_8_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I0_O)      0.212    16.203 r  DM/registers_reg_0_15_8_8_i_3/O
                         net (fo=1, routed)           1.139    17.343    PC/cpu_out_reg[8]_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.299    17.642 r  PC/registers_reg_0_15_8_8_i_1/O
                         net (fo=3, routed)           0.635    18.277    RF/registers_reg_0_15_8_8/D
    SLICE_X2Y34          RAMD32                                       r  RF/registers_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/registers_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DM/data_mem_reg[43][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.438ns (71.913%)  route 0.171ns (28.087%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32                       0.000     0.000 r  RF/registers_reg_0_15_0_0/SP/CLK
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 r  RF/registers_reg_0_15_0_0/SP/O
                         net (fo=64, routed)          0.171     0.564    RF/read_data2[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.609 r  RF/data_mem[43][0]_i_1/O
                         net (fo=1, routed)           0.000     0.609    DM/data_mem_reg[43][7]_1[0]
    SLICE_X7Y34          FDCE                                         r  DM/data_mem_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.296ns (45.644%)  route 0.353ns (54.356%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  PC/pc_reg[4]/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_reg[4]/Q
                         net (fo=47, routed)          0.227     0.368    PC/Q[3]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.045     0.413 r  PC/pc[5]_i_4/O
                         net (fo=5, routed)           0.125     0.539    PC/pc[5]_i_4_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.045     0.584 r  PC/pc[5]_i_2/O
                         net (fo=1, routed)           0.000     0.584    PC/pc[5]_i_2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.649 r  PC/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.649    PC/pc_reg[5]_i_1_n_6
    SLICE_X0Y29          FDCE                                         r  PC/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.313ns (48.189%)  route 0.337ns (51.811%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          0.236     0.377    PC/Q[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  PC/pc[3]_i_3/O
                         net (fo=1, routed)           0.101     0.523    PC/pc[3]_i_3_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.650 r  PC/pc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.650    PC/pc_reg[3]_i_1_n_4
    SLICE_X0Y28          FDCE                                         r  PC/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.366ns (53.183%)  route 0.322ns (46.817%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_reg[1]/Q
                         net (fo=48, routed)          0.216     0.357    PC/Q[0]
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.048     0.405 r  PC/pc[3]_i_9/O
                         net (fo=1, routed)           0.106     0.511    PC/sel0[1]
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.111     0.622 r  PC/pc[3]_i_6/O
                         net (fo=1, routed)           0.000     0.622    PC/pc[3]_i_6_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.688 r  PC/pc_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.688    PC/pc_reg[3]_i_1_n_5
    SLICE_X0Y28          FDCE                                         r  PC/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.357ns (51.476%)  route 0.337ns (48.524%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[2]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PC/pc_reg[2]/Q
                         net (fo=47, routed)          0.236     0.377    PC/Q[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  PC/pc[3]_i_3/O
                         net (fo=1, routed)           0.101     0.523    PC/pc[3]_i_3_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.640 r  PC/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.640    PC/pc_reg[3]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.694 r  PC/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.694    PC/pc_reg[5]_i_1_n_7
    SLICE_X0Y29          FDCE                                         r  PC/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/registers_reg_0_15_6_6/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DM/data_mem_reg[43][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.438ns (57.535%)  route 0.323ns (42.465%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32                       0.000     0.000 r  RF/registers_reg_0_15_6_6/SP/CLK
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 r  RF/registers_reg_0_15_6_6/SP/O
                         net (fo=67, routed)          0.323     0.716    RF/read_data2[6]
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.761 r  RF/data_mem[43][6]_i_1/O
                         net (fo=1, routed)           0.000     0.761    DM/data_mem_reg[43][7]_1[6]
    SLICE_X9Y33          FDCE                                         r  DM/data_mem_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/registers_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DM/data_mem_reg[39][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.438ns (56.964%)  route 0.331ns (43.036%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32                       0.000     0.000 r  RF/registers_reg_0_15_0_0/SP/CLK
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 r  RF/registers_reg_0_15_0_0/SP/O
                         net (fo=64, routed)          0.331     0.724    RF/read_data2[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.769 r  RF/data_mem[39][0]_i_1/O
                         net (fo=1, routed)           0.000     0.769    DM/data_mem_reg[39][7]_1[0]
    SLICE_X11Y35         FDCE                                         r  DM/data_mem_reg[39][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/registers_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DM/data_mem_reg[47][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.438ns (56.596%)  route 0.336ns (43.404%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32                       0.000     0.000 r  RF/registers_reg_0_15_0_0/SP/CLK
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 r  RF/registers_reg_0_15_0_0/SP/O
                         net (fo=64, routed)          0.336     0.729    RF/read_data2[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.774 r  RF/data_mem[47][0]_i_1/O
                         net (fo=1, routed)           0.000     0.774    DM/data_mem_reg[47][7]_1[0]
    SLICE_X10Y35         FDCE                                         r  DM/data_mem_reg[47][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/registers_reg_0_15_5_5/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DM/data_mem_reg[58][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.433ns (55.837%)  route 0.342ns (44.163%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          RAMD32                       0.000     0.000 r  RF/registers_reg_0_15_5_5/SP/CLK
    SLICE_X2Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.388 r  RF/registers_reg_0_15_5_5/SP/O
                         net (fo=65, routed)          0.342     0.730    RF/read_data2[5]
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.775 r  RF/data_mem[58][5]_i_1/O
                         net (fo=1, routed)           0.000     0.775    DM/data_mem_reg[58][7]_1[5]
    SLICE_X9Y31          FDCE                                         r  DM/data_mem_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.296ns (37.923%)  route 0.485ns (62.077%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  PC/pc_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_reg[1]/Q
                         net (fo=48, routed)          0.216     0.357    PC/Q[0]
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.402 r  PC/pc[3]_i_10/O
                         net (fo=1, routed)           0.268     0.671    PC/sel0[0]
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045     0.716 r  PC/pc[3]_i_7/O
                         net (fo=1, routed)           0.000     0.716    PC/pc[3]_i_7_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.781 r  PC/pc_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.781    PC/pc_reg[3]_i_1_n_6
    SLICE_X0Y28          FDCE                                         r  PC/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------





