{
  "design": {
    "design_info": {
      "boundary_crc": "0xFC84EE18D76F7D",
      "device": "xc7a100tcsg324-1",
      "name": "m3_for_arty_a7",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "Clocks_and_Resets": {
        "proc_sys_reset_DAPLink": "",
        "proc_sys_reset_base": "",
        "i_interconnect_aresetn": "",
        "i_peripheral_aresetn1": "",
        "i_sysresetn_or": "",
        "i_inv_dbgresetn": "",
        "i_inv_sysresetn1": "",
        "clk_wiz_0": "",
        "xlconstant_1": ""
      },
      "axi_bram_ctrl_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_interconnect_0": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {}
      },
      "axi_quad_spi_0": "",
      "axi_uartlite_0": "",
      "blk_mem_gen_0": "",
      "daplink_if_0": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "axi_single_spi_0": "",
        "axi_quad_spi_0": "",
        "axi_xip_quad_spi_0": "",
        "axi_gpio_0": "",
        "axi_protocol_convert_0": "",
        "DAPLink_to_Arty_shield_0": ""
      },
      "tri_io_buf_0": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconstant_1": "",
      "Cortex_M3_0": "",
      "Exin_ADC0832_0": "",
      "Exin_HeartFre2_0": "",
      "Exin_MAXMIN2_0": "",
      "Exin_dht11_0": "",
      "Exin_MPU6050_GYXX_0": "",
      "Exin_StepCounter_deb_0": "",
      "breath_led_0": "",
      "Exin_Timer_0": "",
      "Exin_beep_0": "",
      "axi_uartlite_1": "",
      "axi_gpio_2": "",
      "Exin_clk_wizard_0": "",
      "Exin_clk_wizard_1": "",
      "xlconstant_0": "",
      "xlconstant_2": "",
      "Exin_noliner2_0": "",
      "Exin_HMITX_0": "",
      "Exin_IO_printer_0": ""
    },
    "interface_ports": {
      "DAPLink": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "dip_switches_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "led_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "push_buttons_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "rgb_led": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "GPIO_CAM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "TDO": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "m3_for_arty_a7_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "TDI": {
        "direction": "I"
      },
      "nTRST": {
        "direction": "I"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "CLK_0832": {
        "direction": "O"
      },
      "DI_0832": {
        "direction": "O"
      },
      "CS_0832": {
        "direction": "O"
      },
      "D0832": {
        "direction": "I"
      },
      "DHT_Data": {
        "direction": "IO"
      },
      "LED": {
        "direction": "O"
      },
      "BEEP": {
        "direction": "O"
      },
      "HMI_TXD": {
        "direction": "O"
      },
      "HMI_RXD": {
        "direction": "I"
      },
      "IO_PRINTER": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "BT_TXD": {
        "direction": "O"
      },
      "MPU_RXD": {
        "direction": "I"
      }
    },
    "components": {
      "Clocks_and_Resets": {
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_cpu": {
            "type": "clk",
            "direction": "O"
          },
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          },
          "sysresetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dbgresetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_qspi": {
            "direction": "O"
          },
          "sysresetreq": {
            "direction": "I"
          },
          "sys_reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100MHZ": {
            "direction": "O"
          },
          "clk_50MHZ": {
            "direction": "O"
          },
          "clk_5MHZ": {
            "direction": "O"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "proc_sys_reset_DAPLink": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "m3_for_arty_a7_proc_sys_reset_DAPLink_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "proc_sys_reset_base": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "m3_for_arty_a7_proc_sys_reset_base_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "i_interconnect_aresetn": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "m3_for_arty_a7_i_interconnect_aresetn_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "i_peripheral_aresetn1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "m3_for_arty_a7_i_peripheral_aresetn1_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "i_sysresetn_or": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "m3_for_arty_a7_i_sysresetn_or_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "i_inv_dbgresetn": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "m3_for_arty_a7_i_inv_dbgresetn_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "i_inv_sysresetn1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "m3_for_arty_a7_i_inv_sysresetn1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "m3_for_arty_a7_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "833.33"
              },
              "CLKIN2_JITTER_PS": {
                "value": "833.33"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT1_JITTER": {
                "value": "172.193"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "122.577"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "50.0"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT2_JITTER": {
                "value": "172.193"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "122.577"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "50.0"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT3_JITTER": {
                "value": "149.337"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "122.577"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT4_JITTER": {
                "value": "172.193"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "122.577"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT5_JITTER": {
                "value": "266.428"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "122.577"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "5.000"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFGCE"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "sys_clock"
              },
              "CLK_IN2_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "7.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "14.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "14"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "7"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "14"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "128"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "5"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              },
              "USE_INCLK_SWITCHOVER": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "true"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "m3_for_arty_a7_xlconstant_1_0"
          }
        },
        "nets": {
          "dcm_locked_1": {
            "ports": [
              "clk_wiz_0/locked",
              "proc_sys_reset_DAPLink/dcm_locked",
              "proc_sys_reset_base/dcm_locked"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "proc_sys_reset_DAPLink/aux_reset_in"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "clk_cpu",
              "proc_sys_reset_DAPLink/slowest_sync_clk",
              "proc_sys_reset_base/slowest_sync_clk"
            ]
          },
          "sys_clock_1": {
            "ports": [
              "sys_clock",
              "clk_wiz_0/clk_in1"
            ]
          },
          "proc_sys_reset_DAPLink_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_DAPLink/peripheral_aresetn",
              "i_peripheral_aresetn1/Op2",
              "peripheral_aresetn1"
            ]
          },
          "proc_sys_reset_DAPLink_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_DAPLink/interconnect_aresetn",
              "i_interconnect_aresetn/Op2"
            ]
          },
          "proc_sys_reset_base_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_base/peripheral_aresetn",
              "i_peripheral_aresetn1/Op1"
            ]
          },
          "proc_sys_reset_base_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_base/interconnect_aresetn",
              "i_interconnect_aresetn/Op1"
            ]
          },
          "i_peripheral_aresetn1_Res": {
            "ports": [
              "i_peripheral_aresetn1/Res",
              "peripheral_aresetn"
            ]
          },
          "i_interconnect_aresetn_Res": {
            "ports": [
              "i_interconnect_aresetn/Res",
              "interconnect_aresetn"
            ]
          },
          "proc_sys_reset_base_mb_reset": {
            "ports": [
              "proc_sys_reset_base/mb_reset",
              "i_sysresetn_or/Op1",
              "i_inv_dbgresetn/Op1"
            ]
          },
          "proc_sys_reset_DAPLink_mb_reset": {
            "ports": [
              "proc_sys_reset_DAPLink/mb_reset",
              "i_sysresetn_or/Op2"
            ]
          },
          "i_inv_sysresetn1_Res": {
            "ports": [
              "i_inv_sysresetn1/Res",
              "sysresetn"
            ]
          },
          "i_inv_dbgresetn_Res": {
            "ports": [
              "i_inv_dbgresetn/Res",
              "dbgresetn"
            ]
          },
          "i_sysresetn_or_Res": {
            "ports": [
              "i_sysresetn_or/Res",
              "i_inv_sysresetn1/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_1/dout",
              "proc_sys_reset_DAPLink/ext_reset_in"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "clk_wiz_0/clk_out2",
              "clk_qspi"
            ]
          },
          "sysresetreq": {
            "ports": [
              "sysresetreq",
              "proc_sys_reset_DAPLink/mb_debug_sys_rst"
            ]
          },
          "sys_reset_n": {
            "ports": [
              "sys_reset_n",
              "proc_sys_reset_base/ext_reset_in"
            ]
          },
          "clk_wiz_0_clk_out3": {
            "ports": [
              "clk_wiz_0/clk_out3",
              "clk_100MHZ"
            ]
          },
          "clk_wiz_0_clk_out4": {
            "ports": [
              "clk_wiz_0/clk_out4",
              "clk_50MHZ"
            ]
          },
          "clk_wiz_0_clk_out5": {
            "ports": [
              "clk_wiz_0/clk_out5",
              "clk_5MHZ"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "m3_for_arty_a7_axi_bram_ctrl_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "m3_for_arty_a7_axi_gpio_0_0",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "dip_switches_4bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "led_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "m3_for_arty_a7_axi_gpio_1_0",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "push_buttons_4bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "rgb_led"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "m3_for_arty_a7_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "0"
          },
          "M00_SECURE": {
            "value": "0"
          },
          "M01_HAS_DATA_FIFO": {
            "value": "0"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_SECURE": {
            "value": "0"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_SECURE": {
            "value": "0"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "M04_HAS_REGSLICE": {
            "value": "3"
          },
          "M05_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "20"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "1"
          },
          "S01_HAS_REGSLICE": {
            "value": "3"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "m3_for_arty_a7_xbar_0",
            "parameters": {
              "M00_SECURE": {
                "value": "0"
              },
              "M01_SECURE": {
                "value": "0"
              },
              "M02_SECURE": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "m3_for_arty_a7_tier2_xbar_0_0",
            "parameters": {
              "M00_SECURE": {
                "value": "0"
              },
              "M01_SECURE": {
                "value": "0"
              },
              "M02_SECURE": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "m3_for_arty_a7_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "m3_for_arty_a7_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "m3_for_arty_a7_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "m17_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m18_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "m19_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "m3_for_arty_a7_axi_quad_spi_0_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "qspi_flash"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "m3_for_arty_a7_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "m3_for_arty_a7_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          }
        }
      },
      "daplink_if_0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UART_out": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "Shield_out": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "C_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "direction": "I"
          },
          "s_axi_aresetn": {
            "direction": "I"
          },
          "DAPLink_fittedn": {
            "direction": "O"
          },
          "qspi_irq": {
            "direction": "O"
          },
          "ext_spi_clk": {
            "direction": "I"
          },
          "uart_rxd_axi": {
            "direction": "O"
          },
          "SWDI": {
            "direction": "O"
          },
          "SWCLK": {
            "direction": "O"
          },
          "nSRST": {
            "direction": "O"
          },
          "SWDOEN": {
            "direction": "I"
          },
          "SWDO": {
            "direction": "I"
          },
          "uart_txd_axi": {
            "direction": "I"
          },
          "spi_irq": {
            "direction": "O"
          },
          "qspi_xip_irq": {
            "direction": "O"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "m3_for_arty_a7_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "m3_for_arty_a7_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_single_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "m3_for_arty_a7_axi_single_spi_0_0",
            "parameters": {
              "C_FIFO_DEPTH": {
                "value": "256"
              },
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "axi_quad_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "m3_for_arty_a7_axi_quad_spi_0_1",
            "parameters": {
              "C_FIFO_DEPTH": {
                "value": "256"
              },
              "C_SPI_MODE": {
                "value": "2"
              },
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "axi_xip_quad_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "m3_for_arty_a7_axi_xip_quad_spi_0_0",
            "parameters": {
              "C_SPI_MEMORY": {
                "value": "3"
              },
              "C_SPI_MEM_ADDR_BITS": {
                "value": "24"
              },
              "C_SPI_MODE": {
                "value": "2"
              },
              "C_TYPE_OF_AXI4_INTERFACE": {
                "value": "1"
              },
              "C_USE_STARTUP": {
                "value": "0"
              },
              "C_XIP_MODE": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "m3_for_arty_a7_axi_gpio_0_1"
          },
          "axi_protocol_convert_0": {
            "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
            "xci_name": "m3_for_arty_a7_axi_protocol_convert_0_0"
          },
          "DAPLink_to_Arty_shield_0": {
            "vlnv": "Arm.com:user:DAPLink_to_Arty_shield:1.0",
            "xci_name": "m3_for_arty_a7_DAPLink_to_Arty_shield_0_0"
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "axi_quad_spi_0/AXI_LITE"
            ]
          },
          "C_AXI_1": {
            "interface_ports": [
              "C_AXI",
              "axi_protocol_convert_0/S_AXI"
            ]
          },
          "DAPLink_to_Arty_shie_1_shield": {
            "interface_ports": [
              "Shield_out",
              "DAPLink_to_Arty_shield_0/shield"
            ]
          },
          "axi_quad_spi_1_SPI_0": {
            "interface_ports": [
              "axi_quad_spi_0/SPI_0",
              "DAPLink_to_Arty_shield_0/QSPI"
            ]
          },
          "axi_protocol_convert_0_M_AXI": {
            "interface_ports": [
              "axi_xip_quad_spi_0/AXI_FULL",
              "axi_protocol_convert_0/M_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "axi_single_spi_0/AXI_LITE"
            ]
          },
          "axi_single_spi_0_SPI_0": {
            "interface_ports": [
              "axi_single_spi_0/SPI_0",
              "DAPLink_to_Arty_shield_0/SPI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_xip_quad_spi_0/AXI_LITE"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "DAPLink_to_Arty_shie_1_UART": {
            "interface_ports": [
              "UART_out",
              "DAPLink_to_Arty_shield_0/UART_out"
            ]
          },
          "axi_xip_quad_spi_0_SPI_0": {
            "interface_ports": [
              "DAPLink_to_Arty_shield_0/QSPI_XIP",
              "axi_xip_quad_spi_0/SPI_0"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_single_spi_0/s_axi_aclk",
              "axi_quad_spi_0/s_axi_aclk",
              "axi_xip_quad_spi_0/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_xip_quad_spi_0/s_axi4_aclk",
              "axi_protocol_convert_0/aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_single_spi_0/s_axi_aresetn",
              "axi_quad_spi_0/s_axi_aresetn",
              "axi_xip_quad_spi_0/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_xip_quad_spi_0/s_axi4_aresetn",
              "axi_protocol_convert_0/aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN"
            ]
          },
          "DAPLink_to_Arty_shie_1_DAPLink_fittedn": {
            "ports": [
              "DAPLink_to_Arty_shield_0/DAPLink_fittedn",
              "DAPLink_fittedn"
            ]
          },
          "DAPLink_to_Arty_shie_1_uart_rxd_axi": {
            "ports": [
              "DAPLink_to_Arty_shield_0/uart_rxd_axi",
              "uart_rxd_axi"
            ]
          },
          "DAPLink_to_Arty_shie_1_SWDI": {
            "ports": [
              "DAPLink_to_Arty_shield_0/SWDI",
              "SWDI"
            ]
          },
          "DAPLink_to_Arty_shie_1_SWCLK": {
            "ports": [
              "DAPLink_to_Arty_shield_0/SWCLK",
              "SWCLK"
            ]
          },
          "DAPLink_to_Arty_shie_1_SWRSTn": {
            "ports": [
              "DAPLink_to_Arty_shield_0/SWRSTn",
              "nSRST"
            ]
          },
          "uart_txd_axi_1": {
            "ports": [
              "uart_txd_axi",
              "DAPLink_to_Arty_shield_0/uart_txd_axi"
            ]
          },
          "ext_spi_clk_1": {
            "ports": [
              "ext_spi_clk",
              "axi_single_spi_0/ext_spi_clk",
              "axi_quad_spi_0/ext_spi_clk",
              "axi_xip_quad_spi_0/ext_spi_clk",
              "DAPLink_to_Arty_shield_0/ext_spi_clk"
            ]
          },
          "axi_quad_spi_1_ip2intc_irpt": {
            "ports": [
              "axi_quad_spi_0/ip2intc_irpt",
              "qspi_irq"
            ]
          },
          "axi_single_spi_0_ip2intc_irpt": {
            "ports": [
              "axi_single_spi_0/ip2intc_irpt",
              "spi_irq"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "DAPLink_to_Arty_shield_0/qspi_sel"
            ]
          },
          "axi_xip_quad_spi_0_ip2intc_irpt": {
            "ports": [
              "axi_xip_quad_spi_0/ip2intc_irpt",
              "qspi_xip_irq"
            ]
          },
          "SWDO_1": {
            "ports": [
              "SWDO",
              "DAPLink_to_Arty_shield_0/SWDO"
            ]
          },
          "SWDOEN_1": {
            "ports": [
              "SWDOEN",
              "DAPLink_to_Arty_shield_0/SWDOEN"
            ]
          }
        }
      },
      "tri_io_buf_0": {
        "vlnv": "xilinx.com:module_ref:tri_io_buf:1.0",
        "xci_name": "m3_for_arty_a7_tri_io_buf_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tri_io_buf",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "oen_N": {
            "direction": "I"
          },
          "io_pad": {
            "direction": "IO",
            "left": "0",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "m3_for_arty_a7_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "11"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "m3_for_arty_a7_xlconcat_1_0",
        "parameters": {
          "IN6_WIDTH": {
            "value": "25"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "m3_for_arty_a7_xlconstant_1_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "Cortex_M3_0": {
        "vlnv": "Arm.com:CortexM:CORTEXM3_AXI:1.1",
        "xci_name": "m3_for_arty_a7_Cortex_M3_0_0",
        "parameters": {
          "Component_Name": {
            "value": "m3_for_arty_a7_Cortex_M3_0_0"
          },
          "DEBUG_LVL": {
            "value": "2"
          },
          "DTCM_SIZE": {
            "value": "\"0110\""
          },
          "ITCM_INIT_FILE": {
            "value": "bram_a7.hex"
          },
          "ITCM_SIZE": {
            "value": "\"0110\""
          },
          "TRACE_LVL": {
            "value": "1"
          },
          "WIC_PRESENT": {
            "value": "false"
          }
        }
      },
      "Exin_ADC0832_0": {
        "vlnv": "xilinx.com:user:Exin_ADC0832:1.0",
        "xci_name": "m3_for_arty_a7_Exin_ADC0832_0_0"
      },
      "Exin_HeartFre2_0": {
        "vlnv": "xilinx.com:user:Exin_HeartFre2:1.0",
        "xci_name": "m3_for_arty_a7_Exin_HeartFre2_0_0"
      },
      "Exin_MAXMIN2_0": {
        "vlnv": "xilinx.com:user:Exin_MAXMIN2:1.0",
        "xci_name": "m3_for_arty_a7_Exin_MAXMIN2_0_0"
      },
      "Exin_dht11_0": {
        "vlnv": "xilinx.com:user:Exin_dht11:1.0",
        "xci_name": "m3_for_arty_a7_Exin_dht11_0_0"
      },
      "Exin_MPU6050_GYXX_0": {
        "vlnv": "xilinx.com:user:Exin_MPU6050_GYXX:1.0",
        "xci_name": "m3_for_arty_a7_Exin_MPU6050_GYXX_0_0"
      },
      "Exin_StepCounter_deb_0": {
        "vlnv": "xilinx.com:user:Exin_StepCounter_debug:1.0",
        "xci_name": "m3_for_arty_a7_Exin_StepCounter_deb_0_0"
      },
      "breath_led_0": {
        "vlnv": "xilinx.com:user:breath_led:1.0",
        "xci_name": "m3_for_arty_a7_breath_led_0_0"
      },
      "Exin_Timer_0": {
        "vlnv": "xilinx.com:user:Exin_Timer:1.0",
        "xci_name": "m3_for_arty_a7_Exin_Timer_0_0"
      },
      "Exin_beep_0": {
        "vlnv": "xilinx.com:user:Exin_beep:1.0",
        "xci_name": "m3_for_arty_a7_Exin_beep_0_0"
      },
      "axi_uartlite_1": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "m3_for_arty_a7_axi_uartlite_1_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "m3_for_arty_a7_axi_gpio_2_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "3"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "Exin_clk_wizard_0": {
        "vlnv": "xilinx.com:user:Exin_clk_wizard:1.0",
        "xci_name": "m3_for_arty_a7_Exin_clk_wizard_0_0",
        "parameters": {
          "n": {
            "value": "4"
          }
        }
      },
      "Exin_clk_wizard_1": {
        "vlnv": "xilinx.com:user:Exin_clk_wizard:1.0",
        "xci_name": "m3_for_arty_a7_Exin_clk_wizard_1_0",
        "parameters": {
          "n": {
            "value": "50"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "m3_for_arty_a7_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "m3_for_arty_a7_xlconstant_2_0"
      },
      "Exin_noliner2_0": {
        "vlnv": "xilinx.com:user:Exin_noliner2:1.0",
        "xci_name": "m3_for_arty_a7_Exin_noliner2_0_0"
      },
      "Exin_HMITX_0": {
        "vlnv": "xilinx.com:user:Exin_HMITX:1.0",
        "xci_name": "m3_for_arty_a7_Exin_HMITX_0_0"
      },
      "Exin_IO_printer_0": {
        "vlnv": "xilinx.com:user:Exin_IO_printer:1.0",
        "xci_name": "m3_for_arty_a7_Exin_IO_printer_0_0",
        "parameters": {
          "n": {
            "value": "500000"
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "Exin_ADC0832_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "Exin_MAXMIN2_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M14_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M14_AXI",
          "Exin_beep_0/S0_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "qspi_flash",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "Cortex_M3_0_CM3_SYS_AXI3": {
        "interface_ports": [
          "Cortex_M3_0/CM3_SYS_AXI3",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_gpio_1_GPIO2": {
        "interface_ports": [
          "push_buttons_4bits",
          "axi_gpio_1/GPIO2"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_0_M19_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M19_AXI",
          "Exin_noliner2_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_uartlite_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "rgb_led",
          "axi_gpio_1/GPIO"
        ]
      },
      "V2C_DAPLink_interface_Shield_out": {
        "interface_ports": [
          "DAPLink",
          "daplink_if_0/Shield_out"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "daplink_if_0/S_AXI",
          "axi_interconnect_0/M05_AXI"
        ]
      },
      "V2C_DAPLink_interface_UART_out": {
        "interface_ports": [
          "usb_uart",
          "daplink_if_0/UART_out"
        ]
      },
      "axi_interconnect_0_M18_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M18_AXI",
          "Exin_HMITX_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "Exin_HeartFre2_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M17_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M17_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "axi_interconnect_0_M11_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M11_AXI",
          "Exin_StepCounter_deb_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M12_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M12_AXI",
          "breath_led_0/S0_AXI"
        ]
      },
      "axi_gpio_2_GPIO": {
        "interface_ports": [
          "GPIO_CAM",
          "axi_gpio_2/GPIO"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "Exin_MPU6050_GYXX_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "Exin_dht11_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M16_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M16_AXI",
          "Exin_IO_printer_0/S0_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M13_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M13_AXI",
          "Exin_Timer_0/S0_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "led_4bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M15_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M15_AXI",
          "axi_uartlite_1/S_AXI"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "dip_switches_4bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "Cortex_M3_0_CM3_CODE_AXI3": {
        "interface_ports": [
          "Cortex_M3_0/CM3_CODE_AXI3",
          "daplink_if_0/C_AXI"
        ]
      }
    },
    "nets": {
      "TDO_out": {
        "ports": [
          "TDO",
          "tri_io_buf_0/io_pad"
        ]
      },
      "V2C_DAPLink_interface_DAPLink_fittedn": {
        "ports": [
          "daplink_if_0/DAPLink_fittedn",
          "xlconcat_1/In0",
          "xlconcat_0/In7"
        ]
      },
      "V2C_DAPLink_interface_qspi_irq": {
        "ports": [
          "daplink_if_0/qspi_irq",
          "xlconcat_0/In4"
        ]
      },
      "V2C_DAPLink_interface_qspi_xip_irq": {
        "ports": [
          "daplink_if_0/qspi_xip_irq",
          "xlconcat_0/In6"
        ]
      },
      "V2C_DAPLink_interface_spi_irq": {
        "ports": [
          "daplink_if_0/spi_irq",
          "xlconcat_0/In5"
        ]
      },
      "V2C_DAPLink_interface_uart_rxd_axi": {
        "ports": [
          "daplink_if_0/uart_rxd_axi",
          "axi_uartlite_0/rx"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "axi_gpio_1_ip2intc_irpt": {
        "ports": [
          "axi_gpio_1/ip2intc_irpt",
          "xlconcat_0/In2"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "xlconcat_0/In3"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In0"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "daplink_if_0/uart_txd_axi"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "Clocks_and_Resets/clk_cpu",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "daplink_if_0/s_axi_aclk",
          "axi_interconnect_0/M05_ACLK",
          "Cortex_M3_0/HCLK",
          "Exin_ADC0832_0/s0_axi_aclk",
          "axi_interconnect_0/M06_ACLK",
          "Exin_HeartFre2_0/s0_axi_aclk",
          "axi_interconnect_0/M07_ACLK",
          "Exin_MAXMIN2_0/s0_axi_aclk",
          "axi_interconnect_0/M08_ACLK",
          "Exin_dht11_0/s0_axi_aclk",
          "axi_interconnect_0/M09_ACLK",
          "Exin_MPU6050_GYXX_0/s00_axi_aclk",
          "axi_interconnect_0/M10_ACLK",
          "Exin_StepCounter_deb_0/s00_axi_aclk",
          "axi_interconnect_0/M11_ACLK",
          "breath_led_0/s0_axi_aclk",
          "axi_interconnect_0/M12_ACLK",
          "Exin_Timer_0/s0_axi_aclk",
          "axi_interconnect_0/M13_ACLK",
          "Exin_beep_0/s0_axi_aclk",
          "axi_interconnect_0/M14_ACLK",
          "axi_uartlite_1/s_axi_aclk",
          "axi_interconnect_0/M15_ACLK",
          "axi_interconnect_0/M16_ACLK",
          "axi_gpio_2/s_axi_aclk",
          "axi_interconnect_0/M17_ACLK",
          "axi_interconnect_0/M18_ACLK",
          "Exin_noliner2_0/s0_axi_aclk",
          "axi_interconnect_0/M19_ACLK",
          "Exin_HMITX_0/s0_axi_aclk",
          "Exin_IO_printer_0/s0_axi_aclk"
        ]
      },
      "daplink_if_0_nSRST": {
        "ports": [
          "daplink_if_0/nSRST",
          "Clocks_and_Resets/aux_reset_in"
        ]
      },
      "ext_spi_clk_1": {
        "ports": [
          "Clocks_and_Resets/clk_qspi",
          "axi_quad_spi_0/ext_spi_clk",
          "daplink_if_0/ext_spi_clk"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "Clocks_and_Resets/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "daplink_if_0/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "Clocks_and_Resets/interconnect_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "Clocks_and_Resets/sys_clock"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_1/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Cortex_M3_0/IRQ"
        ]
      },
      "Clocks_and_Resets_sysresetn": {
        "ports": [
          "Clocks_and_Resets/sysresetn",
          "Cortex_M3_0/SYSRESETn"
        ]
      },
      "Clocks_and_Resets_dbgresetn": {
        "ports": [
          "Clocks_and_Resets/dbgresetn",
          "Cortex_M3_0/DBGRESETn"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "Cortex_M3_0/CFGITCMEN"
        ]
      },
      "TDI_1": {
        "ports": [
          "TDI",
          "Cortex_M3_0/TDI"
        ]
      },
      "nTRST_1": {
        "ports": [
          "nTRST",
          "Cortex_M3_0/nTRST"
        ]
      },
      "CortexM3DbgAXI_0_TDO": {
        "ports": [
          "Cortex_M3_0/TDO",
          "tri_io_buf_0/din"
        ]
      },
      "CortexM3DbgAXI_0_nTDOEN": {
        "ports": [
          "Cortex_M3_0/nTDOEN",
          "tri_io_buf_0/oen_N"
        ]
      },
      "CortexM3DbgAXI_0_SWDOEN": {
        "ports": [
          "Cortex_M3_0/SWDOEN",
          "daplink_if_0/SWDOEN"
        ]
      },
      "CortexM3DbgAXI_0_SWDO": {
        "ports": [
          "Cortex_M3_0/SWDO",
          "daplink_if_0/SWDO"
        ]
      },
      "daplink_if_0_SWCLK": {
        "ports": [
          "daplink_if_0/SWCLK",
          "Cortex_M3_0/SWCLKTCK"
        ]
      },
      "daplink_if_0_SWDI": {
        "ports": [
          "daplink_if_0/SWDI",
          "Cortex_M3_0/SWDITMS"
        ]
      },
      "Cortex_M3_0_SYSRESETREQ": {
        "ports": [
          "Cortex_M3_0/SYSRESETREQ",
          "Clocks_and_Resets/sysresetreq"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "Clocks_and_Resets/sys_reset_n"
        ]
      },
      "Exin_ADC0832_0_clk_0832": {
        "ports": [
          "Exin_ADC0832_0/clk_0832",
          "CLK_0832"
        ]
      },
      "Exin_ADC0832_0_DI": {
        "ports": [
          "Exin_ADC0832_0/DI",
          "DI_0832"
        ]
      },
      "Exin_ADC0832_0_cs": {
        "ports": [
          "Exin_ADC0832_0/cs",
          "CS_0832"
        ]
      },
      "Exin_ADC0832_0_OUT0832": {
        "ports": [
          "Exin_ADC0832_0/OUT0832",
          "Exin_HeartFre2_0/data",
          "Exin_MAXMIN2_0/data"
        ]
      },
      "Exin_MAXMIN2_0_Thread0": {
        "ports": [
          "Exin_MAXMIN2_0/Thread0",
          "Exin_HeartFre2_0/SCH_thread0"
        ]
      },
      "Net": {
        "ports": [
          "DHT_Data",
          "Exin_dht11_0/Data"
        ]
      },
      "breath_led_0_led": {
        "ports": [
          "breath_led_0/led",
          "LED"
        ]
      },
      "Exin_beep_0_beep_IO": {
        "ports": [
          "Exin_beep_0/beep_IO",
          "BEEP"
        ]
      },
      "axi_uartlite_1_tx": {
        "ports": [
          "axi_uartlite_1/tx",
          "HMI_TXD"
        ]
      },
      "HMI_RXD_1": {
        "ports": [
          "HMI_RXD",
          "axi_uartlite_1/rx"
        ]
      },
      "axi_uartlite_1_interrupt": {
        "ports": [
          "axi_uartlite_1/interrupt",
          "xlconcat_0/In8"
        ]
      },
      "Exin_IO_printer_0_IO": {
        "ports": [
          "Exin_IO_printer_0/IO",
          "IO_PRINTER"
        ]
      },
      "axi_gpio_2_ip2intc_irpt": {
        "ports": [
          "axi_gpio_2/ip2intc_irpt",
          "xlconcat_0/In10"
        ]
      },
      "Clocks_and_Resets_clk_5MHZ": {
        "ports": [
          "Clocks_and_Resets/clk_5MHZ",
          "Exin_clk_wizard_0/clk",
          "Exin_IO_printer_0/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "Exin_clk_wizard_1/rst",
          "Exin_clk_wizard_0/rst"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "Exin_beep_0/start"
        ]
      },
      "D0832_1": {
        "ports": [
          "D0832",
          "Exin_ADC0832_0/D0832"
        ]
      },
      "Exin_clk_wizard_0_q": {
        "ports": [
          "Exin_clk_wizard_0/q",
          "Exin_ADC0832_0/clk"
        ]
      },
      "Exin_clk_wizard_1_q": {
        "ports": [
          "Exin_clk_wizard_1/q",
          "Exin_MAXMIN2_0/clk",
          "Exin_dht11_0/clk",
          "Exin_HeartFre2_0/clk"
        ]
      },
      "MPU_RXD_1": {
        "ports": [
          "MPU_RXD",
          "Exin_MPU6050_GYXX_0/rxd"
        ]
      },
      "Clocks_and_Resets_peripheral_aresetn1": {
        "ports": [
          "Clocks_and_Resets/peripheral_aresetn1",
          "Exin_ADC0832_0/s0_axi_aresetn",
          "axi_interconnect_0/M06_ARESETN",
          "Exin_HeartFre2_0/s0_axi_aresetn",
          "axi_interconnect_0/M07_ARESETN",
          "Exin_MAXMIN2_0/s0_axi_aresetn",
          "axi_interconnect_0/M08_ARESETN",
          "Exin_dht11_0/s0_axi_aresetn",
          "axi_interconnect_0/M09_ARESETN",
          "Exin_MPU6050_GYXX_0/s00_axi_aresetn",
          "axi_interconnect_0/M10_ARESETN",
          "Exin_StepCounter_deb_0/s00_axi_aresetn",
          "axi_interconnect_0/M11_ARESETN",
          "breath_led_0/s0_axi_aresetn",
          "axi_interconnect_0/M12_ARESETN",
          "Exin_Timer_0/s0_axi_aresetn",
          "axi_interconnect_0/M13_ARESETN",
          "Exin_beep_0/s0_axi_aresetn",
          "axi_interconnect_0/M14_ARESETN",
          "axi_uartlite_1/s_axi_aresetn",
          "axi_interconnect_0/M15_ARESETN",
          "axi_interconnect_0/M16_ARESETN",
          "axi_gpio_2/s_axi_aresetn",
          "axi_interconnect_0/M17_ARESETN",
          "axi_interconnect_0/M18_ARESETN",
          "Exin_noliner2_0/s0_axi_aresetn",
          "axi_interconnect_0/M19_ARESETN",
          "Exin_HMITX_0/s0_axi_aresetn",
          "Exin_IO_printer_0/s0_axi_aresetn"
        ]
      },
      "Exin_HMITX_0_dout": {
        "ports": [
          "Exin_HMITX_0/dout",
          "BT_TXD"
        ]
      },
      "Clocks_and_Resets_clk_50MHZ": {
        "ports": [
          "Clocks_and_Resets/clk_50MHZ",
          "Exin_clk_wizard_1/clk",
          "Exin_noliner2_0/clk",
          "Exin_MPU6050_GYXX_0/clk",
          "Exin_StepCounter_deb_0/clk",
          "Exin_beep_0/clk",
          "Exin_HMITX_0/clk"
        ]
      },
      "Clocks_and_Resets_clk_100MHZ": {
        "ports": [
          "Clocks_and_Resets/clk_100MHZ",
          "Exin_Timer_0/clk"
        ]
      }
    },
    "addressing": {
      "/Cortex_M3_0": {
        "address_spaces": {
          "CM3_SYS_AXI3": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_Exin_ADC0832_0_S0_AXI_reg": {
                "address_block": "/Exin_ADC0832_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_Exin_HMITX_0_S0_AXI_reg": {
                "address_block": "/Exin_HMITX_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44AB0000",
                "range": "64K"
              },
              "SEG_Exin_HeartFre2_0_S0_AXI_reg": {
                "address_block": "/Exin_HeartFre2_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_Exin_IO_printer_0_S0_AXI_reg": {
                "address_block": "/Exin_IO_printer_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A90000",
                "range": "64K"
              },
              "SEG_Exin_MAXMIN2_0_S0_AXI_reg": {
                "address_block": "/Exin_MAXMIN2_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_Exin_MPU6050_GYXX_0_S00_AXI_reg": {
                "address_block": "/Exin_MPU6050_GYXX_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_Exin_StepCounter_deb_0_S00_AXI_reg": {
                "address_block": "/Exin_StepCounter_deb_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_Exin_Timer_0_S0_AXI_reg": {
                "address_block": "/Exin_Timer_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A70000",
                "range": "64K"
              },
              "SEG_Exin_beep_0_S0_AXI_reg": {
                "address_block": "/Exin_beep_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A80000",
                "range": "64K"
              },
              "SEG_Exin_dht11_0_S0_AXI_reg": {
                "address_block": "/Exin_dht11_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_Exin_noliner2_0_S0_AXI_reg": {
                "address_block": "/Exin_noliner2_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44AA0000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x60000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40110000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/daplink_if_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40120000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40130000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg1": {
                "address_block": "/daplink_if_0/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_single_spi_0_Reg": {
                "address_block": "/daplink_if_0/axi_single_spi_0/AXI_LITE/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_xip_quad_spi_0_Reg": {
                "address_block": "/daplink_if_0/axi_xip_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_breath_led_0_S0_AXI_reg": {
                "address_block": "/breath_led_0/S0_AXI/S0_AXI_reg",
                "offset": "0x44A60000",
                "range": "64K"
              }
            }
          },
          "CM3_CODE_AXI3": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_xip_quad_spi_0_MEM0": {
                "address_block": "/daplink_if_0/axi_xip_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}