Info: Generated by version: 23.3 build 104
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\stratix\qts_qsfp_sdi\qts_qsfp_sdi\dni\sld\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\stratix\qts_qsfp_sdi\qts_qsfp_sdi\dni\sld\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo).
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo).
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.splitter: splitter.nodes must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_xzyjavi"
Info: alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_qu5zewq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_transacto_fabric_1920_e2loc7i"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_jtag_debug_link_internal_1920_sadpt3a"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_debug_fabric_1920_t2m2ivy"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_3ssc7aa"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_zq2btwi"
Info: conf_reset_src: "Generating: conf_reset_src"
Info: grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: altera_internal_oscillator_atom"
Info: alt_sld_fab_0: "Generating: altera_avalon_packets_to_master"
Info: alt_sld_fab_0: "Generating: altera_trace_rom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_mm_interconnect_1920_kvil7yy"
Info: alt_sld_fab_0: "Generating: altera_avalon_st_jtag_interface"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_timing_adapter_1940_jyrhnbi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy"
Info: alt_sld_fab_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: alt_sld_fab_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_demultiplexer_1930_sn3ldsy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_multiplexer_1930_ulkyqry"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_demultiplexer_1930_noh4s6a"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_channel_adapter_1921_c47inca"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_channel_adapter_1921_hy2pq3y"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_channel_adapter_1921_qn4c6wi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_timing_adapter_1940_4cx6mza"
Info: alt_sld_fab_0: "Generating: altera_mgmt_reset"
Info: alt_sld_fab_0: "Generating: altera_reset_controller"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_st_dc_fifo_1950_w4zc75y"
Info: alt_sld_fab_0: "Generating: conf_reset_src"
Info: alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_master_translator_192_lykd4la"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_slave_translator_191_x56fcki"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_master_agent_1921_2inlndi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_slave_agent_1921_b6r3djy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_router_1921_bio6jwi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_router_1921_ww4g4ya"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_2wwphby"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_457fupy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 49 modules, 76 files
Info: Finished: Create HDL design files for synthesis
