Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 28 13:21:42 2020
| Host         : LAPTOP-KDBVI58S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (9)
6. checking no_output_delay (9)
7. checking multiple_clock (1829)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: system_i/button_debounce_0/inst/button_event_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 48 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1829)
---------------------------------
 There are 1829 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.685    -1882.539                   1377                 6375        0.037        0.000                      0                 6375       -0.155       -0.155                       1                  2733  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
clk_in1_0                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_1                             {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_1                             {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                                           {0.000 2.380}        4.761           210.040         
  pclk                                                    {0.000 9.522}        19.044          52.510          
sys_clk_pin                                               {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_1_1                           {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_1_1                           {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
    system_i/rgb2dvi_0/U0/SerialClk                       {0.000 1.000}        2.000           500.000         
  clk_out2_system_clk_wiz_1_0                             {0.000 1.000}        2.000           500.000         
  clkfbout_system_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                                  -3.402    -1618.285                   1339                 5043        0.104        0.000                      0                 5043        0.264        0.000                       0                  1832  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                                               7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                             2.606        0.000                       0                     9  
  pclk                                                          8.279        0.000                      0                  450        0.129        0.000                      0                  450        9.022        0.000                       0                   265  
sys_clk_pin                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1_1                                -3.402    -1617.299                   1339                 5043        0.104        0.000                      0                 5043        0.264        0.000                       0                  1832  
  clkfbout_system_clk_wiz_0_1_1                                                                                                                                                                             7.845        0.000                       0                     3  
system_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_1_0                                  -8.741     -239.785                     36                  612        0.122        0.000                      0                  612        4.020        0.000                       0                   336  
    system_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                                         0.333        0.000                       0                     8  
  clk_out2_system_clk_wiz_1_0                                                                                                                                                                              -0.155       -0.155                       1                     2  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.049        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.549        0.000                      0                   46        0.251        0.000                      0                   46       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                           clk_out1_system_clk_wiz_0_1        -13.685      -13.685                      1                    1        4.294        0.000                      0                    1  
clk_out1_system_clk_wiz_0_1_1  clk_out1_system_clk_wiz_0_1         -3.402    -1618.285                   1339                 5043        0.037        0.000                      0                 5043  
clk_out1_system_clk_wiz_0_1    clk_out1_system_clk_wiz_0_1_1       -3.402    -1618.285                   1339                 5043        0.037        0.000                      0                 5043  
pclk                           clk_out1_system_clk_wiz_0_1_1      -13.684      -13.684                      1                    1        4.295        0.000                      0                    1  
pclk                           clk_out1_system_clk_wiz_1_0        -10.784      -10.784                      1                    1        2.669        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :         1339  Failing Endpoints,  Worst Slack       -3.402ns,  Total Violation    -1618.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.164ns (14.452%)  route 6.890ns (85.548%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.382     5.956    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__43/O
                         net (fo=2, routed)           0.000     6.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/EX_Op1_reg[31][0]
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     6.292 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.966     7.258    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1_n_0
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.237     3.856    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.856    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.952ns (11.630%)  route 7.234ns (88.370%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           1.203     7.390    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.504     3.595    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.061     4.037    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.040ns (24.817%)  route 6.180ns (75.183%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.325     6.904    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.429 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.429    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_40
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.056ns (25.390%)  route 6.042ns (74.610%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.186     6.766    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_S_O)       0.541     7.307 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.307    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_pc_ii_16
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 -3.179    

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.078ns (25.684%)  route 6.013ns (74.316%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.157     6.737    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_S_O)       0.563     7.300 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.300    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.040ns (25.420%)  route 5.985ns (74.580%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.130     6.709    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X17Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.234 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.234    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.040ns (25.716%)  route 5.893ns (74.284%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.037     6.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X27Y32         MUXF7 (Prop_muxf7_S_O)       0.525     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.060ns (25.968%)  route 5.873ns (74.032%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.017     6.597    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_S_O)       0.545     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.060ns (26.049%)  route 5.848ns (73.951%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         1.993     6.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X19Y20         MUXF7 (Prop_muxf7_S_O)       0.545     7.117 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.117    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/of_pc_ii_0
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.488     3.579    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Clk
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.077    
                         clock uncertainty           -0.067     4.010    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)        0.064     4.074    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.164ns (15.127%)  route 6.531ns (84.873%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           0.000     6.187    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op1_reg[30][0]
    SLICE_X16Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.399 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.500     6.899    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1_n_0
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.218     3.875    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X18Y19         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=9, routed)           0.275    -0.133    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[8]
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.823    -0.806    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/C
                         clock pessimism              0.498    -0.308    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.071    -0.237    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.559    -0.567    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X12Y17         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.308    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.801    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.269    -0.532    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.423    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.251ns (51.265%)  route 0.239ns (48.735%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.557    -0.569    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X21Y33         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.239    -0.190    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op1_reg[0][29]
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__132/O
                         net (fo=1, routed)           0.000    -0.145    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/EX_Op1_reg[2]_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1_n_0
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.827    -0.802    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/C
                         clock pessimism              0.498    -0.304    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.105    -0.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.563    -0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.366    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.233    -0.563    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.075    -0.488    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.566    -0.560    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059    -0.361    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.795    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.560    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.076    -0.484    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.555    -0.571    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.076    -0.354    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X26Y22         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.309    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.808    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.250    -0.558    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.121    -0.437    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.248ns (49.475%)  route 0.253ns (50.525%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.573    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y29         FDSE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.253    -0.179    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.134 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native_i_1__136/O
                         net (fo=1, routed)           0.000    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/I093_out
    SLICE_X15Y30         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.072 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.072    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_pc_ii_23
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.825    -0.804    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.306    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.201    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X28Y24     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y23     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y32     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y32     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { clk_rxp_0 }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.102ns  (logic 0.459ns (41.653%)  route 0.643ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.643    21.939    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.081    30.218    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.218    
                         arrival time                         -21.939    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.106ns  (logic 0.459ns (41.501%)  route 0.647ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.647    21.943    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.067    30.232    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.232    
                         arrival time                         -21.943    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.060ns  (logic 0.459ns (43.321%)  route 0.601ns (56.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.601    21.897    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.058    30.241    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.241    
                         arrival time                         -21.897    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.001ns  (logic 0.459ns (45.876%)  route 0.542ns (54.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.542    21.838    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.061    30.238    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                         -21.838    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.871%)  route 0.520ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.520    21.816    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.081    30.218    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.218    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.735%)  route 0.523ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.523    21.819    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.067    30.232    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.232    
                         arrival time                         -21.819    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.973ns  (logic 0.459ns (47.152%)  route 0.514ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.514    21.811    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.225    30.334    
                         clock uncertainty           -0.035    30.299    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.058    30.241    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.241    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.937ns  (logic 0.459ns (48.988%)  route 0.478ns (51.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.308ns = ( 20.830 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.632    20.830    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.289 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.478    21.767    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.514    29.104    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.225    30.329    
                         clock uncertainty           -0.035    30.294    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.081    30.213    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.213    
                         arrival time                         -21.767    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.945ns  (logic 0.459ns (48.593%)  route 0.486ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.308ns = ( 20.830 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.632    20.830    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.289 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.486    21.775    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.514    29.104    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.225    30.329    
                         clock uncertainty           -0.035    30.294    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.067    30.227    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.227    
                         arrival time                         -21.775    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.934ns  (logic 0.459ns (49.144%)  route 0.475ns (50.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.308ns = ( 20.830 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.632    20.830    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.289 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.475    21.764    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.514    29.104    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.225    30.329    
                         clock uncertainty           -0.035    30.294    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.061    30.233    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.233    
                         arrival time                         -21.764    
  -------------------------------------------------------------------
                         slack                                  8.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.175%)  route 0.311ns (68.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y11          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[5]/Q
                         net (fo=6, routed)           0.311     3.951    system_i/csi_to_axis_0/U0/parser_inst/D[5]
    SLICE_X18Y11         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.829     4.921    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y11         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/C
                         clock pessimism             -1.162     3.759    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.063     3.822    system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.764%)  route 0.369ns (69.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.560     3.495    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y11         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.164     3.659 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/Q
                         net (fo=1, routed)           0.369     4.028    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.872     4.965    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.869    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.764%)  route 0.369ns (69.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.560     3.495    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y11         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.164     3.659 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.369     4.028    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.872     4.965    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     3.869    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.566     3.501    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y14          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.110     3.752    system_i/csi_to_axis_0/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X1Y13          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.834     4.926    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y13          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.410     3.516    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.070     3.586    system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_align_inst/data_dly_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.566     3.501    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y13          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[0][23]/Q
                         net (fo=3, routed)           0.125     3.767    system_i/csi_to_axis_0/U0/lane_align_inst/p_7_in[15]
    SLICE_X4Y12          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_dly_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.834     4.926    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y12          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_dly_reg[0][15]/C
                         clock pessimism             -1.391     3.535    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.066     3.601    system_i/csi_to_axis_0/U0/lane_align_inst/data_dly_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/sm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.565     3.500    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y9           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/sm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.141     3.641 r  system_i/csi_to_axis_0/U0/lane_merge_inst/sm_state_reg[0]/Q
                         net (fo=8, routed)           0.087     3.728    system_i/csi_to_axis_0/U0/lane_merge_inst/sm_state_reg_n_0_[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.045     3.773 r  system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_i_1/O
                         net (fo=1, routed)           0.000     3.773    system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.835     4.927    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y9           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_reg/C
                         clock pessimism             -1.414     3.513    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091     3.604    system_i/csi_to_axis_0/U0/lane_merge_inst/valid_out_reg
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.570     3.505    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/Q
                         net (fo=1, routed)           0.115     3.761    system_i/csi_to_axis_0/U0/lane_align_inst/dl1_datahs[6]
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.839     4.931    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][22]/C
                         clock pessimism             -1.410     3.521    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.070     3.591    system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.570     3.505    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/Q
                         net (fo=1, routed)           0.118     3.764    system_i/csi_to_axis_0/U0/lane_align_inst/dl1_datahs[7]
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.839     4.931    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][23]/C
                         clock pessimism             -1.410     3.521    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.072     3.593    system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.570     3.505    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/Q
                         net (fo=1, routed)           0.114     3.760    system_i/csi_to_axis_0/U0/lane_align_inst/dl1_datahs[5]
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.839     4.931    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][21]/C
                         clock pessimism             -1.410     3.521    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.066     3.587    system_i/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.440%)  route 0.322ns (71.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X12Y7          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.128     3.627 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[9]/Q
                         net (fo=3, routed)           0.322     3.949    system_i/csi_to_axis_0/U0/parser_inst/D[9]
    SLICE_X19Y10         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.829     4.921    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y10         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/C
                         clock pessimism             -1.162     3.759    
    SLICE_X19Y10         FDRE (Hold_fdre_C_D)         0.017     3.776    system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.776    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y3  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X7Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X7Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X6Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X6Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X6Y11    system_i/csi_to_axis_0/U0/lane_align_inst/to_flag_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_flag_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y3     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y15    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y15    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt_reg[1][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y11    system_i/csi_to_axis_0/U0/lane_align_inst/to_flag_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y7     system_i/csi_to_axis_0/U0/lane_align_inst/to_flag_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X4Y10    system_i/csi_to_axis_0/U0/lane_align_inst/transfer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y7     system_i/csi_to_axis_0/U0/lane_align_inst/transfer_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y14    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y14    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1_1
  To Clock:  clk_out1_system_clk_wiz_0_1_1

Setup :         1339  Failing Endpoints,  Worst Slack       -3.402ns,  Total Violation    -1617.299ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.164ns (14.452%)  route 6.890ns (85.548%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.382     5.956    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__43/O
                         net (fo=2, routed)           0.000     6.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/EX_Op1_reg[31][0]
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     6.292 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.966     7.258    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1_n_0
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.237     3.856    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.856    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.952ns (11.630%)  route 7.234ns (88.370%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           1.203     7.390    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.504     3.595    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.061     4.037    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 -3.352    

Slack (VIOLATED) :        -3.266ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.040ns (24.817%)  route 6.180ns (75.183%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.325     6.904    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.429 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.429    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_40
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 -3.266    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.056ns (25.390%)  route 6.042ns (74.610%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.186     6.766    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_S_O)       0.541     7.307 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.307    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_pc_ii_16
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.171ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.078ns (25.684%)  route 6.013ns (74.316%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.157     6.737    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_S_O)       0.563     7.300 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.300    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 -3.171    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.040ns (25.420%)  route 5.985ns (74.580%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.130     6.709    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X17Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.234 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.234    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.040ns (25.716%)  route 5.893ns (74.284%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.037     6.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X27Y32         MUXF7 (Prop_muxf7_S_O)       0.525     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.060ns (25.968%)  route 5.873ns (74.032%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.017     6.597    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_S_O)       0.545     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.043ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.060ns (26.049%)  route 5.848ns (73.951%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         1.993     6.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X19Y20         MUXF7 (Prop_muxf7_S_O)       0.545     7.117 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.117    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/of_pc_ii_0
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.488     3.579    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Clk
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.077    
                         clock uncertainty           -0.067     4.010    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)        0.064     4.074    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 -3.043    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.164ns (15.127%)  route 6.531ns (84.873%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           0.000     6.187    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op1_reg[30][0]
    SLICE_X16Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.399 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.500     6.899    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1_n_0
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.218     3.875    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X18Y19         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=9, routed)           0.275    -0.133    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[8]
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.823    -0.806    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/C
                         clock pessimism              0.498    -0.308    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.071    -0.237    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.559    -0.567    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X12Y17         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.308    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.801    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.269    -0.532    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.423    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.251ns (51.265%)  route 0.239ns (48.735%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.557    -0.569    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X21Y33         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.239    -0.190    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op1_reg[0][29]
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__132/O
                         net (fo=1, routed)           0.000    -0.145    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/EX_Op1_reg[2]_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1_n_0
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.827    -0.802    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/C
                         clock pessimism              0.498    -0.304    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.105    -0.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.563    -0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.366    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.233    -0.563    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.075    -0.488    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.566    -0.560    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059    -0.361    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.795    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.560    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.076    -0.484    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.555    -0.571    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.076    -0.354    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X26Y22         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.309    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.808    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.250    -0.558    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.121    -0.437    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.248ns (49.475%)  route 0.253ns (50.525%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.573    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y29         FDSE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.253    -0.179    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.134 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native_i_1__136/O
                         net (fo=1, routed)           0.000    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/I093_out
    SLICE_X15Y30         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.072 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.072    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_pc_ii_23
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.825    -0.804    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.306    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.201    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.498    -0.307    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X28Y24     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y23     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y27     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y32     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y32     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y28     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X14Y25     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1_1
  To Clock:  clkfbout_system_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :           36  Failing Endpoints,  Worst Slack       -8.741ns,  Total Violation     -239.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.741ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 7.791ns (41.779%)  route 10.857ns (58.221%))
  Logic Levels:           29  (CARRY4=10 LDCE=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.946 r  system_i/gamma_correction_0/inst/g4_carry__0/O[2]
                         net (fo=10, routed)          0.659    10.605    system_i/gamma_correction_0/inst/g4_carry__0_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.301    10.906 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_9/O
                         net (fo=1, routed)           0.582    11.487    system_i/gamma_correction_0/inst/g4__34_carry__0_i_9_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_1/O
                         net (fo=2, routed)           0.637    12.248    system_i/gamma_correction_0/inst/g4__34_carry__0_i_1_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.372    system_i/gamma_correction_0/inst/g4__34_carry__0_i_5_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.748 r  system_i/gamma_correction_0/inst/g4__34_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.748    system_i/gamma_correction_0/inst/g4__34_carry__0_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.063 r  system_i/gamma_correction_0/inst/g4__34_carry__1/O[3]
                         net (fo=3, routed)           0.638    13.701    system_i/gamma_correction_0/inst/g4__34_carry__1_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I2_O)        0.307    14.008 r  system_i/gamma_correction_0/inst/g2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.008    system_i/gamma_correction_0/inst/g2_carry__0_i_6_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.406 r  system_i/gamma_correction_0/inst/g2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    system_i/gamma_correction_0/inst/g2_carry__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.740 f  system_i/gamma_correction_0/inst/g2_carry__1/O[1]
                         net (fo=2, routed)           0.595    15.336    system_i/gamma_correction_0/inst/g2_carry__1_n_6
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.303    15.639 r  system_i/gamma_correction_0/inst/g1_carry_i_5/O
                         net (fo=1, routed)           0.000    15.639    system_i/gamma_correction_0/inst/g1_carry_i_5_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.171 r  system_i/gamma_correction_0/inst/g1_carry/CO[3]
                         net (fo=8, routed)           1.105    17.276    system_i/gamma_correction_0/inst/g1_carry_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    17.400 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.459    17.858    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.982 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    17.982    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.199 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.199    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1_n_0
    SLICE_X31Y18         LDCE (DToQ_ldce_D_Q)         0.338    18.537 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]/Q
                         net (fo=6, routed)           0.474    19.012    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.136 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.301    19.437    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.561 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.584    20.144    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124    20.268 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    20.268    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.031    11.527    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -20.268    
  -------------------------------------------------------------------
                         slack                                 -8.741    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 7.791ns (41.817%)  route 10.840ns (58.183%))
  Logic Levels:           29  (CARRY4=10 LDCE=1 LUT2=1 LUT3=4 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.946 r  system_i/gamma_correction_0/inst/g4_carry__0/O[2]
                         net (fo=10, routed)          0.659    10.605    system_i/gamma_correction_0/inst/g4_carry__0_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.301    10.906 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_9/O
                         net (fo=1, routed)           0.582    11.487    system_i/gamma_correction_0/inst/g4__34_carry__0_i_9_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_1/O
                         net (fo=2, routed)           0.637    12.248    system_i/gamma_correction_0/inst/g4__34_carry__0_i_1_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.372    system_i/gamma_correction_0/inst/g4__34_carry__0_i_5_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.748 r  system_i/gamma_correction_0/inst/g4__34_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.748    system_i/gamma_correction_0/inst/g4__34_carry__0_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.063 r  system_i/gamma_correction_0/inst/g4__34_carry__1/O[3]
                         net (fo=3, routed)           0.638    13.701    system_i/gamma_correction_0/inst/g4__34_carry__1_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I2_O)        0.307    14.008 r  system_i/gamma_correction_0/inst/g2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.008    system_i/gamma_correction_0/inst/g2_carry__0_i_6_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.406 r  system_i/gamma_correction_0/inst/g2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    system_i/gamma_correction_0/inst/g2_carry__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.740 f  system_i/gamma_correction_0/inst/g2_carry__1/O[1]
                         net (fo=2, routed)           0.595    15.336    system_i/gamma_correction_0/inst/g2_carry__1_n_6
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.303    15.639 r  system_i/gamma_correction_0/inst/g1_carry_i_5/O
                         net (fo=1, routed)           0.000    15.639    system_i/gamma_correction_0/inst/g1_carry_i_5_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.171 r  system_i/gamma_correction_0/inst/g1_carry/CO[3]
                         net (fo=8, routed)           1.105    17.276    system_i/gamma_correction_0/inst/g1_carry_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    17.400 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.459    17.858    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.982 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    17.982    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.199 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.199    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1_n_0
    SLICE_X31Y18         LDCE (DToQ_ldce_D_Q)         0.338    18.537 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]/Q
                         net (fo=6, routed)           0.474    19.012    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.136 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.301    19.437    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.561 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.567    20.127    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.251 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    20.251    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.031    11.527    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -20.251    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.722ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 7.791ns (41.819%)  route 10.839ns (58.181%))
  Logic Levels:           29  (CARRY4=10 LDCE=1 LUT2=1 LUT3=4 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.946 r  system_i/gamma_correction_0/inst/g4_carry__0/O[2]
                         net (fo=10, routed)          0.659    10.605    system_i/gamma_correction_0/inst/g4_carry__0_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.301    10.906 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_9/O
                         net (fo=1, routed)           0.582    11.487    system_i/gamma_correction_0/inst/g4__34_carry__0_i_9_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_1/O
                         net (fo=2, routed)           0.637    12.248    system_i/gamma_correction_0/inst/g4__34_carry__0_i_1_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.372    system_i/gamma_correction_0/inst/g4__34_carry__0_i_5_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.748 r  system_i/gamma_correction_0/inst/g4__34_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.748    system_i/gamma_correction_0/inst/g4__34_carry__0_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.063 r  system_i/gamma_correction_0/inst/g4__34_carry__1/O[3]
                         net (fo=3, routed)           0.638    13.701    system_i/gamma_correction_0/inst/g4__34_carry__1_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I2_O)        0.307    14.008 r  system_i/gamma_correction_0/inst/g2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.008    system_i/gamma_correction_0/inst/g2_carry__0_i_6_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.406 r  system_i/gamma_correction_0/inst/g2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    system_i/gamma_correction_0/inst/g2_carry__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.740 f  system_i/gamma_correction_0/inst/g2_carry__1/O[1]
                         net (fo=2, routed)           0.595    15.336    system_i/gamma_correction_0/inst/g2_carry__1_n_6
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.303    15.639 r  system_i/gamma_correction_0/inst/g1_carry_i_5/O
                         net (fo=1, routed)           0.000    15.639    system_i/gamma_correction_0/inst/g1_carry_i_5_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.171 r  system_i/gamma_correction_0/inst/g1_carry/CO[3]
                         net (fo=8, routed)           1.105    17.276    system_i/gamma_correction_0/inst/g1_carry_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    17.400 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.459    17.858    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.982 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    17.982    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.199 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.199    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1_n_0
    SLICE_X31Y18         LDCE (DToQ_ldce_D_Q)         0.338    18.537 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]/Q
                         net (fo=6, routed)           0.474    19.012    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.136 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.301    19.437    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.561 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.566    20.126    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.250 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    20.250    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.032    11.528    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                         -20.250    
  -------------------------------------------------------------------
                         slack                                 -8.722    

Slack (VIOLATED) :        -8.274ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 7.540ns (41.368%)  route 10.687ns (58.632%))
  Logic Levels:           27  (CARRY4=10 LDCE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.946 r  system_i/gamma_correction_0/inst/g4_carry__0/O[2]
                         net (fo=10, routed)          0.659    10.605    system_i/gamma_correction_0/inst/g4_carry__0_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.301    10.906 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_9/O
                         net (fo=1, routed)           0.582    11.487    system_i/gamma_correction_0/inst/g4__34_carry__0_i_9_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_1/O
                         net (fo=2, routed)           0.637    12.248    system_i/gamma_correction_0/inst/g4__34_carry__0_i_1_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.372    system_i/gamma_correction_0/inst/g4__34_carry__0_i_5_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.748 r  system_i/gamma_correction_0/inst/g4__34_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.748    system_i/gamma_correction_0/inst/g4__34_carry__0_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.063 r  system_i/gamma_correction_0/inst/g4__34_carry__1/O[3]
                         net (fo=3, routed)           0.638    13.701    system_i/gamma_correction_0/inst/g4__34_carry__1_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I2_O)        0.307    14.008 r  system_i/gamma_correction_0/inst/g2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.008    system_i/gamma_correction_0/inst/g2_carry__0_i_6_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.406 r  system_i/gamma_correction_0/inst/g2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    system_i/gamma_correction_0/inst/g2_carry__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.740 f  system_i/gamma_correction_0/inst/g2_carry__1/O[1]
                         net (fo=2, routed)           0.595    15.336    system_i/gamma_correction_0/inst/g2_carry__1_n_6
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.303    15.639 r  system_i/gamma_correction_0/inst/g1_carry_i_5/O
                         net (fo=1, routed)           0.000    15.639    system_i/gamma_correction_0/inst/g1_carry_i_5_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.171 r  system_i/gamma_correction_0/inst/g1_carry/CO[3]
                         net (fo=8, routed)           0.676    16.847    system_i/gamma_correction_0/inst/g1_carry_n_0
    SLICE_X27Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.971 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_6/O
                         net (fo=1, routed)           0.608    17.579    system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_6_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.703 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    17.703    system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_3_n_0
    SLICE_X30Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    17.917 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.917    system_i/gamma_correction_0/inst/rgb_data_out_reg[6]_i_1_n_0
    SLICE_X30Y21         LDCE (DToQ_ldce_D_Q)         0.338    18.255 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[6]/Q
                         net (fo=6, routed)           1.468    19.723    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.124    19.847 r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000    19.847    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077    11.573    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                         -19.847    
  -------------------------------------------------------------------
                         slack                                 -8.274    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.869ns  (logic 7.349ns (41.128%)  route 10.520ns (58.872%))
  Logic Levels:           23  (CARRY4=8 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.621     1.621    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y9          FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  system_i/bayer2rgb_0/inst/color_g_reg[6]/Q
                         net (fo=99, routed)          1.212     3.351    system_i/gamma_correction_0/inst/rgb_data_in[4]
    SLICE_X18Y13         LUT3 (Prop_lut3_I2_O)        0.153     3.504 r  system_i/gamma_correction_0/inst/y3__1_carry__0_i_4/O
                         net (fo=1, routed)           0.193     3.697    system_i/gamma_correction_0/inst/y3__1_carry__0_i_4_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     4.460 r  system_i/gamma_correction_0/inst/y3__1_carry__0/O[2]
                         net (fo=8, routed)           0.734     5.194    system_i/gamma_correction_0/inst/y3__1_carry__0_n_5
    SLICE_X23Y12         LUT6 (Prop_lut6_I5_O)        0.302     5.496 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_10/O
                         net (fo=1, routed)           0.669     6.165    system_i/gamma_correction_0/inst/y3__33_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.157     6.322 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_4/O
                         net (fo=2, routed)           0.604     6.925    system_i/gamma_correction_0/inst/y3__33_carry__1_i_4_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I0_O)        0.355     7.280 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.280    system_i/gamma_correction_0/inst/y3__33_carry__1_i_8_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.812 r  system_i/gamma_correction_0/inst/y3__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/gamma_correction_0/inst/y3__33_carry__1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.083 f  system_i/gamma_correction_0/inst/g2_carry_i_9/CO[0]
                         net (fo=116, routed)         1.184     9.267    system_i/gamma_correction_0/inst/g2_carry_i_9_n_3
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.373     9.640 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4/O
                         net (fo=1, routed)           0.425    10.065    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.591 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.591    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.813 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__1/O[0]
                         net (fo=8, routed)           0.943    11.756    system_i/gamma_correction_0/inst/increase_brightness22_carry__1_n_7
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.299    12.055 r  system_i/gamma_correction_0/inst/i__carry__0_i_17/O
                         net (fo=1, routed)           0.300    12.355    system_i/gamma_correction_0/inst/i__carry__0_i_17_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.479 r  system_i/gamma_correction_0/inst/i__carry__0_i_5/O
                         net (fo=3, routed)           0.562    13.041    system_i/gamma_correction_0/inst/p_0_in[7]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.165 r  system_i/gamma_correction_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.165    system_i/gamma_correction_0/inst/i__carry_i_6_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.566 r  system_i/gamma_correction_0/inst/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    system_i/gamma_correction_0/inst/i__carry_i_5__0_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.788 f  system_i/gamma_correction_0/inst/i__carry_i_1__0/O[0]
                         net (fo=2, routed)           0.881    14.669    system_i/gamma_correction_0/inst/b2[8]
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.299    14.968 r  system_i/gamma_correction_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.968    system_i/gamma_correction_0/inst/i__carry_i_4__1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.425 r  system_i/gamma_correction_0/inst/b1_inferred__1/i__carry/CO[1]
                         net (fo=8, routed)           0.677    16.102    system_i/gamma_correction_0/inst/b1
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.329    16.431 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    16.431    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    16.643 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    16.643    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1_n_0
    SLICE_X29Y14         LDCE (DToQ_ldce_D_Q)         0.338    16.981 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]/Q
                         net (fo=6, routed)           1.159    18.140    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124    18.264 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.454    18.718    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    18.842 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.524    19.366    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124    19.490 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    19.490    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.079    11.575    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -19.490    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.813ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.789ns  (logic 7.225ns (40.616%)  route 10.564ns (59.384%))
  Logic Levels:           22  (CARRY4=8 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.621     1.621    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y9          FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  system_i/bayer2rgb_0/inst/color_g_reg[6]/Q
                         net (fo=99, routed)          1.212     3.351    system_i/gamma_correction_0/inst/rgb_data_in[4]
    SLICE_X18Y13         LUT3 (Prop_lut3_I2_O)        0.153     3.504 r  system_i/gamma_correction_0/inst/y3__1_carry__0_i_4/O
                         net (fo=1, routed)           0.193     3.697    system_i/gamma_correction_0/inst/y3__1_carry__0_i_4_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     4.460 r  system_i/gamma_correction_0/inst/y3__1_carry__0/O[2]
                         net (fo=8, routed)           0.734     5.194    system_i/gamma_correction_0/inst/y3__1_carry__0_n_5
    SLICE_X23Y12         LUT6 (Prop_lut6_I5_O)        0.302     5.496 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_10/O
                         net (fo=1, routed)           0.669     6.165    system_i/gamma_correction_0/inst/y3__33_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.157     6.322 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_4/O
                         net (fo=2, routed)           0.604     6.925    system_i/gamma_correction_0/inst/y3__33_carry__1_i_4_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I0_O)        0.355     7.280 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.280    system_i/gamma_correction_0/inst/y3__33_carry__1_i_8_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.812 r  system_i/gamma_correction_0/inst/y3__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/gamma_correction_0/inst/y3__33_carry__1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.083 f  system_i/gamma_correction_0/inst/g2_carry_i_9/CO[0]
                         net (fo=116, routed)         1.184     9.267    system_i/gamma_correction_0/inst/g2_carry_i_9_n_3
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.373     9.640 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4/O
                         net (fo=1, routed)           0.425    10.065    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.591 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.591    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.813 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__1/O[0]
                         net (fo=8, routed)           0.943    11.756    system_i/gamma_correction_0/inst/increase_brightness22_carry__1_n_7
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.299    12.055 r  system_i/gamma_correction_0/inst/i__carry__0_i_17/O
                         net (fo=1, routed)           0.300    12.355    system_i/gamma_correction_0/inst/i__carry__0_i_17_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.479 r  system_i/gamma_correction_0/inst/i__carry__0_i_5/O
                         net (fo=3, routed)           0.562    13.041    system_i/gamma_correction_0/inst/p_0_in[7]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.165 r  system_i/gamma_correction_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.165    system_i/gamma_correction_0/inst/i__carry_i_6_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.566 r  system_i/gamma_correction_0/inst/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    system_i/gamma_correction_0/inst/i__carry_i_5__0_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.788 f  system_i/gamma_correction_0/inst/i__carry_i_1__0/O[0]
                         net (fo=2, routed)           0.881    14.669    system_i/gamma_correction_0/inst/b2[8]
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.299    14.968 r  system_i/gamma_correction_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.968    system_i/gamma_correction_0/inst/i__carry_i_4__1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.425 r  system_i/gamma_correction_0/inst/b1_inferred__1/i__carry/CO[1]
                         net (fo=8, routed)           0.677    16.102    system_i/gamma_correction_0/inst/b1
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.329    16.431 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    16.431    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    16.643 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    16.643    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1_n_0
    SLICE_X29Y14         LDCE (DToQ_ldce_D_Q)         0.338    16.981 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]/Q
                         net (fo=6, routed)           1.374    18.355    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X30Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.479 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.807    19.286    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124    19.410 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    19.410    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y21         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.567    11.567    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y21         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.075    11.642    
                         clock uncertainty           -0.074    11.568    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.029    11.597    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                 -7.813    

Slack (VIOLATED) :        -7.806ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 7.349ns (41.492%)  route 10.363ns (58.508%))
  Logic Levels:           23  (CARRY4=8 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.621     1.621    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y9          FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  system_i/bayer2rgb_0/inst/color_g_reg[6]/Q
                         net (fo=99, routed)          1.212     3.351    system_i/gamma_correction_0/inst/rgb_data_in[4]
    SLICE_X18Y13         LUT3 (Prop_lut3_I2_O)        0.153     3.504 r  system_i/gamma_correction_0/inst/y3__1_carry__0_i_4/O
                         net (fo=1, routed)           0.193     3.697    system_i/gamma_correction_0/inst/y3__1_carry__0_i_4_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     4.460 r  system_i/gamma_correction_0/inst/y3__1_carry__0/O[2]
                         net (fo=8, routed)           0.734     5.194    system_i/gamma_correction_0/inst/y3__1_carry__0_n_5
    SLICE_X23Y12         LUT6 (Prop_lut6_I5_O)        0.302     5.496 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_10/O
                         net (fo=1, routed)           0.669     6.165    system_i/gamma_correction_0/inst/y3__33_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.157     6.322 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_4/O
                         net (fo=2, routed)           0.604     6.925    system_i/gamma_correction_0/inst/y3__33_carry__1_i_4_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I0_O)        0.355     7.280 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.280    system_i/gamma_correction_0/inst/y3__33_carry__1_i_8_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.812 r  system_i/gamma_correction_0/inst/y3__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/gamma_correction_0/inst/y3__33_carry__1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.083 f  system_i/gamma_correction_0/inst/g2_carry_i_9/CO[0]
                         net (fo=116, routed)         1.184     9.267    system_i/gamma_correction_0/inst/g2_carry_i_9_n_3
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.373     9.640 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4/O
                         net (fo=1, routed)           0.425    10.065    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.591 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.591    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.813 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__1/O[0]
                         net (fo=8, routed)           0.943    11.756    system_i/gamma_correction_0/inst/increase_brightness22_carry__1_n_7
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.299    12.055 r  system_i/gamma_correction_0/inst/i__carry__0_i_17/O
                         net (fo=1, routed)           0.300    12.355    system_i/gamma_correction_0/inst/i__carry__0_i_17_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.479 r  system_i/gamma_correction_0/inst/i__carry__0_i_5/O
                         net (fo=3, routed)           0.562    13.041    system_i/gamma_correction_0/inst/p_0_in[7]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.165 r  system_i/gamma_correction_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.165    system_i/gamma_correction_0/inst/i__carry_i_6_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.566 r  system_i/gamma_correction_0/inst/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    system_i/gamma_correction_0/inst/i__carry_i_5__0_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.788 f  system_i/gamma_correction_0/inst/i__carry_i_1__0/O[0]
                         net (fo=2, routed)           0.881    14.669    system_i/gamma_correction_0/inst/b2[8]
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.299    14.968 r  system_i/gamma_correction_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.968    system_i/gamma_correction_0/inst/i__carry_i_4__1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.425 r  system_i/gamma_correction_0/inst/b1_inferred__1/i__carry/CO[1]
                         net (fo=8, routed)           0.677    16.102    system_i/gamma_correction_0/inst/b1
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.329    16.431 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    16.431    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    16.643 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    16.643    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1_n_0
    SLICE_X29Y14         LDCE (DToQ_ldce_D_Q)         0.338    16.981 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]/Q
                         net (fo=6, routed)           1.159    18.140    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124    18.264 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.454    18.718    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    18.842 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.367    19.209    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.333 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    19.333    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X31Y21         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.494    11.494    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.075    11.569    
                         clock uncertainty           -0.074    11.495    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    11.527    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 -7.806    

Slack (VIOLATED) :        -7.681ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 7.225ns (41.087%)  route 10.360ns (58.913%))
  Logic Levels:           22  (CARRY4=8 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.621     1.621    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y9          FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  system_i/bayer2rgb_0/inst/color_g_reg[6]/Q
                         net (fo=99, routed)          1.212     3.351    system_i/gamma_correction_0/inst/rgb_data_in[4]
    SLICE_X18Y13         LUT3 (Prop_lut3_I2_O)        0.153     3.504 r  system_i/gamma_correction_0/inst/y3__1_carry__0_i_4/O
                         net (fo=1, routed)           0.193     3.697    system_i/gamma_correction_0/inst/y3__1_carry__0_i_4_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     4.460 r  system_i/gamma_correction_0/inst/y3__1_carry__0/O[2]
                         net (fo=8, routed)           0.734     5.194    system_i/gamma_correction_0/inst/y3__1_carry__0_n_5
    SLICE_X23Y12         LUT6 (Prop_lut6_I5_O)        0.302     5.496 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_10/O
                         net (fo=1, routed)           0.669     6.165    system_i/gamma_correction_0/inst/y3__33_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.157     6.322 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_4/O
                         net (fo=2, routed)           0.604     6.925    system_i/gamma_correction_0/inst/y3__33_carry__1_i_4_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I0_O)        0.355     7.280 r  system_i/gamma_correction_0/inst/y3__33_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.280    system_i/gamma_correction_0/inst/y3__33_carry__1_i_8_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.812 r  system_i/gamma_correction_0/inst/y3__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/gamma_correction_0/inst/y3__33_carry__1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.083 f  system_i/gamma_correction_0/inst/g2_carry_i_9/CO[0]
                         net (fo=116, routed)         1.184     9.267    system_i/gamma_correction_0/inst/g2_carry_i_9_n_3
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.373     9.640 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4/O
                         net (fo=1, routed)           0.425    10.065    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.591 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.591    system_i/gamma_correction_0/inst/increase_brightness22_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.813 r  system_i/gamma_correction_0/inst/increase_brightness22_carry__1/O[0]
                         net (fo=8, routed)           0.943    11.756    system_i/gamma_correction_0/inst/increase_brightness22_carry__1_n_7
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.299    12.055 r  system_i/gamma_correction_0/inst/i__carry__0_i_17/O
                         net (fo=1, routed)           0.300    12.355    system_i/gamma_correction_0/inst/i__carry__0_i_17_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.479 r  system_i/gamma_correction_0/inst/i__carry__0_i_5/O
                         net (fo=3, routed)           0.562    13.041    system_i/gamma_correction_0/inst/p_0_in[7]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.165 r  system_i/gamma_correction_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.165    system_i/gamma_correction_0/inst/i__carry_i_6_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.566 r  system_i/gamma_correction_0/inst/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    system_i/gamma_correction_0/inst/i__carry_i_5__0_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.788 f  system_i/gamma_correction_0/inst/i__carry_i_1__0/O[0]
                         net (fo=2, routed)           0.881    14.669    system_i/gamma_correction_0/inst/b2[8]
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.299    14.968 r  system_i/gamma_correction_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.968    system_i/gamma_correction_0/inst/i__carry_i_4__1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.425 r  system_i/gamma_correction_0/inst/b1_inferred__1/i__carry/CO[1]
                         net (fo=8, routed)           0.677    16.102    system_i/gamma_correction_0/inst/b1
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.329    16.431 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    16.431    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_2_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    16.643 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    16.643    system_i/gamma_correction_0/inst/rgb_data_out_reg[9]_i_1_n_0
    SLICE_X29Y14         LDCE (DToQ_ldce_D_Q)         0.338    16.981 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[9]/Q
                         net (fo=6, routed)           1.159    18.140    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124    18.264 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.818    19.082    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I2_O)        0.124    19.206 r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000    19.206    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X31Y20         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    11.525    system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 -7.681    

Slack (VIOLATED) :        -7.584ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.414ns  (logic 7.609ns (43.694%)  route 9.805ns (56.306%))
  Logic Levels:           25  (CARRY4=9 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.048 r  system_i/gamma_correction_0/inst/g4_carry__0/O[3]
                         net (fo=11, routed)          0.395    10.443    system_i/gamma_correction_0/inst/g4_carry__0_n_4
    SLICE_X22Y13         LUT5 (Prop_lut5_I4_O)        0.307    10.750 r  system_i/gamma_correction_0/inst/g4__34_carry__1_i_19/O
                         net (fo=1, routed)           0.312    11.062    system_i/gamma_correction_0/inst/g4__34_carry__1_i_19_n_0
    SLICE_X26Y13         LUT5 (Prop_lut5_I4_O)        0.124    11.186 r  system_i/gamma_correction_0/inst/g4__34_carry__1_i_13/O
                         net (fo=1, routed)           0.165    11.351    system_i/gamma_correction_0/inst/g4__34_carry__1_i_13_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  system_i/gamma_correction_0/inst/g4__34_carry__1_i_4/O
                         net (fo=2, routed)           0.814    12.290    system_i/gamma_correction_0/inst/g4__34_carry__1_i_4_n_0
    SLICE_X26Y16         LUT4 (Prop_lut4_I0_O)        0.124    12.414 r  system_i/gamma_correction_0/inst/g4__34_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.414    system_i/gamma_correction_0/inst/g4__34_carry__1_i_8_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.927 r  system_i/gamma_correction_0/inst/g4__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    system_i/gamma_correction_0/inst/g4__34_carry__1_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.250 r  system_i/gamma_correction_0/inst/g4__34_carry__2/O[1]
                         net (fo=2, routed)           0.625    13.875    system_i/gamma_correction_0/inst/g4__34_carry__2_n_6
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    14.694 r  system_i/gamma_correction_0/inst/g2_inferred__0/i__carry__1/CO[3]
                         net (fo=13, routed)          0.946    15.640    system_i/gamma_correction_0/inst/g2_inferred__0/i__carry__1_n_0
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.764 r  system_i/gamma_correction_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    15.764    system_i/gamma_correction_0/inst/i__carry_i_4__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.314 r  system_i/gamma_correction_0/inst/g1_inferred__1/i__carry/CO[3]
                         net (fo=8, routed)           0.918    17.232    system_i/gamma_correction_0/inst/g1
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.120    17.352 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.268    17.620    system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_5_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.327    17.947 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    17.947    system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_2_n_0
    SLICE_X29Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    18.159 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.159    system_i/gamma_correction_0/inst/rgb_data_out_reg[3]_i_1_n_0
    SLICE_X29Y18         LDCE (DToQ_ldce_D_Q)         0.338    18.497 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[3]/Q
                         net (fo=6, routed)           0.537    19.034    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.045    11.451    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                 -7.584    

Slack (VIOLATED) :        -7.442ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.270ns  (logic 7.419ns (42.958%)  route 9.851ns (57.042%))
  Logic Levels:           26  (CARRY4=10 LDCE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.620     1.620    system_i/bayer2rgb_0/inst/clk
    SLICE_X23Y10         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  system_i/bayer2rgb_0/inst/color_b_reg[2]/Q
                         net (fo=32, routed)          0.706     2.783    system_i/gamma_correction_0/inst/rgb_data_in[8]
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.152     2.935 r  system_i/gamma_correction_0/inst/u3__0_carry_i_1/O
                         net (fo=1, routed)           0.343     3.277    system_i/gamma_correction_0/inst/u3__0_carry_i_1_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.875 r  system_i/gamma_correction_0/inst/u3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.875    system_i/gamma_correction_0/inst/u3__0_carry_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.094 r  system_i/gamma_correction_0/inst/u3__0_carry__0/O[0]
                         net (fo=14, routed)          0.828     4.922    system_i/gamma_correction_0/inst/u3__0_carry__0_n_7
    SLICE_X21Y12         LUT6 (Prop_lut6_I0_O)        0.295     5.217 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_15/O
                         net (fo=2, routed)           0.581     5.798    system_i/gamma_correction_0/inst/u3__32_carry__1_i_15_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_10/O
                         net (fo=1, routed)           0.750     6.672    system_i/gamma_correction_0/inst/u3__32_carry__1_i_10_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.796 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_3/O
                         net (fo=2, routed)           0.308     7.104    system_i/gamma_correction_0/inst/u3__32_carry__1_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  system_i/gamma_correction_0/inst/u3__32_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.228    system_i/gamma_correction_0/inst/u3__32_carry__1_i_7_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  system_i/gamma_correction_0/inst/u3__32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.778    system_i/gamma_correction_0/inst/u3__32_carry__1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.935 r  system_i/gamma_correction_0/inst/u3__32_carry__2/CO[1]
                         net (fo=49, routed)          0.663     8.598    system_i/gamma_correction_0/inst/u3__32_carry__2_n_2
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.329     8.927 r  system_i/gamma_correction_0/inst/g4_carry__0_i_2/O
                         net (fo=2, routed)           0.645     9.572    system_i/gamma_correction_0/inst/g4_carry__0_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  system_i/gamma_correction_0/inst/g4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.696    system_i/gamma_correction_0/inst/g4_carry__0_i_6_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.946 r  system_i/gamma_correction_0/inst/g4_carry__0/O[2]
                         net (fo=10, routed)          0.659    10.605    system_i/gamma_correction_0/inst/g4_carry__0_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.301    10.906 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_9/O
                         net (fo=1, routed)           0.582    11.487    system_i/gamma_correction_0/inst/g4__34_carry__0_i_9_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_1/O
                         net (fo=2, routed)           0.637    12.248    system_i/gamma_correction_0/inst/g4__34_carry__0_i_1_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  system_i/gamma_correction_0/inst/g4__34_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.372    system_i/gamma_correction_0/inst/g4__34_carry__0_i_5_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.748 r  system_i/gamma_correction_0/inst/g4__34_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.748    system_i/gamma_correction_0/inst/g4__34_carry__0_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.063 r  system_i/gamma_correction_0/inst/g4__34_carry__1/O[3]
                         net (fo=3, routed)           0.638    13.701    system_i/gamma_correction_0/inst/g4__34_carry__1_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I2_O)        0.307    14.008 r  system_i/gamma_correction_0/inst/g2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.008    system_i/gamma_correction_0/inst/g2_carry__0_i_6_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.406 r  system_i/gamma_correction_0/inst/g2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    system_i/gamma_correction_0/inst/g2_carry__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.740 f  system_i/gamma_correction_0/inst/g2_carry__1/O[1]
                         net (fo=2, routed)           0.595    15.336    system_i/gamma_correction_0/inst/g2_carry__1_n_6
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.303    15.639 r  system_i/gamma_correction_0/inst/g1_carry_i_5/O
                         net (fo=1, routed)           0.000    15.639    system_i/gamma_correction_0/inst/g1_carry_i_5_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.171 r  system_i/gamma_correction_0/inst/g1_carry/CO[3]
                         net (fo=8, routed)           1.105    17.276    system_i/gamma_correction_0/inst/g1_carry_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    17.400 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.459    17.858    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_6_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.982 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    17.982    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_3_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.199 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.199    system_i/gamma_correction_0/inst/rgb_data_out_reg[2]_i_1_n_0
    SLICE_X31Y18         LDCE (DToQ_ldce_D_Q)         0.338    18.537 r  system_i/gamma_correction_0/inst/rgb_data_out_reg[2]/Q
                         net (fo=6, routed)           0.354    18.891    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X31Y20         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.495    11.495    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.047    11.449    system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -7.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.586     0.586    system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y31         FDPE                                         r  system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.727 r  system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.782    system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y31         FDPE                                         r  system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.855     0.855    system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y31         FDPE                                         r  system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X39Y31         FDPE (Hold_fdpe_C_D)         0.075     0.661    system_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/button_debounce_1/inst/r_last_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/button_debounce_1/inst/button_event_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.591     0.591    system_i/button_debounce_1/inst/clk
    SLICE_X39Y10         FDRE                                         r  system_i/button_debounce_1/inst/r_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  system_i/button_debounce_1/inst/r_last_reg/Q
                         net (fo=1, routed)           0.089     0.821    system_i/button_debounce_1/inst/r_last
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.045     0.866 r  system_i/button_debounce_1/inst/button_event_i_1/O
                         net (fo=1, routed)           0.000     0.866    system_i/button_debounce_1/inst/button_event_i_1_n_0
    SLICE_X38Y10         FDRE                                         r  system_i/button_debounce_1/inst/button_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.862     0.862    system_i/button_debounce_1/inst/clk
    SLICE_X38Y10         FDRE                                         r  system_i/button_debounce_1/inst/button_event_reg/C
                         clock pessimism             -0.258     0.604    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.121     0.725    system_i/button_debounce_1/inst/button_event_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/button_debounce_0/inst/r_button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/button_debounce_0/inst/button_event_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.591     0.591    system_i/button_debounce_0/inst/clk
    SLICE_X39Y10         FDRE                                         r  system_i/button_debounce_0/inst/r_button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  system_i/button_debounce_0/inst/r_button_state_reg/Q
                         net (fo=2, routed)           0.099     0.831    system_i/button_debounce_0/inst/r_button_state
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.876 r  system_i/button_debounce_0/inst/button_event_i_1/O
                         net (fo=1, routed)           0.000     0.876    system_i/button_debounce_0/inst/button_event_i_1_n_0
    SLICE_X38Y10         FDRE                                         r  system_i/button_debounce_0/inst/button_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.862     0.862    system_i/button_debounce_0/inst/clk
    SLICE_X38Y10         FDRE                                         r  system_i/button_debounce_0/inst/button_event_reg/C
                         clock pessimism             -0.258     0.604    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.120     0.724    system_i/button_debounce_0/inst/button_event_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.556%)  route 0.275ns (57.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.600     0.600    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     0.804 r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=4, routed)           0.275     1.079    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.876     0.876    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.919    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.551%)  route 0.275ns (57.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.600     0.600    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.804 r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=4, routed)           0.275     1.079    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.876     0.876    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.919    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.467%)  route 0.276ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.600     0.600    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     0.804 r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=4, routed)           0.276     1.080    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.876     0.876    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.919    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.463%)  route 0.276ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.600     0.600    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.804 r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=4, routed)           0.276     1.080    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.876     0.876    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.919    system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/bayer2rgb_0/inst/line2_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/line2_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.566     0.566    system_i/bayer2rgb_0/inst/clk
    SLICE_X28Y6          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  system_i/bayer2rgb_0/inst/line2_reg[1][7]/Q
                         net (fo=4, routed)           0.068     0.798    system_i/bayer2rgb_0/inst/p_0_in0_in[8]
    SLICE_X28Y6          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835     0.835    system_i/bayer2rgb_0/inst/clk
    SLICE_X28Y6          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[2][7]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.064     0.630    system_i/bayer2rgb_0/inst/line2_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/bayer2rgb_0/inst/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.686%)  route 0.266ns (65.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.593     0.593    system_i/bayer2rgb_0/inst/clk
    SLICE_X33Y4          FDRE                                         r  system_i/bayer2rgb_0/inst/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  system_i/bayer2rgb_0/inst/addra_reg[10]/Q
                         net (fo=7, routed)           0.266     0.999    system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X0Y1          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.878     0.878    system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.827    system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/bayer2rgb_0/inst/line2_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/line2_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.565     0.565    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y5          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  system_i/bayer2rgb_0/inst/line2_reg[1][1]/Q
                         net (fo=6, routed)           0.079     0.808    system_i/bayer2rgb_0/inst/p_0_in0_in[2]
    SLICE_X26Y5          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834     0.834    system_i/bayer2rgb_0/inst/clk
    SLICE_X26Y5          FDRE                                         r  system_i/bayer2rgb_0/inst/line2_reg[2][1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X26Y5          FDRE (Hold_fdre_C_D)         0.064     0.629    system_i/bayer2rgb_0/inst/line2_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      system_i/bayer2rgb_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      system_i/bayer2rgb_0/inst/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y32     system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y31     system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6      system_i/bayer2rgb_0/inst/de_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6      system_i/bayer2rgb_0/inst/de_delay_r_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y6      system_i/bayer2rgb_0/inst/data_in_r2_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y2      system_i/bayer2rgb_0/inst/de_pos_r1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y18     system_i/bayer2rgb_0/inst/hsync_delay_r_reg[4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/rgb2dvi_0/U0/SerialClk
  To Clock:  system_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y32  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y31  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y26  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y25  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y30  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y29  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y28  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y27  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_1_0
  To Clock:  clk_out2_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_1_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2    system_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.049ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 19.892 - 16.667 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873     1.873    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.969 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X21Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDCE (Prop_fdce_C_Q)         0.456     4.043 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.400     5.443    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124     5.567 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.689     6.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.381 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.550     6.931    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    18.300    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.391 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    19.892    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.325    20.217    
                         clock uncertainty           -0.035    20.182    
    SLICE_X25Y40         FDRE (Setup_fdre_C_CE)      -0.202    19.980    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.980    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                 13.049    

Slack (MET) :             13.051ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.261ns  (logic 0.735ns (22.541%)  route 2.526ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 36.554 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.192    22.891    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.152    23.043 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    23.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X23Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.554    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.325    36.879    
                         clock uncertainty           -0.035    36.844    
    SLICE_X23Y36         FDCE (Setup_fdce_C_D)       -0.275    36.569    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -23.518    
  -------------------------------------------------------------------
                         slack                                 13.051    

Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.749ns  (logic 0.707ns (25.717%)  route 2.042ns (74.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 36.554 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.183    22.882    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X20Y39         LUT3 (Prop_lut3_I2_O)        0.124    23.006 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.006    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X20Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.554    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.325    36.879    
                         clock uncertainty           -0.035    36.844    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)        0.029    36.873    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -23.006    
  -------------------------------------------------------------------
                         slack                                 13.867    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.806ns  (logic 0.733ns (26.124%)  route 2.073ns (73.876%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.214    22.913    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X22Y38         LUT5 (Prop_lut5_I4_O)        0.150    23.063 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.499    36.556    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.325    36.881    
                         clock uncertainty           -0.035    36.846    
    SLICE_X22Y38         FDCE (Setup_fdce_C_D)        0.092    36.938    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                         -23.063    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.885ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.777ns  (logic 0.735ns (26.466%)  route 2.042ns (73.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 36.554 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.183    22.882    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X20Y39         LUT4 (Prop_lut4_I3_O)        0.152    23.034 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.034    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X20Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.554    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.325    36.879    
                         clock uncertainty           -0.035    36.844    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)        0.075    36.919    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                         -23.034    
  -------------------------------------------------------------------
                         slack                                 13.885    

Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.595ns  (logic 0.707ns (27.249%)  route 1.888ns (72.751%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.029    22.728    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X22Y38         LUT2 (Prop_lut2_I0_O)        0.124    22.852 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.852    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.499    36.556    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.325    36.881    
                         clock uncertainty           -0.035    36.846    
    SLICE_X22Y38         FDCE (Setup_fdce_C_D)        0.081    36.927    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.927    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.455ns  (logic 0.707ns (28.803%)  route 1.748ns (71.197%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 36.557 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.889    22.588    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124    22.712 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.712    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X22Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500    36.557    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.325    36.882    
                         clock uncertainty           -0.035    36.847    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.081    36.928    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -22.712    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.481ns  (logic 0.733ns (29.550%)  route 1.748ns (70.451%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 36.557 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.889    22.588    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.150    22.738 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.738    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X22Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500    36.557    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y39         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.325    36.882    
                         clock uncertainty           -0.035    36.847    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.118    36.965    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.965    
                         arrival time                         -22.738    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.257ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.363ns  (logic 0.707ns (29.915%)  route 1.656ns (70.085%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 36.558 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    21.556    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.680 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.816    22.496    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.620 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.620    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X23Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.558    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X23Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.325    36.883    
                         clock uncertainty           -0.035    36.848    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)        0.029    36.877    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                 14.257    

Slack (MET) :             14.286ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.382ns  (logic 0.707ns (29.682%)  route 1.675ns (70.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 20.257 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.540    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.636 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.621    20.257    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y40         FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.459    20.716 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.859    21.575    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.816    22.515    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.639 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.639    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.633    34.966    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.057 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.499    36.556    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y38         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.325    36.881    
                         clock uncertainty           -0.035    36.846    
    SLICE_X22Y38         FDCE (Setup_fdce_C_D)        0.079    36.925    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.925    
                         arrival time                         -22.639    
  -------------------------------------------------------------------
                         slack                                 14.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.428    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.625    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X29Y41         FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.808    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y41         FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.380     1.428    
    SLICE_X29Y41         FDPE (Hold_fdpe_C_D)         0.075     1.503    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.020%)  route 0.111ns (43.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.428    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.111     1.679    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X29Y41         FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.808    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y41         FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.345     1.463    
    SLICE_X29Y41         FDPE (Hold_fdpe_C_D)         0.047     1.510    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.452    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y34         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.118     1.711    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X32Y34         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.831    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y34         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -0.366     1.465    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.075     1.540    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.428    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y41         FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.556 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.120     1.675    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y41         SRL16E                                       r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.808    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y41         SRL16E                                       r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.367     1.441    
    SLICE_X30Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.497    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.451    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.122     1.714    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.856     1.830    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.366     1.464    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.070     1.534    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.451    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.128     1.720    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X33Y34         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.831    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y34         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.365     1.466    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.072     1.538    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.286%)  route 0.129ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.587     1.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.129     1.719    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.856     1.830    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.365     1.465    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.072     1.537    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.424    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X19Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/Q
                         net (fo=3, routed)           0.119     1.684    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[13]
    SLICE_X18Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.804    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X18Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                         clock pessimism             -0.367     1.437    
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.063     1.500    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.451    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.127     1.719    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.856     1.830    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y33         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.366     1.464    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.070     1.534    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.837     0.837    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.863 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.428    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.116     1.685    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X29Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.945     0.945    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.974 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.808    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.380     1.428    
    SLICE_X29Y41         FDCE (Hold_fdce_C_D)         0.071     1.499    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X27Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X27Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X27Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X27Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y40   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y40   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y40   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y40   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X18Y25   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X18Y25   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X18Y24   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y41   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X24Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.549ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.666ns  (logic 1.096ns (23.490%)  route 3.570ns (76.510%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.946    24.649    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y35         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y35         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.291    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X28Y35         FDCE (Setup_fdce_C_CE)      -0.372    36.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -24.649    
  -------------------------------------------------------------------
                         slack                                 11.549    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.523ns  (logic 1.096ns (24.233%)  route 3.427ns (75.767%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 36.316 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.803    24.506    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.499    36.316    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.291    36.607    
                         clock uncertainty           -0.035    36.572    
    SLICE_X29Y37         FDCE (Setup_fdce_C_CE)      -0.408    36.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                         -24.506    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.382ns  (logic 1.096ns (25.014%)  route 3.286ns (74.987%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.662    24.365    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.291    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.372    36.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -24.365    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.382ns  (logic 1.096ns (25.014%)  route 3.286ns (74.987%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.662    24.365    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.291    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.372    36.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -24.365    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.382ns  (logic 1.096ns (25.014%)  route 3.286ns (74.987%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.662    24.365    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.291    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.372    36.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -24.365    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.382ns  (logic 1.096ns (25.014%)  route 3.286ns (74.987%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.662    24.365    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.291    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.372    36.199    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -24.365    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.223ns  (logic 1.096ns (25.950%)  route 3.127ns (74.050%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 36.316 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.504    24.207    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.499    36.316    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.306    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X27Y37         FDCE (Setup_fdce_C_CE)      -0.408    36.179    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.179    
                         arrival time                         -24.207    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.212ns  (logic 1.096ns (26.023%)  route 3.116ns (73.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.652    23.550    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.153    23.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.492    24.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.315    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y36         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.306    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X25Y36         FDCE (Setup_fdce_C_CE)      -0.408    36.178    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -24.195    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.140ns  (logic 1.067ns (25.770%)  route 3.073ns (74.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 36.316 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.747    23.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X23Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.354    24.124    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X24Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.499    36.316    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.306    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X24Y37         FDCE (Setup_fdce_C_CE)      -0.169    36.418    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.418    
                         arrival time                         -24.124    
  -------------------------------------------------------------------
                         slack                                 12.294    

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.140ns  (logic 1.067ns (25.770%)  route 3.073ns (74.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 36.316 - 33.333 ) 
    Source Clock Delay      (SCD):    3.317ns = ( 19.983 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.599    18.265    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.361 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.622    19.983    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.459    20.442 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.127    21.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.152    21.722 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.845    22.566    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X25Y38         LUT4 (Prop_lut4_I2_O)        0.332    22.898 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.747    23.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X23Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.354    24.124    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X24Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.393    34.726    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.817 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.499    36.316    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y37         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.306    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X24Y37         FDCE (Setup_fdce_C_CE)      -0.169    36.418    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.418    
                         arrival time                         -24.124    
  -------------------------------------------------------------------
                         slack                                 12.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686     0.686    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.272    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.157     1.570    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X21Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.615 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.615    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776     0.776    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.805 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.634    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.362     1.272    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.092     1.364    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686     0.686    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.272    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.581    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X21Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.626 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.626    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776     0.776    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.805 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.634    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.362     1.272    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.091     1.363    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686     0.686    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.272    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDCE (Prop_fdce_C_Q)         0.128     1.400 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.239     1.640    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X21Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.738 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776     0.776    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.805 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.634    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y40         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.362     1.272    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.107     1.379    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.611%)  route 0.361ns (65.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.275ns = ( 17.942 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.564    17.942    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.146    18.088 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.234    18.322    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X23Y41         LUT1 (Prop_lut1_I0_O)        0.045    18.367 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.127    18.494    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X25Y42         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.362    17.942    
    SLICE_X25Y42         FDCE (Hold_fdce_C_D)         0.077    18.019    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.019    
                         arrival time                          18.494    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.277%)  route 0.366ns (65.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    18.500    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.327    17.977    
    SLICE_X23Y41         FDCE (Hold_fdce_C_CE)       -0.032    17.945    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.500    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.277%)  route 0.366ns (65.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    18.500    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.327    17.977    
    SLICE_X23Y41         FDCE (Hold_fdce_C_CE)       -0.032    17.945    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.500    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.277%)  route 0.366ns (65.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    18.500    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.327    17.977    
    SLICE_X23Y41         FDCE (Hold_fdce_C_CE)       -0.032    17.945    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.500    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.277%)  route 0.366ns (65.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    18.500    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.327    17.977    
    SLICE_X23Y41         FDCE (Hold_fdce_C_CE)       -0.032    17.945    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.500    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.613ns  (logic 0.191ns (31.148%)  route 0.422ns (68.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.251    18.556    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.346    17.958    
    SLICE_X24Y41         FDCE (Hold_fdce_C_CE)       -0.012    17.946    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.946    
                         arrival time                          18.556    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.613ns  (logic 0.191ns (31.148%)  route 0.422ns (68.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 18.304 - 16.667 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 17.943 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.686    17.352    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.378 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.565    17.943    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y44         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.146    18.089 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.171    18.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.045    18.305 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.251    18.556    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.776    17.442    system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.471 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.304    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y41         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.346    17.958    
    SLICE_X24Y41         FDCE (Hold_fdce_C_CE)       -0.012    17.946    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.946    
                         arrival time                          18.556    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X25Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X25Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X25Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X25Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X27Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X27Y37   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y36   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y36   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y36   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y36   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X25Y42   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y41   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X24Y44   system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.685ns,  Total Violation      -13.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.685ns  (required time - arrival time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_system_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 1293.605 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.310ns = ( 1306.302 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000  1294.992    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567  1299.196    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.292 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.435    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.538 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.877    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.859 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.572    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.668 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.634  1306.302    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y11          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456  1306.758 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.081    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000  1295.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128  1290.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605  1291.999    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.514  1293.605    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.605    
                         clock uncertainty           -0.166  1293.439    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)       -0.043  1293.396    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.396    
                         arrival time                       -1307.081    
  -------------------------------------------------------------------
                         slack                                -13.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.566     3.501    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y11          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.743    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.836    -0.793    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.793    
                         clock uncertainty            0.166    -0.627    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.076    -0.551    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  4.294    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :         1339  Failing Endpoints,  Worst Slack       -3.402ns,  Total Violation    -1618.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.164ns (14.452%)  route 6.890ns (85.548%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.382     5.956    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__43/O
                         net (fo=2, routed)           0.000     6.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/EX_Op1_reg[31][0]
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     6.292 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.966     7.258    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1_n_0
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.237     3.856    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.856    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.952ns (11.630%)  route 7.234ns (88.370%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           1.203     7.390    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.504     3.595    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.061     4.037    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.040ns (24.817%)  route 6.180ns (75.183%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.325     6.904    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.429 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.429    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_40
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.056ns (25.390%)  route 6.042ns (74.610%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.186     6.766    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_S_O)       0.541     7.307 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.307    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_pc_ii_16
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 -3.179    

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.078ns (25.684%)  route 6.013ns (74.316%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.157     6.737    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_S_O)       0.563     7.300 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.300    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.040ns (25.420%)  route 5.985ns (74.580%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.130     6.709    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X17Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.234 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.234    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.040ns (25.716%)  route 5.893ns (74.284%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.037     6.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X27Y32         MUXF7 (Prop_muxf7_S_O)       0.525     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.060ns (25.968%)  route 5.873ns (74.032%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.017     6.597    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_S_O)       0.545     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.060ns (26.049%)  route 5.848ns (73.951%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         1.993     6.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X19Y20         MUXF7 (Prop_muxf7_S_O)       0.545     7.117 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.117    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/of_pc_ii_0
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.488     3.579    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Clk
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.077    
                         clock uncertainty           -0.067     4.010    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)        0.064     4.074    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.164ns (15.127%)  route 6.531ns (84.873%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           0.000     6.187    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op1_reg[30][0]
    SLICE_X16Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.399 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.500     6.899    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1_n_0
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.218     3.875    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X18Y19         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=9, routed)           0.275    -0.133    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[8]
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.823    -0.806    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/C
                         clock pessimism              0.498    -0.308    
                         clock uncertainty            0.067    -0.241    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.071    -0.170    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.559    -0.567    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X12Y17         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.308    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.801    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.067    -0.465    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.356    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.251ns (51.265%)  route 0.239ns (48.735%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.557    -0.569    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X21Y33         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.239    -0.190    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op1_reg[0][29]
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__132/O
                         net (fo=1, routed)           0.000    -0.145    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/EX_Op1_reg[2]_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1_n_0
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.827    -0.802    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/C
                         clock pessimism              0.498    -0.304    
                         clock uncertainty            0.067    -0.237    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.105    -0.132    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.563    -0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.366    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.233    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.075    -0.421    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.566    -0.560    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059    -0.361    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.795    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.076    -0.417    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.555    -0.571    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.076    -0.354    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X26Y22         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.309    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.808    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.121    -0.370    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.248ns (49.475%)  route 0.253ns (50.525%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.573    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y29         FDSE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.253    -0.179    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.134 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native_i_1__136/O
                         net (fo=1, routed)           0.000    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/I093_out
    SLICE_X15Y30         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.072 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.072    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_pc_ii_23
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.825    -0.804    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.306    
                         clock uncertainty            0.067    -0.239    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1_1

Setup :         1339  Failing Endpoints,  Worst Slack       -3.402ns,  Total Violation    -1618.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.164ns (14.452%)  route 6.890ns (85.548%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.382     5.956    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__43/O
                         net (fo=2, routed)           0.000     6.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/EX_Op1_reg[31][0]
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     6.292 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.966     7.258    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1_n_0
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y24          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.237     3.856    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.856    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.952ns (11.630%)  route 7.234ns (88.370%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           1.203     7.390    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.504     3.595    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y28          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.061     4.037    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.040ns (24.817%)  route 6.180ns (75.183%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.325     6.904    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.429 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.429    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_40
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X16Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.056ns (25.390%)  route 6.042ns (74.610%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.186     6.766    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_S_O)       0.541     7.307 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.307    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_pc_ii_16
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X26Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 -3.179    

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.078ns (25.684%)  route 6.013ns (74.316%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 3.584 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.157     6.737    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_S_O)       0.563     7.300 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.300    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     3.584    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X28Y31         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.082    
                         clock uncertainty           -0.067     4.015    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.113     4.128    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.040ns (25.420%)  route 5.985ns (74.580%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.130     6.709    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X17Y36         MUXF7 (Prop_muxf7_S_O)       0.525     7.234 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.234    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.505     3.596    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X17Y36         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.064     4.163    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.040ns (25.716%)  route 5.893ns (74.284%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.037     6.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X27Y32         MUXF7 (Prop_muxf7_S_O)       0.525     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X27Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.060ns (25.968%)  route 5.873ns (74.032%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         2.017     6.597    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_S_O)       0.545     7.142 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.142    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.495     3.586    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X29Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.084    
                         clock uncertainty           -0.067     4.017    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.064     4.081    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.060ns (26.049%)  route 5.848ns (73.951%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.628    -0.791    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y37         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/Q
                         net (fo=23, routed)          3.856     3.521    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Q[0]
    SLICE_X17Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.645 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     3.645    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.309    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         1.993     6.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X19Y20         MUXF7 (Prop_muxf7_S_O)       0.545     7.117 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.117    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/of_pc_ii_0
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.488     3.579    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Clk
    SLICE_X19Y20         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498     4.077    
                         clock uncertainty           -0.067     4.010    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)        0.064     4.074    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.164ns (15.127%)  route 6.531ns (84.873%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.623    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X13Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.358     1.019    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_8_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.143 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_11/O
                         net (fo=1, routed)           1.021     2.164    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_6__0_1
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.288 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_8/O
                         net (fo=2, routed)           1.162     3.450    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_read_mem_write_op1_conflict__0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.574 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_7/O
                         net (fo=32, routed)          2.489     6.063    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_op1_sel[1]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.187 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/O
                         net (fo=2, routed)           0.000     6.187    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op1_reg[30][0]
    SLICE_X16Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.399 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.500     6.899    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1_n_0
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.499     3.590    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y25          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                         clock pessimism              0.570     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.218     3.875    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.572    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X18Y19         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=9, routed)           0.275    -0.133    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[8]
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.823    -0.806    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X9Y22          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/C
                         clock pessimism              0.498    -0.308    
                         clock uncertainty            0.067    -0.241    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.071    -0.170    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.559    -0.567    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X12Y17         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.308    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.801    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X10Y17         SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.067    -0.465    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.356    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.251ns (51.265%)  route 0.239ns (48.735%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.557    -0.569    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X21Y33         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.239    -0.190    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op1_reg[0][29]
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__132/O
                         net (fo=1, routed)           0.000    -0.145    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/EX_Op1_reg[2]_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.080 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.080    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[2].MUXF7_I1_n_0
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.827    -0.802    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X12Y32         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/C
                         clock pessimism              0.498    -0.304    
                         clock uncertainty            0.067    -0.237    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.105    -0.132    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.563    -0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.366    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.796    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y39         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.233    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.075    -0.421    system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.566    -0.560    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059    -0.361    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.795    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.076    -0.417    system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.555    -0.571    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.076    -0.354    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X26Y22         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.309    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.808    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X26Y22         FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.121    -0.370    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.248ns (49.475%)  route 0.253ns (50.525%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.573    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y29         FDSE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.253    -0.179    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.134 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native_i_1__136/O
                         net (fo=1, routed)           0.000    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/I093_out
    SLICE_X15Y30         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.072 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.072    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_pc_ii_23
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.825    -0.804    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X15Y30         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.306    
                         clock uncertainty            0.067    -0.239    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.134    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.552    -0.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y21         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.218    -0.216    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.805    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y20         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.498    -0.307    
                         clock uncertainty            0.067    -0.240    
    SLICE_X13Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.279    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_system_clk_wiz_0_1_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.684ns,  Total Violation      -13.684ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.684ns  (required time - arrival time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_system_clk_wiz_0_1_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 1293.605 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.310ns = ( 1306.302 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000  1294.992    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567  1299.196    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.292 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.435    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.538 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.877    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.859 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.572    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.668 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.634  1306.302    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y11          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456  1306.758 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.081    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000  1295.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128  1290.394 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605  1291.999    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.514  1293.605    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.605    
                         clock uncertainty           -0.165  1293.439    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)       -0.043  1293.396    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.397    
                         arrival time                       -1307.081    
  -------------------------------------------------------------------
                         slack                                -13.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.295ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.566     3.501    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y11          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.743    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.836    -0.793    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X5Y11          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.793    
                         clock uncertainty            0.165    -0.628    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.076    -0.552    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  4.295    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.784ns,  Total Violation      -10.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.784ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (clk_out1_system_clk_wiz_1_0 rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.877%)  route 0.332ns (42.123%))
  Logic Levels:           0  
  Clock Path Skew:        -9.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2591.512 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.308ns = ( 2601.292 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000  2589.984    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  2593.497    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.621 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567  2594.188    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.284 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.426    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.529 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.868    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.850 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.563    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  2599.659 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.632  2601.292    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X13Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456  2601.748 r  system_i/csi2dvp_0/inst/frame_start_reg/Q
                         net (fo=2, routed)           0.332  2602.079    system_i/csi2dvp_0/inst/frame_start
    SLICE_X15Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                   2590.000  2590.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2590.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430  2591.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064  2588.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543  2589.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2590.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         1.512  2591.513    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X15Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/C
                         clock pessimism              0.000  2591.513    
                         clock uncertainty           -0.173  2591.340    
    SLICE_X15Y6          FDRE (Setup_fdre_C_D)       -0.043  2591.297    system_i/csi2dvp_0/inst/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                       2591.296    
                         arrival time                       -2602.080    
  -------------------------------------------------------------------
                         slack                                -10.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        -2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_dg
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.565     3.500    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X13Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  system_i/csi2dvp_0/inst/frame_start_reg/Q
                         net (fo=2, routed)           0.112     3.753    system_i/csi2dvp_0/inst/frame_start
    SLICE_X15Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835     0.835    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X15Y6          FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.173     1.008    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.076     1.084    system_i/csi2dvp_0/inst/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  2.669    





