Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Aug 26 12:40:34 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-11   Warning           DSP output not registered                                         4           
TIMING-16  Warning           Large setup violation                                             24          
TIMING-18  Warning           Missing input or output delay                                     105         
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (104)
7. checking multiple_clock (779)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (779)
--------------------------------
 There are 779 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.368      -56.378                     69                 2221        0.053        0.000                      0                 2221        3.000        0.000                       0                   783  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0          -1.368      -56.378                     69                 1717        0.128        0.000                      0                 1717        4.500        0.000                       0                   779  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0_1        -1.367      -56.320                     69                 1717        0.128        0.000                      0                 1717        4.500        0.000                       0                   779  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0         -1.368      -56.378                     69                 1717        0.053        0.000                      0                 1717  
clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1       -1.368      -56.378                     69                 1717        0.053        0.000                      0                 1717  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0          1.808        0.000                      0                  504        0.642        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          1.808        0.000                      0                  504        0.568        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        1.808        0.000                      0                  504        0.568        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0_1        1.809        0.000                      0                  504        0.642        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_sys_clk_wiz_0                           
(none)                clk_sys_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_sys_clk_wiz_0     
(none)                                      clk_sys_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -1.368ns,  Total Violation      -56.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.911ns (43.092%)  route 6.486ns (56.908%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.487 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.487    Series_recombination_loop/REALL[33]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.376ns  (logic 4.890ns (42.987%)  route 6.486ns (57.013%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.466 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.466    Series_recombination_loop/REALL[35]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 4.684ns (41.360%)  route 6.641ns (58.640%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.415 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 4.676ns (41.319%)  route 6.641ns (58.681%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.407 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.407    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 4.816ns (42.613%)  route 6.486ns (57.387%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.392 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.392    Series_recombination_loop/REALL[34]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[34]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 4.800ns (42.532%)  route 6.486ns (57.468%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.376 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.376    Series_recombination_loop/REALL[32]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[32]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 4.797ns (42.517%)  route 6.486ns (57.483%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.373 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.373    Series_recombination_loop/REALL[29]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[29]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 4.776ns (42.409%)  route 6.486ns (57.590%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.352 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.352    Series_recombination_loop/REALL[31]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[31]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 4.600ns (40.922%)  route 6.641ns (59.078%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 4.580ns (40.817%)  route 6.641ns (59.183%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.311    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 -1.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.493%)  route 0.225ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[1]/Q
                         net (fo=4, routed)           0.225    -0.222    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.213    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.237    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.238    -0.209    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.398    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.398    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.547%)  route 0.094ns (33.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    input/clk_sys
    SLICE_X11Y15         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.094    -0.349    input/count2_reg[6]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.304 r  input/byte_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    input/byte_out[6]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    input/clk_sys
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120    -0.450    input/byte_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.367ns,  Total Violation      -56.320ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.911ns (43.092%)  route 6.486ns (56.908%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.487 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.487    Series_recombination_loop/REALL[33]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.058    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.120    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.376ns  (logic 4.890ns (42.987%)  route 6.486ns (57.013%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.466 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.466    Series_recombination_loop/REALL[35]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.058    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.120    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 4.684ns (41.360%)  route 6.641ns (58.640%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.415 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.101    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 -1.314    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 4.676ns (41.319%)  route 6.641ns (58.681%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.407 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.407    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.101    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 4.816ns (42.613%)  route 6.486ns (57.387%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.392 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.392    Series_recombination_loop/REALL[34]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.058    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.120    Series_recombination_loop/FFT_outR_reg[34]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 4.800ns (42.532%)  route 6.486ns (57.468%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.376 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.376    Series_recombination_loop/REALL[32]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.058    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.120    Series_recombination_loop/FFT_outR_reg[32]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 4.797ns (42.517%)  route 6.486ns (57.483%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.373 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.373    Series_recombination_loop/REALL[29]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[29]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 4.776ns (42.409%)  route 6.486ns (57.590%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.352 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.352    Series_recombination_loop/REALL[31]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[31]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 4.600ns (40.922%)  route 6.641ns (59.078%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.101    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.210ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 4.580ns (40.817%)  route 6.641ns (59.183%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.311    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.101    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 -1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.493%)  route 0.225ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[1]/Q
                         net (fo=4, routed)           0.225    -0.222    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.213    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.237    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.350    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.238    -0.209    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.353    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.398    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.398    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.547%)  route 0.094ns (33.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    input/clk_sys
    SLICE_X11Y15         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.094    -0.349    input/count2_reg[6]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.304 r  input/byte_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    input/byte_out[6]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    input/clk_sys
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120    -0.450    input/byte_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -1.368ns,  Total Violation      -56.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.911ns (43.092%)  route 6.486ns (56.908%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.487 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.487    Series_recombination_loop/REALL[33]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.376ns  (logic 4.890ns (42.987%)  route 6.486ns (57.013%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.466 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.466    Series_recombination_loop/REALL[35]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 4.684ns (41.360%)  route 6.641ns (58.640%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.415 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 4.676ns (41.319%)  route 6.641ns (58.681%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.407 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.407    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 4.816ns (42.613%)  route 6.486ns (57.387%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.392 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.392    Series_recombination_loop/REALL[34]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[34]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 4.800ns (42.532%)  route 6.486ns (57.468%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.376 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.376    Series_recombination_loop/REALL[32]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[32]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 4.797ns (42.517%)  route 6.486ns (57.483%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.373 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.373    Series_recombination_loop/REALL[29]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[29]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 4.776ns (42.409%)  route 6.486ns (57.590%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.352 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.352    Series_recombination_loop/REALL[31]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[31]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 4.600ns (40.922%)  route 6.641ns (59.078%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 4.580ns (40.817%)  route 6.641ns (59.183%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.311    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 -1.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.493%)  route 0.225ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[1]/Q
                         net (fo=4, routed)           0.225    -0.222    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.213    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.237    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.238    -0.209    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.074    -0.453    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.323    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.074    -0.453    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.323    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.547%)  route 0.094ns (33.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    input/clk_sys
    SLICE_X11Y15         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.094    -0.349    input/count2_reg[6]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.304 r  input/byte_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    input/byte_out[6]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    input/clk_sys
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120    -0.376    input/byte_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.368ns,  Total Violation      -56.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.911ns (43.092%)  route 6.486ns (56.908%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.487 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.487    Series_recombination_loop/REALL[33]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.376ns  (logic 4.890ns (42.987%)  route 6.486ns (57.013%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.466 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.466    Series_recombination_loop/REALL[35]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 4.684ns (41.360%)  route 6.641ns (58.640%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.415 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 4.676ns (41.319%)  route 6.641ns (58.681%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.407 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.407    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 4.816ns (42.613%)  route 6.486ns (57.387%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.392 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.392    Series_recombination_loop/REALL[34]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[34]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[34]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 4.800ns (42.532%)  route 6.486ns (57.468%))
  Logic Levels:           22  (CARRY4=15 LUT2=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.376 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.376    Series_recombination_loop/REALL[32]
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.519     8.568    Series_recombination_loop/clk_sys
    SLICE_X1Y38          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[32]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062     9.119    Series_recombination_loop/FFT_outR_reg[32]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 4.797ns (42.517%)  route 6.486ns (57.483%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.373 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.373    Series_recombination_loop/REALL[29]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[29]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[29]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 4.776ns (42.409%)  route 6.486ns (57.590%))
  Logic Levels:           21  (CARRY4=14 LUT2=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 f  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.108     4.358    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.482 r  Series_recombination_loop/FFT_outR[35]_i_39/O
                         net (fo=81, routed)          1.709     6.191    Series_recombination_loop/FFT_outR[35]_i_39_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.315 r  Series_recombination_loop/FFT_outR[15]_i_32/O
                         net (fo=2, routed)           0.445     6.760    Series_recombination_loop/FFT_outR[15]_i_32_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  Series_recombination_loop/FFT_outR[23]_i_28/O
                         net (fo=2, routed)           0.624     7.508    Series_recombination_loop/FFT_outR[23]_i_28_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  Series_recombination_loop/FFT_outR[7]_i_16/O
                         net (fo=3, routed)           1.163     8.795    Series_recombination_loop/FFT_outR[7]_i_16_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  Series_recombination_loop/FFT_outR[7]_i_8/O
                         net (fo=1, routed)           0.000     8.919    Series_recombination_loop/FFT_outR[7]_i_8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.583    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.352 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.352    Series_recombination_loop/REALL[31]
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.518     8.567    Series_recombination_loop/clk_sys
    SLICE_X1Y37          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[31]/C
                         clock pessimism              0.564     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062     9.118    Series_recombination_loop/FFT_outR_reg[31]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 4.600ns (40.922%)  route 6.641ns (59.078%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 4.580ns (40.817%)  route 6.641ns (59.183%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.557    -0.910    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.600     0.146    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  Series_recombination_loop/FFT_outR[35]_i_43/O
                         net (fo=1, routed)           0.000     0.270    Series_recombination_loop/FFT_outR[35]_i_43_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.802 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.916    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.030 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.030    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.144 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.457 f  Series_recombination_loop/FFT_outI_reg[27]_i_75/O[3]
                         net (fo=4, routed)           0.837     2.294    Series_recombination_loop/order_reg[30]_0[6]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.306     2.600 r  Series_recombination_loop/FFT_outR[35]_i_72/O
                         net (fo=1, routed)           0.000     2.600    Series_recombination_loop/FFT_outR[35]_i_72_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.133 r  Series_recombination_loop/FFT_outR_reg[35]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.133    Series_recombination_loop/FFT_outR_reg[35]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.250 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=514, routed)         1.762     5.012    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Series_recombination_loop/FFT_outI[15]_i_58/O
                         net (fo=2, routed)           0.910     6.047    Series_recombination_loop/FFT_outI[15]_i_58_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Series_recombination_loop/FFT_outI[15]_i_43/O
                         net (fo=2, routed)           0.623     6.794    Series_recombination_loop/FFT_outI[15]_i_43_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  Series_recombination_loop/FFT_outI[15]_i_33/O
                         net (fo=2, routed)           0.487     7.405    Series_recombination_loop/FFT_outI[15]_i_33_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.529 r  Series_recombination_loop/FFT_outI[15]_i_19/O
                         net (fo=3, routed)           0.791     8.320    Series_recombination_loop/FFT_outI[15]_i_19_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.444 r  Series_recombination_loop/FFT_outI[15]_i_5/O
                         net (fo=1, routed)           0.631     9.074    Series_recombination_loop/FFT_outI[15]_i_5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.624 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.311    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109     9.100    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 -1.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.493%)  route 0.225ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[1]/Q
                         net (fo=4, routed)           0.225    -0.222    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.213    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.237    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.868    -0.787    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.275    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.211    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y19          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/ADDRESS_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.210    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    TWiddle1/CLK
    SLICE_X9Y20          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  TWiddle1/ADDRESS_reg[3]/Q
                         net (fo=4, routed)           0.238    -0.209    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.865    -0.790    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.278    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.074    -0.453    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.323    DFTBD_RAMs/DFTBD_RAMI3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.538%)  route 0.184ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.562    -0.585    DFTBD_RAMs/clk_sys
    SLICE_X8Y17          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  DFTBD_RAMs/ADDRESS8_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.253    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.873    -0.782    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.074    -0.453    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.323    DFTBD_RAMs/DFTBD_RAMI4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.547%)  route 0.094ns (33.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    input/clk_sys
    SLICE_X11Y15         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.094    -0.349    input/count2_reg[6]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.304 r  input/byte_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    input/byte_out[6]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    input/clk_sys
    SLICE_X10Y15         FDCE                                         r  input/byte_out_reg[6]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120    -0.376    input/byte_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[12]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[13]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[14]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[15]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[12]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[13]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[14]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[15]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[0]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[1]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[6]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[7]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[12]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[13]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[14]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[15]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[12]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[13]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[14]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[15]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[0]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[1]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[6]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[7]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[12]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[13]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[14]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBDI14_reg[15]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[12]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[13]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[14]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.582    DFTBD_RAMs/DFTBD13_reg[15]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.545    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[0]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[1]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[6]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[7]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBDI14_reg[12]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBDI14_reg[13]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBDI14_reg[14]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.580ns (7.559%)  route 7.093ns (92.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613     6.769    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBDI14_reg[15]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[12]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[13]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[14]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.580ns (7.764%)  route 6.890ns (92.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410     6.566    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    DFTBD_RAMs/DFTBD13_reg[15]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.580ns (7.772%)  route 6.883ns (92.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.563    -0.904    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.480     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403     6.559    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522     8.571    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X58Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.544%)  route 0.423ns (69.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.212     0.023    Series_recombination_loop/AR[0]
    SLICE_X30Y36         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X30Y36         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[0]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[1]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[6]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count3_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.399%)  route 0.426ns (69.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.215     0.026    Series_recombination_loop/AR[0]
    SLICE_X29Y37         FDCE                                         f  Series_recombination_loop/count3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X29Y37         FDCE                                         r  Series_recombination_loop/count3_reg[7]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.184%)  route 0.430ns (69.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X29Y36         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.234    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.219     0.030    Series_recombination_loop/AR[0]
    SLICE_X28Y37         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.824    Series_recombination_loop/clk_sys
    SLICE_X28Y37         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.692    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 1.591ns (23.740%)  route 5.110ns (76.260%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=32, routed)          4.578     6.045    input/rst_IBUF
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.169 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.532     6.701    input/read_en_i_2_n_0
    SLICE_X32Y34         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 1.617ns (25.309%)  route 4.772ns (74.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.578     6.045    input/rst_IBUF
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.195 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.193     6.388    input/E
    SLICE_X32Y34         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 1.467ns (24.640%)  route 4.486ns (75.360%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.486     5.953    rst_IBUF
    SLICE_X32Y33         LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.205ns  (logic 0.683ns (56.690%)  route 0.522ns (43.310%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  clk_mic_reg/Q
                         net (fo=2, routed)           0.522     1.081    clk_mic
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.205 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.000     1.205    clk_mic_reg_i_1_n_0
    SLICE_X32Y33         LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.347%)  route 0.185ns (47.653%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  clk_mic_reg/Q
                         net (fo=2, routed)           0.185     0.343    clk_mic
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.000     0.388    clk_mic_reg_i_1_n_0
    SLICE_X32Y33         LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.960%)  route 0.362ns (66.040%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.185     0.326    input/read_en
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.177     0.548    input/read_en_i_2_n_0
    SLICE_X32Y34         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 0.235ns (10.881%)  route 1.923ns (89.119%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.923     2.158    rst_IBUF
    SLICE_X32Y33         LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 0.281ns (12.266%)  route 2.009ns (87.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.949     2.184    input/rst_IBUF
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.046     2.230 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.059     2.289    input/E
    SLICE_X32Y34         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 3.172ns (41.430%)  route 4.484ns (58.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[26]/Q
                         net (fo=5, routed)           4.484     4.099    order_R_OBUF[26]
    C12                  OBUF (Prop_obuf_I_O)         2.654     6.753 r  order_R_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.753    order_R[26]
    C12                                                               r  order_R[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.541ns  (logic 3.083ns (40.884%)  route 4.458ns (59.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.458     4.076    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     6.703 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.703    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 3.168ns (41.943%)  route 4.386ns (58.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[27]/Q
                         net (fo=5, routed)           4.386     4.001    order_R_OBUF[27]
    B14                  OBUF (Prop_obuf_I_O)         2.650     6.651 r  order_R_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.651    order_R[27]
    B14                                                               r  order_R[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.156ns (42.122%)  route 4.337ns (57.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X12Y35         FDRE                                         r  Series_recombination_loop/order_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  Series_recombination_loop/order_reg[30]/Q
                         net (fo=5, routed)           4.337     3.955    order_R_OBUF[30]
    D14                  OBUF (Prop_obuf_I_O)         2.638     6.593 r  order_R_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.593    order_R[30]
    D14                                                               r  order_R[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.139ns (42.001%)  route 4.335ns (57.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X12Y35         FDRE                                         r  Series_recombination_loop/order_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  Series_recombination_loop/order_reg[31]/Q
                         net (fo=3, routed)           4.335     3.952    order_R_OBUF[31]
    G13                  OBUF (Prop_obuf_I_O)         2.621     6.573 r  order_R_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.573    order_R[31]
    G13                                                               r  order_R[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.063ns (41.346%)  route 4.345ns (58.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X1Y30          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.345     3.963    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.570 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.570    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 3.086ns (41.705%)  route 4.314ns (58.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.314     3.932    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.562 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.562    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 3.085ns (41.719%)  route 4.310ns (58.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.310     3.928    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.557 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.557    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.066ns (41.844%)  route 4.262ns (58.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.632    -0.835    Series_recombination_loop/clk_sys
    SLICE_X1Y33          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  Series_recombination_loop/FFT_outR_reg[14]/Q
                         net (fo=1, routed)           4.262     3.883    outR_OBUF[14]
    M6                   OBUF (Prop_obuf_I_O)         2.610     6.494 r  outR_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.494    outR[14]
    M6                                                                r  outR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 3.177ns (42.989%)  route 4.213ns (57.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[28]/Q
                         net (fo=5, routed)           4.213     3.829    order_R_OBUF[28]
    B13                  OBUF (Prop_obuf_I_O)         2.659     6.488 r  order_R_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.488    order_R[28]
    B13                                                               r  order_R[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.276ns (67.586%)  route 0.612ns (32.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.558    -0.589    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.612     0.164    order_R_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.135     1.299 r  order_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.299    order_R[0]
    N17                                                               r  order_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.280ns (64.210%)  route 0.713ns (35.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.713     0.294    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.410 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.410    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.299ns (64.773%)  route 0.707ns (35.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    Series_recombination_loop/clk_sys
    SLICE_X12Y29         FDRE                                         r  Series_recombination_loop/order_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Series_recombination_loop/order_reg[6]/Q
                         net (fo=9, routed)           0.707     0.282    order_R_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         1.135     1.418 r  order_R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.418    order_R[6]
    L13                                                               r  order_R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.319ns (65.899%)  route 0.683ns (34.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[1]/Q
                         net (fo=1, routed)           0.683     0.264    outI_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.155     1.419 r  outI_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.419    outI[1]
    J15                                                               r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.320ns (65.715%)  route 0.689ns (34.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y36          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[4]/Q
                         net (fo=1, routed)           0.689     0.270    outI_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.156     1.426 r  outI_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.426    outI[4]
    J17                                                               r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.320ns (65.332%)  route 0.700ns (34.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X8Y38          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.700     0.283    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.156     1.438 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.438    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.329ns (65.679%)  route 0.694ns (34.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[3]/Q
                         net (fo=1, routed)           0.694     0.275    outI_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.165     1.440 r  outI_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.440    outI[3]
    J18                                                               r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.312ns (64.372%)  route 0.726ns (35.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    Series_recombination_loop/clk_sys
    SLICE_X12Y30         FDRE                                         r  Series_recombination_loop/order_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  Series_recombination_loop/order_reg[10]/Q
                         net (fo=5, routed)           0.726     0.303    order_R_OBUF[10]
    L18                  OBUF (Prop_obuf_I_O)         1.148     1.451 r  order_R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.451    order_R[10]
    L18                                                               r  order_R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.308ns (64.022%)  route 0.735ns (35.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    Series_recombination_loop/clk_sys
    SLICE_X8Y30          FDRE                                         r  Series_recombination_loop/order_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  Series_recombination_loop/order_reg[9]/Q
                         net (fo=5, routed)           0.735     0.312    order_R_OBUF[9]
    M18                  OBUF (Prop_obuf_I_O)         1.144     1.455 r  order_R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.455    order_R[9]
    M18                                                               r  order_R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.277ns (62.192%)  route 0.776ns (37.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.558    -0.589    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Series_recombination_loop/order_reg[2]/Q
                         net (fo=35, routed)          0.776     0.328    order_R_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.136     1.464 r  order_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.464    order_R[2]
    N14                                                               r  order_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 3.172ns (41.430%)  route 4.484ns (58.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[26]/Q
                         net (fo=5, routed)           4.484     4.099    order_R_OBUF[26]
    C12                  OBUF (Prop_obuf_I_O)         2.654     6.753 r  order_R_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.753    order_R[26]
    C12                                                               r  order_R[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.541ns  (logic 3.083ns (40.884%)  route 4.458ns (59.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.458     4.076    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     6.703 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.703    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 3.168ns (41.943%)  route 4.386ns (58.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[27]/Q
                         net (fo=5, routed)           4.386     4.001    order_R_OBUF[27]
    B14                  OBUF (Prop_obuf_I_O)         2.650     6.651 r  order_R_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.651    order_R[27]
    B14                                                               r  order_R[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.156ns (42.122%)  route 4.337ns (57.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X12Y35         FDRE                                         r  Series_recombination_loop/order_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  Series_recombination_loop/order_reg[30]/Q
                         net (fo=5, routed)           4.337     3.955    order_R_OBUF[30]
    D14                  OBUF (Prop_obuf_I_O)         2.638     6.593 r  order_R_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.593    order_R[30]
    D14                                                               r  order_R[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.139ns (42.001%)  route 4.335ns (57.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X12Y35         FDRE                                         r  Series_recombination_loop/order_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  Series_recombination_loop/order_reg[31]/Q
                         net (fo=3, routed)           4.335     3.952    order_R_OBUF[31]
    G13                  OBUF (Prop_obuf_I_O)         2.621     6.573 r  order_R_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.573    order_R[31]
    G13                                                               r  order_R[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.063ns (41.346%)  route 4.345ns (58.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X1Y30          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.345     3.963    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.570 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.570    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 3.086ns (41.705%)  route 4.314ns (58.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.314     3.932    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.562 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.562    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 3.085ns (41.719%)  route 4.310ns (58.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.629    -0.838    Series_recombination_loop/clk_sys
    SLICE_X1Y31          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.310     3.928    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.557 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.557    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.066ns (41.844%)  route 4.262ns (58.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.632    -0.835    Series_recombination_loop/clk_sys
    SLICE_X1Y33          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  Series_recombination_loop/FFT_outR_reg[14]/Q
                         net (fo=1, routed)           4.262     3.883    outR_OBUF[14]
    M6                   OBUF (Prop_obuf_I_O)         2.610     6.494 r  outR_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.494    outR[14]
    M6                                                                r  outR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 3.177ns (42.989%)  route 4.213ns (57.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.564    -0.903    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  Series_recombination_loop/order_reg[28]/Q
                         net (fo=5, routed)           4.213     3.829    order_R_OBUF[28]
    B13                  OBUF (Prop_obuf_I_O)         2.659     6.488 r  order_R_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.488    order_R[28]
    B13                                                               r  order_R[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.276ns (67.586%)  route 0.612ns (32.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.558    -0.589    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.612     0.164    order_R_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.135     1.299 r  order_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.299    order_R[0]
    N17                                                               r  order_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.280ns (64.210%)  route 0.713ns (35.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.713     0.294    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.410 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.410    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.299ns (64.773%)  route 0.707ns (35.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.588    Series_recombination_loop/clk_sys
    SLICE_X12Y29         FDRE                                         r  Series_recombination_loop/order_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Series_recombination_loop/order_reg[6]/Q
                         net (fo=9, routed)           0.707     0.282    order_R_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         1.135     1.418 r  order_R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.418    order_R[6]
    L13                                                               r  order_R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.319ns (65.899%)  route 0.683ns (34.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[1]/Q
                         net (fo=1, routed)           0.683     0.264    outI_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.155     1.419 r  outI_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.419    outI[1]
    J15                                                               r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.320ns (65.715%)  route 0.689ns (34.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y36          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[4]/Q
                         net (fo=1, routed)           0.689     0.270    outI_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.156     1.426 r  outI_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.426    outI[4]
    J17                                                               r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.320ns (65.332%)  route 0.700ns (34.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X8Y38          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.700     0.283    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.156     1.438 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.438    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.329ns (65.679%)  route 0.694ns (34.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X8Y35          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  Series_recombination_loop/FFT_outI_reg[3]/Q
                         net (fo=1, routed)           0.694     0.275    outI_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.165     1.440 r  outI_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.440    outI[3]
    J18                                                               r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.312ns (64.372%)  route 0.726ns (35.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    Series_recombination_loop/clk_sys
    SLICE_X12Y30         FDRE                                         r  Series_recombination_loop/order_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  Series_recombination_loop/order_reg[10]/Q
                         net (fo=5, routed)           0.726     0.303    order_R_OBUF[10]
    L18                  OBUF (Prop_obuf_I_O)         1.148     1.451 r  order_R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.451    order_R[10]
    L18                                                               r  order_R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.308ns (64.022%)  route 0.735ns (35.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.587    Series_recombination_loop/clk_sys
    SLICE_X8Y30          FDRE                                         r  Series_recombination_loop/order_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  Series_recombination_loop/order_reg[9]/Q
                         net (fo=5, routed)           0.735     0.312    order_R_OBUF[9]
    M18                  OBUF (Prop_obuf_I_O)         1.144     1.455 r  order_R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.455    order_R[9]
    M18                                                               r  order_R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.277ns (62.192%)  route 0.776ns (37.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.558    -0.589    Series_recombination_loop/clk_sys
    SLICE_X11Y28         FDRE                                         r  Series_recombination_loop/order_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Series_recombination_loop/order_reg[2]/Q
                         net (fo=35, routed)          0.776     0.328    order_R_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.136     1.464 r  order_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.464    order_R[2]
    N14                                                               r  order_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay           812 Endpoints
Min Delay           812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.126ns  (logic 1.591ns (12.120%)  route 11.535ns (87.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403    13.126    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522    -1.429    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.126ns  (logic 1.591ns (12.120%)  route 11.535ns (87.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403    13.126    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522    -1.429    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.055%)  route 0.246ns (56.945%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.246     0.387    input/read_en
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.432 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.432    input/buffer_push_i_1_n_0
    SLICE_X28Y35         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.830    -0.825    input/clk_sys
    SLICE_X28Y35         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.613%)  route 0.296ns (61.387%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.127     0.482    input/count0
    SLICE_X29Y34         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X29Y34         FDRE                                         r  input/count_reg[4]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.710%)  route 0.307ns (62.290%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.307     0.448    input/read_en
    SLICE_X29Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.493 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.493    input/read_en2_i_1_n_0
    SLICE_X29Y35         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[3]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.280ns (12.073%)  route 2.038ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.904     2.139    Series_recombination_loop/rst_IBUF
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.184 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.134     2.318    Series_recombination_loop/order0
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.280ns (12.073%)  route 2.038ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.904     2.139    Series_recombination_loop/rst_IBUF
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.184 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.134     2.318    Series_recombination_loop/order0
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0_1

Max Delay           812 Endpoints
Min Delay           812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI14_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 1.591ns (11.929%)  route 11.745ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.613    13.336    DFTBD_RAMs/AR[0]
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBDI14_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBDI14_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.133ns  (logic 1.591ns (12.113%)  route 11.542ns (87.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.410    13.133    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.126ns  (logic 1.591ns (12.120%)  route 11.535ns (87.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403    13.126    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522    -1.429    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.126ns  (logic 1.591ns (12.120%)  route 11.535ns (87.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.132     6.599    Series_recombination_loop/rst_IBUF
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.723 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.403    13.126    DFTBD_RAMs/AR[0]
    SLICE_X58Y2          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         1.522    -1.429    DFTBD_RAMs/clk_sys
    SLICE_X58Y2          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.055%)  route 0.246ns (56.945%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.246     0.387    input/read_en
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.432 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.432    input/buffer_push_i_1_n_0
    SLICE_X28Y35         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.830    -0.825    input/clk_sys
    SLICE_X28Y35         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.613%)  route 0.296ns (61.387%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.127     0.482    input/count0
    SLICE_X29Y34         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X29Y34         FDRE                                         r  input/count_reg[4]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.710%)  route 0.307ns (62.290%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.307     0.448    input/read_en
    SLICE_X29Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.493 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.493    input/read_en2_i_1_n_0
    SLICE_X29Y35         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[3]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.620%)  route 0.367ns (66.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.169     0.310    input/read_en
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.198     0.553    input/count0
    SLICE_X28Y34         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.826    input/clk_sys
    SLICE_X28Y34         FDRE                                         r  input/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.280ns (12.073%)  route 2.038ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.904     2.139    Series_recombination_loop/rst_IBUF
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.184 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.134     2.318    Series_recombination_loop/order0
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.280ns (12.073%)  route 2.038ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.904     2.139    Series_recombination_loop/rst_IBUF
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.184 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.134     2.318    Series_recombination_loop/order0
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y34         FDRE                                         r  Series_recombination_loop/order_reg[26]/C





