# Module sqrt8
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 6 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  radicand<8>, go<1>
#  Outputs: squareRoot<4>, done<1>
#
# NETLIST ANALYSIS:
#
#  Number of components: ......................... 6
#  Number of primitives: ......................... 0
#  Maximum primitive input bit width: ............ 0
#  Average primitive input bit width: ............ 0
#
#  Number of inputs: ............................. 2
#  Number of outputs: ............................ 2
#  Number of input bits: ......................... 9
#  Number of output bits: ........................ 5
#
#  Number of nets: .............................. 16
#  Maximum number of fanout per net: ............. 1
#  Average number of fanout per net: ........... 1.0
#
#  Number of instanciated modules: ............... 2
#    Module   Instances
#    sqrt8_PO ....... 1
#    sqrt8_PC ....... 1

.model sqrt8
.inputs radicand[7] radicand[6] radicand[5] radicand[4] radicand[3] radicand[2] radicand[1] radicand[0]
.inputs go[0]
.outputs squareRoot[3] squareRoot[2] squareRoot[1] squareRoot[0]
.outputs done[0]
.search sqrt8_PO.blif
.search sqrt8_PC.blif
.subckt sqrt8_PO radicand[0]=radicand[0] radicand[1]=radicand[1] radicand[2]=radicand[2] radicand[3]=radicand[3] radicand[4]=radicand[4] radicand[5]=radicand[5] radicand[6]=radicand[6] radicand[7]=radicand[7] state[0]=n0 state[1]=n1 squareRoot[0]=squareRoot[0] squareRoot[1]=squareRoot[1] squareRoot[2]=squareRoot[2] squareRoot[3]=squareRoot[3]
.subckt sqrt8_PC go[0]=go[0] done[0]=done[0] state[0]=n0 state[1]=n1
.end

