\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\hyperlink{union_____w_o_r_d___b_y_t_e}{\+\_\+\+\_\+\+W\+O\+R\+D\+\_\+\+B\+Y\+TE} }{\pageref{union_____w_o_r_d___b_y_t_e}}{}
\item\contentsline{section}{\hyperlink{struct___b_m___t}{\+\_\+\+B\+M\+\_\+T} }{\pageref{struct___b_m___t}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___a_b_s_t_r_a_c_t___c_o_n_t_r_o_l___m_a_n_a_g_e_m_e_n_t___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+C\+D\+C\+\_\+\+A\+B\+S\+T\+R\+A\+C\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+M\+A\+N\+A\+G\+E\+M\+E\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___c_d_c___a_b_s_t_r_a_c_t___c_o_n_t_r_o_l___m_a_n_a_g_e_m_e_n_t___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___c_a_l_l___m_a_n_a_g_e_m_e_n_t___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+C\+D\+C\+\_\+\+C\+A\+L\+L\+\_\+\+M\+A\+N\+A\+G\+E\+M\+E\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___c_d_c___c_a_l_l___m_a_n_a_g_e_m_e_n_t___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___h_e_a_d_e_r___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+C\+D\+C\+\_\+\+H\+E\+A\+D\+E\+R\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___c_d_c___h_e_a_d_e_r___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___l_i_n_e___c_o_d_i_n_g}{\+\_\+\+C\+D\+C\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+D\+I\+NG} }{\pageref{struct___c_d_c___l_i_n_e___c_o_d_i_n_g}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___u_n_i_o_n__1_s_l_a_v_e___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+C\+D\+C\+\_\+\+U\+N\+I\+O\+N\+\_\+1\+S\+L\+A\+V\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___c_d_c___u_n_i_o_n__1_s_l_a_v_e___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___c_d_c___u_n_i_o_n___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+C\+D\+C\+\_\+\+U\+N\+I\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___c_d_c___u_n_i_o_n___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___d_f_u___s_t_a_t_u_s}{\+\_\+\+D\+F\+U\+\_\+\+S\+T\+A\+T\+US} }{\pageref{struct___d_f_u___s_t_a_t_u_s}}{}
\item\contentsline{section}{\hyperlink{struct___h_i_d___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} \\*H\+ID class-\/specific H\+ID Descriptor }{\pageref{struct___h_i_d___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___h_i_d___d_e_s_c_r_i_p_t_o_r_1_1___h_i_d___d_e_s_c_r_i_p_t_o_r___l_i_s_t}{\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+O\+R\+::\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+O\+R\+\_\+\+L\+I\+ST} }{\pageref{struct___h_i_d___d_e_s_c_r_i_p_t_o_r_1_1___h_i_d___d_e_s_c_r_i_p_t_o_r___l_i_s_t}}{}
\item\contentsline{section}{\hyperlink{struct___h_i_d___r_e_p_o_r_t___t}{\+\_\+\+H\+I\+D\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+T} \\*H\+ID report descriptor data structure }{\pageref{struct___h_i_d___r_e_p_o_r_t___t}}{}
\item\contentsline{section}{\hyperlink{struct__mci__card__struct}{\+\_\+mci\+\_\+card\+\_\+struct} }{\pageref{struct__mci__card__struct}}{}
\item\contentsline{section}{\hyperlink{struct___m_s_c___c_b_w}{\+\_\+\+M\+S\+C\+\_\+\+C\+BW} }{\pageref{struct___m_s_c___c_b_w}}{}
\item\contentsline{section}{\hyperlink{struct___m_s_c___c_s_w}{\+\_\+\+M\+S\+C\+\_\+\+C\+SW} }{\pageref{struct___m_s_c___c_s_w}}{}
\item\contentsline{section}{\hyperlink{union___r_e_q_u_e_s_t___t_y_p_e}{\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+T\+Y\+PE} }{\pageref{union___r_e_q_u_e_s_t___t_y_p_e}}{}
\item\contentsline{section}{\hyperlink{struct__sdif__device}{\+\_\+sdif\+\_\+device} \\*S\+D\+IO device type }{\pageref{struct__sdif__device}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___c_o_m_m_o_n___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___c_o_m_m_o_n___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___c_o_n_f_i_g_u_r_a_t_i_o_n___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___c_o_n_f_i_g_u_r_a_t_i_o_n___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___c_o_r_e___d_e_s_c_s___t}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+R\+E\+\_\+\+D\+E\+S\+C\+S\+\_\+T} \\*U\+SB descriptors data structure }{\pageref{struct___u_s_b___c_o_r_e___d_e_s_c_s___t}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___d_e_v_i_c_e___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___d_e_v_i_c_e___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___d_e_v_i_c_e___q_u_a_l_i_f_i_e_r___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+Q\+U\+A\+L\+I\+F\+I\+E\+R\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___d_e_v_i_c_e___q_u_a_l_i_f_i_e_r___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___d_f_u___f_u_n_c___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+D\+F\+U\+\_\+\+F\+U\+N\+C\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___d_f_u___f_u_n_c___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___e_n_d_p_o_i_n_t___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___e_n_d_p_o_i_n_t___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___i_a_d___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+I\+A\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___i_a_d___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___i_n_t_e_r_f_a_c_e___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T\+E\+R\+F\+A\+C\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___i_n_t_e_r_f_a_c_e___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___o_t_h_e_r___s_p_e_e_d___c_o_n_f_i_g_u_r_a_t_i_o_n}{\+\_\+\+U\+S\+B\+\_\+\+O\+T\+H\+E\+R\+\_\+\+S\+P\+E\+E\+D\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+ON} }{\pageref{struct___u_s_b___o_t_h_e_r___s_p_e_e_d___c_o_n_f_i_g_u_r_a_t_i_o_n}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___s_e_t_u_p___p_a_c_k_e_t}{\+\_\+\+U\+S\+B\+\_\+\+S\+E\+T\+U\+P\+\_\+\+P\+A\+C\+K\+ET} }{\pageref{struct___u_s_b___s_e_t_u_p___p_a_c_k_e_t}}{}
\item\contentsline{section}{\hyperlink{struct___u_s_b___s_t_r_i_n_g___d_e_s_c_r_i_p_t_o_r}{\+\_\+\+U\+S\+B\+\_\+\+S\+T\+R\+I\+N\+G\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct___u_s_b___s_t_r_i_n_g___d_e_s_c_r_i_p_t_o_r}}{}
\item\contentsline{section}{\hyperlink{struct___w_b___t}{\+\_\+\+W\+B\+\_\+T} }{\pageref{struct___w_b___t}}{}
\item\contentsline{section}{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+I\+NK} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} }{\pageref{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_a_e_s___a_p_i___t}{A\+E\+S\+\_\+\+A\+P\+I\+\_\+T} \\*L\+P\+C18\+X\+X\+\_\+43\+XX A\+ES A\+PI structure }{\pageref{struct_a_e_s___a_p_i___t}}{}
\item\contentsline{section}{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\hyperlink{struct_c_c_a_n___i_f___t}{C\+C\+A\+N\+\_\+\+I\+F\+\_\+T} \\*C\+C\+AN message interface register block structure }{\pageref{struct_c_c_a_n___i_f___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_c_a_n___m_s_g___o_b_j___t}{C\+C\+A\+N\+\_\+\+M\+S\+G\+\_\+\+O\+B\+J\+\_\+T} \\*C\+AN message object structure }{\pageref{struct_c_c_a_n___m_s_g___o_b_j___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t}{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T} \\*C\+CU clock config/status register pair }{\pageref{struct_c_c_u___c_f_g_s_t_a_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_e_x_c_e_p_t_i_o_n___f_r_a_m_e___t}{C\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+T} }{\pageref{struct_c_e_x_c_e_p_t_i_o_n___f_r_a_m_e___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_g_u___p_l_l___r_e_g___t}{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T} }{\pageref{struct_c_g_u___p_l_l___r_e_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t}{C\+G\+U\+\_\+\+U\+S\+B\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+\+S\+E\+T\+U\+P\+\_\+T} }{\pageref{struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} }{\pageref{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_c_l_k___b_a_s_e___s_t_a_t_e_s}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+T\+A\+T\+ES} }{\pageref{struct_c_l_k___b_a_s_e___s_t_a_t_e_s}}{}
\item\contentsline{section}{\hyperlink{struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t}{C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+T\+O\+\_\+\+B\+A\+S\+E\+\_\+T} }{\pageref{struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t}}{}
\item\contentsline{section}{\hyperlink{structclock__states__s}{clock\+\_\+states\+\_\+s} }{\pageref{structclock__states__s}}{}
\item\contentsline{section}{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\hyperlink{structdigital__input__atributes__s}{digital\+\_\+input\+\_\+atributes\+\_\+s} }{\pageref{structdigital__input__atributes__s}}{}
\item\contentsline{section}{\hyperlink{structdigital__input__s}{digital\+\_\+input\+\_\+s} }{\pageref{structdigital__input__s}}{}
\item\contentsline{section}{\hyperlink{structdigital__output__atributes__s}{digital\+\_\+output\+\_\+atributes\+\_\+s} }{\pageref{structdigital__output__atributes__s}}{}
\item\contentsline{section}{\hyperlink{structdigital__output__s}{digital\+\_\+output\+\_\+s} }{\pageref{structdigital__output__s}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___channel_handle__t}{D\+M\+A\+\_\+\+Channel\+Handle\+\_\+t} \\*D\+MA channel handle structure }{\pageref{struct_d_m_a___channel_handle__t}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___transfer_descriptor}{D\+M\+A\+\_\+\+Transfer\+Descriptor} \\*Transfer Descriptor structure typedef }{\pageref{struct_d_m_a___transfer_descriptor}}{}
\item\contentsline{section}{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+E\+N\+H\+R\+X\+D\+E\+S\+C\+\_\+T} \\*Structure of a enhanced receive descriptor (with timestamp) }{\pageref{struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+E\+N\+H\+T\+X\+D\+E\+S\+C\+\_\+T} \\*Structure of a enhanced transmit descriptor (with timestamp) }{\pageref{struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___r_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+R\+X\+D\+E\+S\+C\+\_\+T} \\*Structure of a receive descriptor (without timestamp) }{\pageref{struct_e_n_e_t___r_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___t_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+T\+X\+D\+E\+S\+C\+\_\+T} \\*Structure of a transmit descriptor (without timestamp) }{\pageref{struct_e_n_e_t___t_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{structevent}{event} }{\pageref{structevent}}{}
\item\contentsline{section}{\hyperlink{struct_event_group_def__t}{Event\+Group\+Def\+\_\+t} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\hyperlink{structfff__globals__t}{fff\+\_\+globals\+\_\+t} }{\pageref{structfff__globals__t}}{}
\item\contentsline{section}{\hyperlink{struct_f_p_u___type}{F\+P\+U\+\_\+\+Type} \\*Structure type to access the Floating Point Unit (F\+PU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_d_m_a___c_h___c_f_g___t}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+T} \\*G\+P\+D\+MA structure using for D\+MA configuration }{\pageref{struct_g_p_d_m_a___c_h___c_f_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_d_m_a___c_h___t}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T} \\*G\+P\+D\+MA Channel register block structure }{\pageref{struct_g_p_d_m_a___c_h___t}}{}
\item\contentsline{section}{\hyperlink{structgpio__pins__config__s}{gpio\+\_\+pins\+\_\+config\+\_\+s} }{\pageref{structgpio__pins__config__s}}{}
\item\contentsline{section}{\hyperlink{structgpio__t}{gpio\+\_\+t} }{\pageref{structgpio__t}}{}
\item\contentsline{section}{\hyperlink{struct_heap_region}{Heap\+Region} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\hyperlink{struct_h_s_a_d_c_i_n_t_c_t_r_l___t}{H\+S\+A\+D\+C\+I\+N\+T\+C\+T\+R\+L\+\_\+T} \\*High speed A\+DC interrupt control structure }{\pageref{struct_h_s_a_d_c_i_n_t_c_t_r_l___t}}{}
\item\contentsline{section}{\hyperlink{structi2c__interface}{i2c\+\_\+interface} }{\pageref{structi2c__interface}}{}
\item\contentsline{section}{\hyperlink{structi2c__slave__interface}{i2c\+\_\+slave\+\_\+interface} }{\pageref{structi2c__slave__interface}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___x_f_e_r___t}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} \\*Master transfer data structure definitions }{\pageref{struct_i2_c___x_f_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c_m___x_f_e_r___t}{I2\+C\+M\+\_\+\+X\+F\+E\+R\+\_\+T} \\*Master transfer data structure definitions }{\pageref{struct_i2_c_m___x_f_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_i2_s___a_u_d_i_o___f_o_r_m_a_t___t}{I2\+S\+\_\+\+A\+U\+D\+I\+O\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T} \\*I2S Audio Format Structure }{\pageref{struct_i2_s___a_u_d_i_o___f_o_r_m_a_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t}{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T} \\*E\+MC Dynamic Configure Struct }{\pageref{struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t}{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T} \\*E\+MC Dynamic Device Configuration structure used for IP drivers }{\pageref{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t}{I\+P\+\_\+\+E\+M\+C\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T} \\*E\+MC Static Configure Structure }{\pageref{struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t}}{}
\item\contentsline{section}{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\hyperlink{struct_l_c_d___c_o_n_f_i_g___t}{L\+C\+D\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T} \\*A structure for L\+CD Configuration }{\pageref{struct_l_c_d___c_o_n_f_i_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t}{L\+C\+D\+\_\+\+P\+A\+L\+E\+T\+T\+E\+\_\+\+E\+N\+T\+R\+Y\+\_\+T} \\*L\+CD Palette entry format }{\pageref{struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} \\*10 or 12-\/bit A\+DC register block structure }{\pageref{struct_l_p_c___a_d_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___a_t_i_m_e_r___t}{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T} \\*Alarm Timer register block structure }{\pageref{struct_l_p_c___a_t_i_m_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___c_c_a_n___t}{L\+P\+C\+\_\+\+C\+C\+A\+N\+\_\+T} \\*C\+C\+AN Controller Area Network register block structure }{\pageref{struct_l_p_c___c_c_a_n___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___c_c_u1___t}{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T} \\*C\+C\+U1 register block structure }{\pageref{struct_l_p_c___c_c_u1___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___c_c_u2___t}{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T} \\*C\+C\+U2 register block structure }{\pageref{struct_l_p_c___c_c_u2___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___c_g_u___t}{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T} \\*L\+P\+C18\+X\+X/43\+XX C\+GU register block structure }{\pageref{struct_l_p_c___c_g_u___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___c_r_e_g___t}{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T} \\*C\+R\+EG Register Block }{\pageref{struct_l_p_c___c_r_e_g___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\*D\+AC register block structure }{\pageref{struct_l_p_c___d_a_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T} \\*E\+E\+P\+R\+OM register block structure }{\pageref{struct_l_p_c___e_e_p_r_o_m___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___e_m_c___t}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T} \\*External Memory Controller (E\+MC) register block structure }{\pageref{struct_l_p_c___e_m_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___e_n_e_t___t}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T} \\*10/100 M\+II \& R\+M\+II Ethernet with timestamping register block structure }{\pageref{struct_l_p_c___e_n_e_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___e_v_r_t___t}{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T} \\*Event Router register structure }{\pageref{struct_l_p_c___e_v_r_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T} \\*F\+L\+A\+SH Memory Controller Unit register block structure }{\pageref{struct_l_p_c___f_m_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___g_i_m_a___t}{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T} \\*Global Input Multiplexer Array (G\+I\+MA) register block structure }{\pageref{struct_l_p_c___g_i_m_a___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___g_p_d_m_a___t}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} \\*G\+P\+D\+MA register block }{\pageref{struct_l_p_c___g_p_d_m_a___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} \\*G\+P\+IO port register block structure }{\pageref{struct_l_p_c___g_p_i_o___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} \\*G\+P\+IO grouped interrupt register block structure }{\pageref{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___h_s_a_d_c___t}{L\+P\+C\+\_\+\+H\+S\+A\+D\+C\+\_\+T} \\*H\+S\+A\+DC register block structure }{\pageref{struct_l_p_c___h_s_a_d_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___i2_c___t}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} \\*I2C register block structure }{\pageref{struct_l_p_c___i2_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___i2_s___t}{L\+P\+C\+\_\+\+I2\+S\+\_\+T} \\*I2S register block structure }{\pageref{struct_l_p_c___i2_s___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___l_c_d___t}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T} \\*L\+CD Controller register block structure }{\pageref{struct_l_p_c___l_c_d___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___m_c_p_w_m___t}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T} \\*Motor Control P\+WM register block structure }{\pageref{struct_l_p_c___m_c_p_w_m___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___o_t_p___t}{L\+P\+C\+\_\+\+O\+T\+P\+\_\+T} \\*O\+TP Register block }{\pageref{struct_l_p_c___o_t_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} \\*L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure }{\pageref{struct_l_p_c___p_i_n___i_n_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___p_m_c___t}{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T} \\*Power Management Controller register block structure }{\pageref{struct_l_p_c___p_m_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___q_e_i___t}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T} \\*Quadrature Encoder Interface register block structure }{\pageref{struct_l_p_c___q_e_i___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_e_g_f_i_l_e___t}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T} \\*Register File register block structure }{\pageref{struct_l_p_c___r_e_g_f_i_l_e___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_g_u___t}{L\+P\+C\+\_\+\+R\+G\+U\+\_\+T} \\*R\+GU register structure }{\pageref{struct_l_p_c___r_g_u___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} \\*Repetitive Interrupt Timer register block structure }{\pageref{struct_l_p_c___r_i_t_i_m_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_o_m___a_p_i___t}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+T} \\*L\+P\+C18\+XX High level R\+OM A\+PI structure }{\pageref{struct_l_p_c___r_o_m___a_p_i___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_t_c___t}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T} \\*Real Time Clock register block structure }{\pageref{struct_l_p_c___r_t_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T} \\*State Configurable Timer register block structure }{\pageref{struct_l_p_c___s_c_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_c_u___t}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T} \\*System Control Unit register block }{\pageref{struct_l_p_c___s_c_u___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_d_m_m_c___t}{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T} \\*S\+D/\+M\+MC \& S\+D\+IO register block structure }{\pageref{struct_l_p_c___s_d_m_m_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW} \\*S\+P\+I\+FI controller hardware register structure }{\pageref{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} \\*S\+SP register block structure }{\pageref{struct_l_p_c___s_s_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} \\*32-\/bit Standard timer register block structure }{\pageref{struct_l_p_c___t_i_m_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} \\*U\+S\+A\+RT register block structure }{\pageref{struct_l_p_c___u_s_a_r_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___u_s_b_h_s___t}{L\+P\+C\+\_\+\+U\+S\+B\+H\+S\+\_\+T} \\*U\+SB High-\/\+Speed register block structure }{\pageref{struct_l_p_c___u_s_b_h_s___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} \\*Windowed Watchdog register block structure }{\pageref{struct_l_p_c___w_w_d_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS} }{\pageref{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}}{}
\item\contentsline{section}{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS} }{\pageref{struct_m_p_u___s_e_t_t_i_n_g_s}}{}
\item\contentsline{section}{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\hyperlink{struct_o_t_p___a_p_i___t}{O\+T\+P\+\_\+\+A\+P\+I\+\_\+T} \\*L\+P\+C18\+X\+X\+\_\+43\+XX O\+TP A\+PI structure }{\pageref{struct_o_t_p___a_p_i___t}}{}
\item\contentsline{section}{\hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} \\*Array of pin definitions passed to \hyperlink{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing()} must be in this format }{\pageref{struct_p_i_n_m_u_x___g_r_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_p_l_l___p_a_r_a_m___t}{P\+L\+L\+\_\+\+P\+A\+R\+A\+M\+\_\+T} \\*P\+LL Parameter strucutre }{\pageref{struct_p_l_l___p_a_r_a_m___t}}{}
\item\contentsline{section}{\hyperlink{structp_s_d_m_m_c___d_m_a___t}{p\+S\+D\+M\+M\+C\+\_\+\+D\+M\+A\+\_\+T} \\*S\+D\+IO chained D\+MA descriptor }{\pageref{structp_s_d_m_m_c___d_m_a___t}}{}
\item\contentsline{section}{\hyperlink{struct_queue_definition}{Queue\+Definition} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\hyperlink{struct_queue_pointers}{Queue\+Pointers} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} \\*Ring buffer structure }{\pageref{struct_r_i_n_g_b_u_f_f___t}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___e_v___t_i_m_e_s_t_a_m_p___t}{R\+T\+C\+\_\+\+E\+V\+\_\+\+T\+I\+M\+E\+S\+T\+A\+M\+P\+\_\+T} \\*Event Monitor/\+Recorder Timestamp structure }{\pageref{struct_r_t_c___e_v___t_i_m_e_s_t_a_m_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___t_i_m_e___t}{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+T} }{\pageref{struct_r_t_c___t_i_m_e___t}}{}
\item\contentsline{section}{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\hyperlink{struct_s_d_m_m_c___c_a_r_d___t}{S\+D\+M\+M\+C\+\_\+\+C\+A\+R\+D\+\_\+T} \\*S\+D/\+M\+MC Card specific setup data structure }{\pageref{struct_s_d_m_m_c___c_a_r_d___t}}{}
\item\contentsline{section}{\hyperlink{struct_semaphore_data}{Semaphore\+Data} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\hyperlink{struct_s_p_i___address__t}{S\+P\+I\+\_\+\+Address\+\_\+t} }{\pageref{struct_s_p_i___address__t}}{}
\item\contentsline{section}{\hyperlink{struct_s_s_p___config_format}{S\+S\+P\+\_\+\+Config\+Format} }{\pageref{struct_s_s_p___config_format}}{}
\item\contentsline{section}{\hyperlink{struct_stream_buffer_def__t}{Stream\+Buffer\+Def\+\_\+t} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\hyperlink{structterminal__s}{terminal\+\_\+s} }{\pageref{structterminal__s}}{}
\item\contentsline{section}{\hyperlink{struct_t_h_r_e_a_d}{T\+H\+R\+E\+AD} }{\pageref{struct_t_h_r_e_a_d}}{}
\item\contentsline{section}{\hyperlink{struct_t_h_r_e_a_d___s_u_s_p_e_n_s_i_o_n_s}{T\+H\+R\+E\+A\+D\+\_\+\+S\+U\+S\+P\+E\+N\+S\+I\+O\+NS} }{\pageref{struct_t_h_r_e_a_d___s_u_s_p_e_n_s_i_o_n_s}}{}
\item\contentsline{section}{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\hyperlink{struct_u_n_i_t_y___s_t_o_r_a_g_e___t}{U\+N\+I\+T\+Y\+\_\+\+S\+T\+O\+R\+A\+G\+E\+\_\+T} }{\pageref{struct_u_n_i_t_y___s_t_o_r_a_g_e___t}}{}
\item\contentsline{section}{\hyperlink{classunity__to__junit_1_1_unity_test_summary}{unity\+\_\+to\+\_\+junit.\+Unity\+Test\+Summary} }{\pageref{classunity__to__junit_1_1_unity_test_summary}}{}
\item\contentsline{section}{\hyperlink{classunity__test__summary_1_1_unity_test_summary}{unity\+\_\+test\+\_\+summary.\+Unity\+Test\+Summary} }{\pageref{classunity__test__summary_1_1_unity_test_summary}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___a_p_i}{U\+S\+B\+D\+\_\+\+A\+PI} \\*Main U\+S\+BD A\+PI functions structure.

This structure contains pointer to various U\+SB Device stack\textquotesingle{}s sub-\/module function tables. This structure is used as main entry point to access various methods (grouped in sub-\/modules) exposed by R\+OM based U\+SB device stack }{\pageref{struct_u_s_b_d___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___a_p_i___i_n_i_t___p_a_r_a_m}{U\+S\+B\+D\+\_\+\+A\+P\+I\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB device stack initialization parameter data structure }{\pageref{struct_u_s_b_d___a_p_i___i_n_i_t___p_a_r_a_m}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___c_d_c___a_p_i}{U\+S\+B\+D\+\_\+\+C\+D\+C\+\_\+\+A\+PI} \\*C\+DC class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{struct_u_s_b_d___c_d_c___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___c_d_c___i_n_i_t___p_a_r_a_m}{U\+S\+B\+D\+\_\+\+C\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*Communication Device Class function driver initialization parameter data structure }{\pageref{struct_u_s_b_d___c_d_c___i_n_i_t___p_a_r_a_m}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___c_o_r_e___a_p_i}{U\+S\+B\+D\+\_\+\+C\+O\+R\+E\+\_\+\+A\+PI} \\*U\+S\+BD stack Core A\+PI functions structure }{\pageref{struct_u_s_b_d___c_o_r_e___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___d_f_u___a_p_i}{U\+S\+B\+D\+\_\+\+D\+F\+U\+\_\+\+A\+PI} \\*D\+FU class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{struct_u_s_b_d___d_f_u___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___d_f_u___i_n_i_t___p_a_r_a_m}{U\+S\+B\+D\+\_\+\+D\+F\+U\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB descriptors data structure }{\pageref{struct_u_s_b_d___d_f_u___i_n_i_t___p_a_r_a_m}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___h_i_d___a_p_i}{U\+S\+B\+D\+\_\+\+H\+I\+D\+\_\+\+A\+PI} \\*H\+ID class A\+PI functions structure.

This structure contains pointers to all the function exposed by H\+ID function driver module }{\pageref{struct_u_s_b_d___h_i_d___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___h_i_d___i_n_i_t___p_a_r_a_m}{U\+S\+B\+D\+\_\+\+H\+I\+D\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB descriptors data structure }{\pageref{struct_u_s_b_d___h_i_d___i_n_i_t___p_a_r_a_m}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___h_w___a_p_i}{U\+S\+B\+D\+\_\+\+H\+W\+\_\+\+A\+PI} \\*Hardware A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{struct_u_s_b_d___h_w___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___m_s_c___a_p_i}{U\+S\+B\+D\+\_\+\+M\+S\+C\+\_\+\+A\+PI} \\*M\+SC class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{struct_u_s_b_d___m_s_c___a_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b_d___m_s_c___i_n_i_t___p_a_r_a_m}{U\+S\+B\+D\+\_\+\+M\+S\+C\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*Mass Storage class function driver initialization parameter data structure }{\pageref{struct_u_s_b_d___m_s_c___i_n_i_t___p_a_r_a_m}}{}
\item\contentsline{section}{\hyperlink{structx_event_group_definition}{x\+Event\+Group\+Definition} }{\pageref{structx_event_group_definition}}{}
\item\contentsline{section}{\hyperlink{structx_heap_stats}{x\+Heap\+Stats} }{\pageref{structx_heap_stats}}{}
\item\contentsline{section}{\hyperlink{structx_l_i_s_t}{x\+L\+I\+ST} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+L\+I\+S\+T\+\_\+\+I\+T\+EM} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\hyperlink{struct_x_p_a_r_a_m_s}{X\+P\+A\+R\+A\+MS} }{\pageref{struct_x_p_a_r_a_m_s}}{}
\item\contentsline{section}{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+S\+T\+A\+T\+I\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+G\+R\+O\+UP} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+ST} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+S\+T\+A\+T\+I\+C\+\_\+\+Q\+U\+E\+UE} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+B\+U\+F\+F\+ER} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+CB} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+I\+M\+ER} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+T\+A\+S\+K\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+T\+A\+S\+K\+\_\+\+S\+T\+A\+T\+US} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\hyperlink{structx_t_i_m_e___o_u_t}{x\+T\+I\+M\+E\+\_\+\+O\+UT} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
