{"Source Block": ["oh/emmu/hdl/emmu.v@96:106@HdlIdDef", "   reg [AW-1:0]       emmu_srcaddr_out;\n   reg [DW-1:0]\t      emmu_data_out; \n   reg [AW-1:0]       emmu_dstaddr_reg;\n\n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [7:0] \t      mi_wr_en;\n   wire \t      mi_write_low;\n   wire \t      mi_write_high;\n   \n   /*****************************/\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@98:108", "   reg [AW-1:0]       emmu_dstaddr_reg;\n\n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [7:0] \t      mi_wr_en;\n   wire \t      mi_write_low;\n   wire \t      mi_write_high;\n   \n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@93:103", "   reg \t\t      emmu_write_out;\n   reg [1:0] \t      emmu_datamode_out;\n   reg [3:0] \t      emmu_ctrlmode_out;\n   reg [AW-1:0]       emmu_srcaddr_out;\n   reg [DW-1:0]\t      emmu_data_out; \n   reg [AW-1:0]       emmu_dstaddr_reg;\n\n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [7:0] \t      mi_wr_en;\n   wire \t      mi_write_low;\n"], ["oh/emmu/hdl/emmu.v@97:107", "   reg [DW-1:0]\t      emmu_data_out; \n   reg [AW-1:0]       emmu_dstaddr_reg;\n\n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [7:0] \t      mi_wr_en;\n   wire \t      mi_write_low;\n   wire \t      mi_write_high;\n   \n   /*****************************/\n   /*MMU WRITE LOGIC            */\n"], ["oh/emmu/hdl/emmu.v@95:105", "   reg [3:0] \t      emmu_ctrlmode_out;\n   reg [AW-1:0]       emmu_srcaddr_out;\n   reg [DW-1:0]\t      emmu_data_out; \n   reg [AW-1:0]       emmu_dstaddr_reg;\n\n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [7:0] \t      mi_wr_en;\n   wire \t      mi_write_low;\n   wire \t      mi_write_high;\n   \n"]], "Diff Content": {"Delete": [[101, "   wire [63:0] \t      mi_wr_data;\n"]], "Add": []}}