// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Threshold_HH_
#define _Threshold_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ov5640_otsu_thresfYi.h"
#include "ov5640_otsu_thresg8j.h"
#include "ov5640_otsu_threshbi.h"
#include "ov5640_otsu_thresibs.h"
#include "ov5640_otsu_thresjbC.h"
#include "ov5640_otsu_threskbM.h"
#include "ov5640_otsu_threslbW.h"
#include "Threshold_hist_oueOg.h"

namespace ap_rtl {

struct Threshold : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > p_src_rows_V_dout;
    sc_in< sc_logic > p_src_rows_V_empty_n;
    sc_out< sc_logic > p_src_rows_V_read;
    sc_in< sc_lv<32> > p_src_cols_V_dout;
    sc_in< sc_logic > p_src_cols_V_empty_n;
    sc_out< sc_logic > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_V_dout;
    sc_in< sc_logic > p_src_data_stream_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_write;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<20> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    Threshold(sc_module_name name);
    SC_HAS_PROCESS(Threshold);

    ~Threshold();

    sc_trace_file* mVcdFile;

    Threshold_hist_oueOg* hist_out_V_U;
    ov5640_otsu_thresfYi<1,4,32,32,32>* ov5640_otsu_thresfYi_U37;
    ov5640_otsu_thresg8j<1,4,32,32,32>* ov5640_otsu_thresg8j_U38;
    ov5640_otsu_threshbi<1,3,32,32,32>* ov5640_otsu_threshbi_U39;
    ov5640_otsu_threshbi<1,3,32,32,32>* ov5640_otsu_threshbi_U40;
    ov5640_otsu_thresibs<1,12,32,32,32>* ov5640_otsu_thresibs_U41;
    ov5640_otsu_thresibs<1,12,32,32,32>* ov5640_otsu_thresibs_U42;
    ov5640_otsu_thresibs<1,12,32,32,32>* ov5640_otsu_thresibs_U43;
    ov5640_otsu_thresibs<1,12,32,32,32>* ov5640_otsu_thresibs_U44;
    ov5640_otsu_thresibs<1,12,32,32,32>* ov5640_otsu_thresibs_U45;
    ov5640_otsu_thresjbC<1,4,32,32>* ov5640_otsu_thresjbC_U46;
    ov5640_otsu_thresjbC<1,4,32,32>* ov5640_otsu_thresjbC_U47;
    ov5640_otsu_thresjbC<1,4,32,32>* ov5640_otsu_thresjbC_U48;
    ov5640_otsu_thresjbC<1,4,32,32>* ov5640_otsu_thresjbC_U49;
    ov5640_otsu_thresjbC<1,4,32,32>* ov5640_otsu_thresjbC_U50;
    ov5640_otsu_threskbM<1,1,32,32,1>* ov5640_otsu_threskbM_U51;
    ov5640_otsu_threslbW<1,1,20,9,29>* ov5640_otsu_threslbW_U52;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<46> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > hls_threshold_V;
    sc_signal< sc_logic > p_src_rows_V_blk_n;
    sc_signal< sc_logic > p_src_cols_V_blk_n;
    sc_signal< sc_logic > p_src_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1321;
    sc_signal< sc_logic > p_dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1321_pp0_iter1_reg;
    sc_signal< sc_lv<31> > j_i_reg_302;
    sc_signal< sc_lv<32> > grp_fu_395_p2;
    sc_signal< sc_lv<32> > reg_466;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<32> > grp_fu_403_p2;
    sc_signal< sc_lv<32> > reg_472;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<32> > grp_fu_407_p2;
    sc_signal< sc_lv<32> > reg_478;
    sc_signal< sc_lv<32> > rows_reg_1224;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_reg_1230;
    sc_signal< sc_lv<9> > i_fu_490_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_7_i_fu_545_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<31> > i_1_fu_550_p2;
    sc_signal< sc_lv<31> > i_1_reg_1316;
    sc_signal< sc_lv<1> > tmp_8_i_fu_560_p2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1321_pp0_iter2_reg;
    sc_signal< sc_lv<31> > j_fu_565_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_13_reg_1330;
    sc_signal< sc_lv<8> > addr_win_val_0_V_2_1_reg_1341;
    sc_signal< sc_lv<1> > tmp_51_i_fu_698_p2;
    sc_signal< sc_lv<1> > tmp_51_i_reg_1346;
    sc_signal< sc_lv<1> > tmp_49_1_i_fu_712_p2;
    sc_signal< sc_lv<1> > tmp_49_1_i_reg_1352;
    sc_signal< sc_lv<1> > tmp_51_2_i_fu_726_p2;
    sc_signal< sc_lv<1> > tmp_51_2_i_reg_1358;
    sc_signal< sc_lv<1> > tmp_31_i_fu_740_p2;
    sc_signal< sc_lv<1> > tmp_31_i_reg_1364;
    sc_signal< sc_lv<1> > icmp_fu_766_p2;
    sc_signal< sc_lv<1> > icmp_reg_1374;
    sc_signal< sc_lv<1> > sel_tmp5_fu_786_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_1379;
    sc_signal< sc_lv<2> > m_fu_970_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > tmp_10_i_fu_1004_p2;
    sc_signal< sc_lv<32> > tmp_10_i_reg_1398;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > grp_fu_431_p1;
    sc_signal< sc_lv<32> > tmp_11_i_reg_1403;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<9> > threshold_tmp_fu_1014_p2;
    sc_signal< sc_lv<9> > threshold_tmp_reg_1413;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<29> > i_op_assign_cast7_i_fu_1020_p1;
    sc_signal< sc_lv<29> > i_op_assign_cast7_i_reg_1418;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<9> > j_1_fu_1030_p2;
    sc_signal< sc_lv<9> > j_1_reg_1426;
    sc_signal< sc_lv<1> > tmp_27_i_fu_1036_p2;
    sc_signal< sc_lv<1> > tmp_27_i_reg_1431;
    sc_signal< sc_lv<1> > exitcond_i_fu_1024_p2;
    sc_signal< sc_lv<32> > total_gray_fu_1047_p2;
    sc_signal< sc_lv<32> > total_gray_reg_1444;
    sc_signal< sc_lv<29> > tmp_32_i_fu_1219_p2;
    sc_signal< sc_lv<29> > tmp_32_i_reg_1449;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > front_pixel_count_1_fu_1073_p3;
    sc_signal< sc_lv<32> > front_pixel_count_1_reg_1454;
    sc_signal< sc_lv<32> > back_pixel_count_1_fu_1080_p3;
    sc_signal< sc_lv<32> > back_pixel_count_1_reg_1459;
    sc_signal< sc_lv<32> > front_gray_count_1_fu_1102_p3;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > back_gray_count_1_fu_1109_p3;
    sc_signal< sc_lv<32> > tmp_14_i_reg_1474;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<32> > grp_fu_435_p1;
    sc_signal< sc_lv<32> > tmp_15_i_reg_1480;
    sc_signal< sc_lv<32> > grp_fu_439_p1;
    sc_signal< sc_lv<32> > tmp_16_i_reg_1486;
    sc_signal< sc_lv<32> > grp_fu_443_p1;
    sc_signal< sc_lv<32> > tmp_17_i_reg_1491;
    sc_signal< sc_lv<32> > grp_fu_447_p1;
    sc_signal< sc_lv<32> > tmp_18_i_reg_1496;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<32> > front_pixel_probabil_reg_1501;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<32> > grp_fu_415_p2;
    sc_signal< sc_lv<32> > back_pixel_probabili_reg_1506;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > front_gray_average_reg_1511;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > back_gray_average_reg_1516;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > total_gray_average_reg_1521;
    sc_signal< sc_lv<32> > grp_fu_399_p2;
    sc_signal< sc_lv<32> > tmp_23_i_reg_1527;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter2_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<8> > hist_out_V_address0;
    sc_signal< sc_logic > hist_out_V_ce0;
    sc_signal< sc_logic > hist_out_V_we0;
    sc_signal< sc_lv<20> > hist_out_V_q0;
    sc_signal< sc_lv<8> > hist_out_V_address1;
    sc_signal< sc_logic > hist_out_V_ce1;
    sc_signal< sc_logic > hist_out_V_we1;
    sc_signal< sc_lv<20> > hist_out_V_d1;
    sc_signal< sc_lv<9> > i1_i_reg_280;
    sc_signal< sc_lv<1> > exitcond2_i_fu_484_p2;
    sc_signal< sc_lv<31> > i2_i_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<2> > col_assign_reg_313;
    sc_signal< sc_lv<1> > exitcond3_i_fu_964_p2;
    sc_signal< sc_lv<9> > val_assign_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > front_pixel_count_i_reg_336;
    sc_signal< sc_lv<1> > exitcond5_i_fu_1008_p2;
    sc_signal< sc_lv<32> > back_pixel_count_i_reg_348;
    sc_signal< sc_lv<32> > front_gray_count_i_reg_360;
    sc_signal< sc_lv<32> > back_gray_count_i_reg_372;
    sc_signal< sc_lv<9> > i_op_assign_reg_384;
    sc_signal< sc_lv<64> > tmp_5_i_fu_496_p1;
    sc_signal< sc_lv<64> > tmp_34_i_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_38_i_fu_935_p1;
    sc_signal< sc_lv<64> > tmp_i_55_fu_990_p1;
    sc_signal< sc_lv<64> > tmp_28_i_fu_1042_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > tmp_12_fu_1204_p1;
    sc_signal< sc_lv<1> > tmp_11_fu_1198_p2;
    sc_signal< sc_lv<20> > p_0341_i_fu_166;
    sc_signal< sc_lv<20> > p_0341_2_be_2_i_fu_901_p3;
    sc_signal< sc_lv<8> > p_0338_i_fu_170;
    sc_signal< sc_lv<8> > p_0338_2_be_2_i_fu_732_p3;
    sc_signal< sc_lv<8> > addr_win_val_0_V_2_fu_174;
    sc_signal< sc_lv<8> > addr_win_val_0_V_1_fu_178;
    sc_signal< sc_lv<8> > addr_win_val_V_0_0_2_fu_799_p3;
    sc_signal< sc_lv<8> > addr_win_val_0_V_3_fu_182;
    sc_signal< sc_lv<8> > addr_last_V_fu_186;
    sc_signal< sc_lv<20> > hist_win_val_0_V_1_1_fu_190;
    sc_signal< sc_lv<20> > hist_win_val_0_V_1_fu_894_p3;
    sc_signal< sc_lv<20> > hist_win_val_V_0_0_i_fu_194;
    sc_signal< sc_lv<20> > hist_win_val_V_0_0_2_fu_928_p3;
    sc_signal< sc_lv<20> > hist_win_val_0_V_2_1_fu_198;
    sc_signal< sc_lv<20> > hist_win_val_0_V_2_fu_873_p3;
    sc_signal< sc_lv<20> > hist_win_val_0_V_3_1_fu_202;
    sc_signal< sc_lv<20> > hist_win_val_0_V_3_fu_853_p3;
    sc_signal< sc_lv<32> > interclass_variance_s_fu_206;
    sc_signal< sc_lv<20> > hist_win_val_V_load_s_fu_995_p3;
    sc_signal< sc_lv<32> > grp_fu_395_p0;
    sc_signal< sc_lv<32> > grp_fu_395_p1;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<32> > grp_fu_403_p0;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<32> > grp_fu_407_p0;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<32> > grp_fu_431_p0;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<32> > i2_cast_i_fu_541_p1;
    sc_signal< sc_lv<32> > j_cast_i_fu_556_p1;
    sc_signal< sc_lv<1> > tmp_9_i_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_21_i_fu_598_p2;
    sc_signal< sc_lv<1> > tmp_21_3_i_fu_613_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_626_p2;
    sc_signal< sc_lv<3> > p_i_cast_fu_618_p3;
    sc_signal< sc_lv<1> > tmp_21_1_i_fu_603_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_640_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_652_p2;
    sc_signal< sc_lv<1> > tmp_21_2_i_fu_608_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_658_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_664_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_646_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_678_p2;
    sc_signal< sc_lv<3> > sel_tmp3_cast_fu_670_p3;
    sc_signal< sc_lv<3> > sel_tmp_fu_632_p3;
    sc_signal< sc_lv<3> > p_2_i_fu_684_p3;
    sc_signal< sc_lv<3> > ret_V_fu_692_p2;
    sc_signal< sc_lv<8> > p_0338_2_be_i_fu_704_p3;
    sc_signal< sc_lv<8> > addr_V_1_0338_2_be_s_fu_718_p3;
    sc_signal< sc_lv<2> > tmp_1_fu_756_p4;
    sc_signal< sc_lv<1> > tmp_36_i_fu_750_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_780_p2;
    sc_signal< sc_lv<8> > storemerge_i_fu_772_p3;
    sc_signal< sc_lv<8> > sel_tmp8_fu_792_p3;
    sc_signal< sc_lv<20> > hist_flag_V_i_fu_847_p2;
    sc_signal< sc_lv<20> > hist_w_V_i_fu_867_p2;
    sc_signal< sc_lv<20> > p_0341_2_be_i_fu_860_p3;
    sc_signal< sc_lv<20> > hist_flag_V_2_i_fu_888_p2;
    sc_signal< sc_lv<20> > hist_w_V_171_0341_2_fu_881_p3;
    sc_signal< sc_lv<20> > hist_win_val_0_V_0_fu_908_p2;
    sc_signal< sc_lv<20> > storemerge1_i_fu_914_p3;
    sc_signal< sc_lv<20> > hist_last_V_fu_841_p2;
    sc_signal< sc_lv<20> > sel_tmp9_fu_921_p3;
    sc_signal< sc_lv<1> > cond_i_fu_976_p2;
    sc_signal< sc_lv<8> > addr_win_val_V_load_s_fu_982_p3;
    sc_signal< sc_lv<32> > tmp_29_i_fu_1053_p1;
    sc_signal< sc_lv<32> > front_pixel_count_fu_1067_p2;
    sc_signal< sc_lv<32> > back_pixel_count_fu_1061_p2;
    sc_signal< sc_lv<32> > tmp_32_cast_i_fu_1087_p1;
    sc_signal< sc_lv<32> > front_gray_count_fu_1096_p2;
    sc_signal< sc_lv<32> > back_gray_count_fu_1090_p2;
    sc_signal< sc_lv<32> > interclass_variance_2_fu_1120_p1;
    sc_signal< sc_lv<32> > interclass_variance_3_fu_1138_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_1124_p4;
    sc_signal< sc_lv<23> > tmp_2_fu_1134_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1162_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1156_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_1142_p4;
    sc_signal< sc_lv<23> > tmp_6_fu_1152_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_1180_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_1174_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_1168_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_1186_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1192_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_450_p2;
    sc_signal< sc_lv<20> > tmp_32_i_fu_1219_p0;
    sc_signal< sc_lv<9> > tmp_32_i_fu_1219_p1;
    sc_signal< sc_lv<2> > grp_fu_395_opcode;
    sc_signal< sc_lv<46> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0;
    sc_signal< bool > ap_enable_operation_138;
    sc_signal< bool > ap_enable_state6_pp0_iter2_stage0;
    sc_signal< bool > ap_enable_operation_171;
    sc_signal< bool > ap_enable_state7_pp0_iter3_stage0;
    sc_signal< bool > ap_enable_operation_178;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<29> > tmp_32_i_fu_1219_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<46> ap_ST_fsm_state1;
    static const sc_lv<46> ap_ST_fsm_state2;
    static const sc_lv<46> ap_ST_fsm_state3;
    static const sc_lv<46> ap_ST_fsm_pp0_stage0;
    static const sc_lv<46> ap_ST_fsm_state8;
    static const sc_lv<46> ap_ST_fsm_state9;
    static const sc_lv<46> ap_ST_fsm_state10;
    static const sc_lv<46> ap_ST_fsm_state11;
    static const sc_lv<46> ap_ST_fsm_state12;
    static const sc_lv<46> ap_ST_fsm_state13;
    static const sc_lv<46> ap_ST_fsm_state14;
    static const sc_lv<46> ap_ST_fsm_state15;
    static const sc_lv<46> ap_ST_fsm_state16;
    static const sc_lv<46> ap_ST_fsm_state17;
    static const sc_lv<46> ap_ST_fsm_state18;
    static const sc_lv<46> ap_ST_fsm_state19;
    static const sc_lv<46> ap_ST_fsm_state20;
    static const sc_lv<46> ap_ST_fsm_state21;
    static const sc_lv<46> ap_ST_fsm_state22;
    static const sc_lv<46> ap_ST_fsm_state23;
    static const sc_lv<46> ap_ST_fsm_state24;
    static const sc_lv<46> ap_ST_fsm_state25;
    static const sc_lv<46> ap_ST_fsm_state26;
    static const sc_lv<46> ap_ST_fsm_state27;
    static const sc_lv<46> ap_ST_fsm_state28;
    static const sc_lv<46> ap_ST_fsm_state29;
    static const sc_lv<46> ap_ST_fsm_state30;
    static const sc_lv<46> ap_ST_fsm_state31;
    static const sc_lv<46> ap_ST_fsm_state32;
    static const sc_lv<46> ap_ST_fsm_state33;
    static const sc_lv<46> ap_ST_fsm_state34;
    static const sc_lv<46> ap_ST_fsm_state35;
    static const sc_lv<46> ap_ST_fsm_state36;
    static const sc_lv<46> ap_ST_fsm_state37;
    static const sc_lv<46> ap_ST_fsm_state38;
    static const sc_lv<46> ap_ST_fsm_state39;
    static const sc_lv<46> ap_ST_fsm_state40;
    static const sc_lv<46> ap_ST_fsm_state41;
    static const sc_lv<46> ap_ST_fsm_state42;
    static const sc_lv<46> ap_ST_fsm_state43;
    static const sc_lv<46> ap_ST_fsm_state44;
    static const sc_lv<46> ap_ST_fsm_state45;
    static const sc_lv<46> ap_ST_fsm_state46;
    static const sc_lv<46> ap_ST_fsm_state47;
    static const sc_lv<46> ap_ST_fsm_state48;
    static const sc_lv<46> ap_ST_fsm_state49;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_addr_V_1_0338_2_be_s_fu_718_p3();
    void thread_addr_win_val_V_0_0_2_fu_799_p3();
    void thread_addr_win_val_V_load_s_fu_982_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter2_state6();
    void thread_ap_done();
    void thread_ap_enable_operation_138();
    void thread_ap_enable_operation_171();
    void thread_ap_enable_operation_178();
    void thread_ap_enable_pp0();
    void thread_ap_enable_state6_pp0_iter2_stage0();
    void thread_ap_enable_state7_pp0_iter3_stage0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_back_gray_count_1_fu_1109_p3();
    void thread_back_gray_count_fu_1090_p2();
    void thread_back_pixel_count_1_fu_1080_p3();
    void thread_back_pixel_count_fu_1061_p2();
    void thread_cond_i_fu_976_p2();
    void thread_exitcond2_i_fu_484_p2();
    void thread_exitcond3_i_fu_964_p2();
    void thread_exitcond5_i_fu_1008_p2();
    void thread_exitcond_i_fu_1024_p2();
    void thread_front_gray_count_1_fu_1102_p3();
    void thread_front_gray_count_fu_1096_p2();
    void thread_front_pixel_count_1_fu_1073_p3();
    void thread_front_pixel_count_fu_1067_p2();
    void thread_grp_fu_395_opcode();
    void thread_grp_fu_395_p0();
    void thread_grp_fu_395_p1();
    void thread_grp_fu_403_p0();
    void thread_grp_fu_407_p0();
    void thread_grp_fu_431_p0();
    void thread_hist_flag_V_2_i_fu_888_p2();
    void thread_hist_flag_V_i_fu_847_p2();
    void thread_hist_last_V_fu_841_p2();
    void thread_hist_out_V_address0();
    void thread_hist_out_V_address1();
    void thread_hist_out_V_ce0();
    void thread_hist_out_V_ce1();
    void thread_hist_out_V_d1();
    void thread_hist_out_V_we0();
    void thread_hist_out_V_we1();
    void thread_hist_w_V_171_0341_2_fu_881_p3();
    void thread_hist_w_V_i_fu_867_p2();
    void thread_hist_win_val_0_V_0_fu_908_p2();
    void thread_hist_win_val_0_V_1_fu_894_p3();
    void thread_hist_win_val_0_V_2_fu_873_p3();
    void thread_hist_win_val_0_V_3_fu_853_p3();
    void thread_hist_win_val_V_0_0_2_fu_928_p3();
    void thread_hist_win_val_V_load_s_fu_995_p3();
    void thread_i2_cast_i_fu_541_p1();
    void thread_i_1_fu_550_p2();
    void thread_i_fu_490_p2();
    void thread_i_op_assign_cast7_i_fu_1020_p1();
    void thread_icmp_fu_766_p2();
    void thread_interclass_variance_2_fu_1120_p1();
    void thread_interclass_variance_3_fu_1138_p1();
    void thread_j_1_fu_1030_p2();
    void thread_j_cast_i_fu_556_p1();
    void thread_j_fu_565_p2();
    void thread_m_fu_970_p2();
    void thread_notlhs1_fu_1174_p2();
    void thread_notlhs_fu_1156_p2();
    void thread_notrhs1_fu_1180_p2();
    void thread_notrhs_fu_1162_p2();
    void thread_p_0338_2_be_2_i_fu_732_p3();
    void thread_p_0338_2_be_i_fu_704_p3();
    void thread_p_0341_2_be_2_i_fu_901_p3();
    void thread_p_0341_2_be_i_fu_860_p3();
    void thread_p_2_i_fu_684_p3();
    void thread_p_dst_data_stream_V_blk_n();
    void thread_p_dst_data_stream_V_din();
    void thread_p_dst_data_stream_V_write();
    void thread_p_i_cast_fu_618_p3();
    void thread_p_src_cols_V_blk_n();
    void thread_p_src_cols_V_read();
    void thread_p_src_data_stream_V_blk_n();
    void thread_p_src_data_stream_V_read();
    void thread_p_src_rows_V_blk_n();
    void thread_p_src_rows_V_read();
    void thread_ret_V_fu_692_p2();
    void thread_sel_tmp1_fu_640_p2();
    void thread_sel_tmp2_fu_646_p2();
    void thread_sel_tmp3_cast_fu_670_p3();
    void thread_sel_tmp4_fu_780_p2();
    void thread_sel_tmp5_fu_786_p2();
    void thread_sel_tmp6_demorgan_fu_652_p2();
    void thread_sel_tmp6_fu_658_p2();
    void thread_sel_tmp7_fu_664_p2();
    void thread_sel_tmp8_fu_792_p3();
    void thread_sel_tmp9_fu_921_p3();
    void thread_sel_tmp_fu_632_p3();
    void thread_storemerge1_i_fu_914_p3();
    void thread_storemerge_i_fu_772_p3();
    void thread_threshold_tmp_fu_1014_p2();
    void thread_tmp_10_i_fu_1004_p2();
    void thread_tmp_11_fu_1198_p2();
    void thread_tmp_12_fu_1204_p1();
    void thread_tmp_1_fu_756_p4();
    void thread_tmp_21_1_i_fu_603_p2();
    void thread_tmp_21_2_i_fu_608_p2();
    void thread_tmp_21_3_i_fu_613_p2();
    void thread_tmp_21_i_fu_598_p2();
    void thread_tmp_27_i_fu_1036_p2();
    void thread_tmp_28_i_fu_1042_p1();
    void thread_tmp_29_i_fu_1053_p1();
    void thread_tmp_2_fu_1134_p1();
    void thread_tmp_31_i_fu_740_p2();
    void thread_tmp_32_cast_i_fu_1087_p1();
    void thread_tmp_32_i_fu_1219_p0();
    void thread_tmp_32_i_fu_1219_p00();
    void thread_tmp_32_i_fu_1219_p1();
    void thread_tmp_34_i_fu_746_p1();
    void thread_tmp_36_i_fu_750_p2();
    void thread_tmp_38_i_fu_935_p1();
    void thread_tmp_3_fu_626_p2();
    void thread_tmp_49_1_i_fu_712_p2();
    void thread_tmp_4_fu_678_p2();
    void thread_tmp_51_2_i_fu_726_p2();
    void thread_tmp_51_i_fu_698_p2();
    void thread_tmp_5_fu_1124_p4();
    void thread_tmp_5_i_fu_496_p1();
    void thread_tmp_6_fu_1152_p1();
    void thread_tmp_7_fu_1142_p4();
    void thread_tmp_7_i_fu_545_p2();
    void thread_tmp_8_fu_1192_p2();
    void thread_tmp_8_i_fu_560_p2();
    void thread_tmp_9_fu_1168_p2();
    void thread_tmp_9_i_fu_584_p2();
    void thread_tmp_i_55_fu_990_p1();
    void thread_tmp_s_fu_1186_p2();
    void thread_total_gray_fu_1047_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
