{"cursor":"4445","size":15,"audio":[],"currentlang":"en","article":"\n\n\n'SSE3', 'Streaming SIMD Extensions 3', also known by its Intel code name\n'Prescott New Instructions (PNI)', is the third iteration of the SSE instruction\nset for the IA-32 (x86) architecture. Intel introduced SSE3 in early 2004 with\nthe Prescott revision of their Pentium 4 CPU. In April 2005, AMD introduced a\nsubset of SSE3 in revision E (Venice and San Diego) of their Athlon 64 CPUs. The\nearlier SIMD instruction sets on the x86 platform, from oldest to newest, are\nMMX, 3DNow! (developed by AMD), SSE and SSE2.\n\nSSE3 contains 13 new instructions over SSE2.\n","linknr":187,"url":"SSE3","recorded":1375054935,"links":["/w/index.php?title=SSE3&action=edit","/w/index.php?title=SSE3&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/SSSE3","/wiki/File:Question_book-new.svg","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","/wiki/Wikipedia:Citing_sources","/wiki/Wikipedia:Verifiability","//en.wikipedia.org/w/index.php?title=SSE3&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/Intel","/wiki/Streaming_SIMD_Extensions","/wiki/IA-32","/wiki/Pentium_4","/wiki/AMD","/wiki/Athlon_64","/wiki/SIMD","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE2","/wiki/SSE2","#Changes","#CPUs_with_SSE3","#New_instructions","#Common_instructions","#Intel_instructions","#External_links","/w/index.php?title=SSE3&action=edit&section=1","/wiki/Digital_signal_processing","/wiki/3D_computer_graphics","/wiki/Instruction_pipeline","/wiki/NetBurst_(microarchitecture)","/w/index.php?title=SSE3&action=edit&section=2","/wiki/AMD","/wiki/Athlon_64","/wiki/Athlon_64_X2","/wiki/Athlon_64","/wiki/Opteron","/wiki/Sempron","/wiki/Phenom","/wiki/Phenom_II","/wiki/Athlon_II","/wiki/Turion_64","/wiki/Turion_64_X2","/wiki/Turion_X2","/w/index.php?title=Turion_X2_Ultra&action=edit&redlink=1","/w/index.php?title=Turion_II_X2_Mobile&action=edit&redlink=1","/w/index.php?title=Turion_II_X2_Ultra&action=edit&redlink=1","/wiki/AMD_Accelerated_Processing_Unit","/wiki/AMD_FX","/wiki/Intel","/wiki/Celeron_D","/wiki/Celeron","/wiki/Pentium_4","/wiki/Pentium_D","/wiki/Pentium_Extreme_Edition","/wiki/Pentium_Dual-Core","/wiki/Pentium","/wiki/Intel_Core","/wiki/Xeon","/wiki/Intel_Atom","/wiki/VIA_Technologies","/wiki/Centaur_Technology","/wiki/VIA_C7","/wiki/VIA_Nano","/wiki/Transmeta_Efficeon","/w/index.php?title=SSE3&action=edit&section=3","/w/index.php?title=SSE3&action=edit&section=4","/w/index.php?title=SSE3&action=edit&section=5","/wiki/Hyper-Threading","/w/index.php?title=SSE3&action=edit&section=6","http://www.xbitlabs.com/articles/cpu/display/prescott_10.html","/wiki/Template:Multimedia_extensions","/wiki/Template_talk:Multimedia_extensions","//en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&action=edit","/wiki/Reduced_instruction_set_computing","/wiki/PA-RISC","/wiki/Multimedia_Acceleration_eXtensions","/wiki/SPARC","/wiki/Visual_Instruction_Set","/wiki/MIPS_architecture","/wiki/MDMX","/wiki/MIPS-3D","/wiki/DEC_Alpha","/wiki/DEC_Alpha#Motion_Video_Instructions_.28MVI.29","/wiki/Power_Architecture","/wiki/AltiVec","/wiki/ARM_architecture","/wiki/ARM_architecture#Advanced_SIMD_.28NEON.29","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE2","/wiki/SSSE3","/wiki/SSE4","/wiki/SSE5","/wiki/AES_instruction_set","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/XOP_instruction_set","/wiki/FMA_instruction_set","/wiki/X86","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=SSE3&oldid=555532063","/wiki/Help:Categories","/wiki/Category:Parallel_computing","/wiki/Category:X86_instructions","/wiki/Category:SIMD_computing","/wiki/Category:Articles_lacking_sources_from_August_2012","/wiki/Category:All_articles_lacking_sources","/w/index.php?title=Special:UserLogin&returnto=SSE3&type=signup","/w/index.php?title=Special:UserLogin&returnto=SSE3","/wiki/SSE3","/wiki/Talk:SSE3","#","/wiki/SSE3","/w/index.php?title=SSE3&action=edit","/w/index.php?title=SSE3&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/SSE3","/wiki/Special:RecentChangesLinked/SSE3","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=SSE3&oldid=555532063","/w/index.php?title=SSE3&action=info","//www.wikidata.org/wiki/Q1152888","/w/index.php?title=Special:Cite&page=SSE3&id=555532063","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=SSE3","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=SSE3&oldid=555532063&writer=rl","/w/index.php?title=SSE3&printable=yes","//de.wikipedia.org/wiki/Streaming_SIMD_Extensions_3","//es.wikipedia.org/wiki/SSE3","//fr.wikipedia.org/wiki/SSE3","//ko.wikipedia.org/wiki/SSE3","//it.wikipedia.org/wiki/SSE3","//nl.wikipedia.org/wiki/SSE3","//no.wikipedia.org/wiki/SSE3","//pl.wikipedia.org/wiki/SSE3","//pt.wikipedia.org/wiki/SSE3","//ru.wikipedia.org/wiki/SSE3","//uk.wikipedia.org/wiki/SSE3","//zh.wikipedia.org/wiki/SSE3","#","//www.wikidata.org/wiki/Q1152888#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/SSE3","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["instruction_set","microarchitecture"],"pdf":[],"categories":["Parallel computing","X86 instructions","SIMD computing"],"headings":["Changes","CPUs with SSE3","New instructions","External links"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["mmx","instruction_set"],["netburst","microarchitecture"]],"members":["mmx","netburst"],"related":["Intel","Streaming_SIMD_Extensions","IA-32","Pentium_4","AMD","Athlon_64","SIMD","X86","MMX_(instruction_set)","3DNow!","Streaming_SIMD_Extensions","SSE2","SSE2","Digital_signal_processing","3D_computer_graphics","Instruction_pipeline","NetBurst_(microarchitecture)","AMD","Athlon_64","Athlon_64_X2","Athlon_64","Opteron","Sempron","Phenom","Phenom_II","Athlon_II","Turion_64","Turion_64_X2","Turion_X2","Turion_X2_Ultra","Turion_II_X2_Mobile","Turion_II_X2_Ultra","AMD_Accelerated_Processing_Unit","AMD_FX","Intel","Celeron_D","Celeron","Pentium_4","Pentium_D","Pentium_Extreme_Edition","Pentium_Dual-Core","Pentium","Intel_Core","Xeon","Intel_Atom","VIA_Technologies","Centaur_Technology","VIA_C7","VIA_Nano","Transmeta_Efficeon","Hyper-Threading"]}