
C:\Users\Vansh\AppData\Roaming\Xilinx\Vivado\constraint_layer\solution1\sim\verilog>set PATH= 

C:\Users\Vansh\AppData\Roaming\Xilinx\Vivado\constraint_layer\solution1\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_constraint_layer_top_top glbl -Oenable_linking_all_libraries  -prj constraint_layer_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s constraint_layer_top -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_constraint_layer_top_top glbl -Oenable_linking_all_libraries -prj constraint_layer_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s constraint_layer_top -debug all 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_constraint_layer_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top_mul_14ns_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mul_14ns_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/constraint_layer_top_udiv_9s_7ns_8_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_udiv_9s_7ns_8_13_1_divider
INFO: [VRFC 10-311] analyzing module constraint_layer_top_udiv_9s_7ns_8_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.constraint_layer_top_mul_16s_16s...
Compiling module xil_defaultlib.constraint_layer_top_udiv_9s_7ns...
Compiling module xil_defaultlib.constraint_layer_top_udiv_9s_7ns...
Compiling module xil_defaultlib.constraint_layer_top_mul_14ns_16...
Compiling module xil_defaultlib.constraint_layer_top_mac_muladd_...
Compiling module xil_defaultlib.constraint_layer_top_mac_muladd_...
Compiling module xil_defaultlib.constraint_layer_top_regslice_bo...
Compiling module xil_defaultlib.constraint_layer_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_constraint_layer_top_top
Compiling module work.glbl
Built simulation snapshot constraint_layer_top

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul 26 22:41:21 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
