{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 02:54:23 2017 " "Info: Processing started: Thu Jan 26 02:54:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off breg_ula -c breg_ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off breg_ula -c breg_ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Info: Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/mips_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Info: Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/ula.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_ula-rtl2 " "Info: Found design unit 1: c_ula-rtl2" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 c_ula " "Info: Found entity 1: c_ula" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Info: Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Info: Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg_ula_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file breg_ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg_ula_tb-breg_ula_arch " "Info: Found design unit 1: breg_ula_tb-breg_ula_arch" {  } { { "breg_ula_tb.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula_tb.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 breg_ula_tb " "Info: Found entity 1: breg_ula_tb" {  } { { "breg_ula_tb.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula_tb.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "breg_ula.vhd 2 1 " "Warning: Using design file breg_ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg_ula-rtl " "Info: Found design unit 1: breg_ula-rtl" {  } { { "breg_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 breg_ula " "Info: Found entity 1: breg_ula" {  } { { "breg_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "breg_ula " "Info: Elaborating entity \"breg_ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Info: Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "breg_ula.vhd" "ula" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:breg " "Info: Elaborating entity \"breg\" for hierarchy \"breg:breg\"" {  } { { "breg_ula.vhd" "breg" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_ula c_ula:c_ula " "Info: Elaborating entity \"c_ula\" for hierarchy \"c_ula:c_ula\"" {  } { { "breg_ula.vhd" "c_ula" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrula c_ula.vhd(18) " "Warning (10631): VHDL Process Statement warning at c_ula.vhd(18): inferring latch(es) for signal or variable \"ctrula\", which holds its previous value in one or more paths through the process" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrula\[0\] c_ula.vhd(18) " "Info (10041): Inferred latch for \"ctrula\[0\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrula\[1\] c_ula.vhd(18) " "Info (10041): Inferred latch for \"ctrula\[1\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrula\[2\] c_ula.vhd(18) " "Info (10041): Inferred latch for \"ctrula\[2\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrula\[3\] c_ula.vhd(18) " "Info (10041): Inferred latch for \"ctrula\[3\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "breg:breg\|breg " "Info: RAM logic \"breg:breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg" { Text "C:/Users/MyPC/Desktop/breg_ula/breg.vhd" 25 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[4\] " "Warning (15610): No output dependent on input pin \"func\[4\]\"" {  } { { "breg_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[5\] " "Warning (15610): No output dependent on input pin \"func\[5\]\"" {  } { { "breg_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/breg_ula/breg_ula.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2696 " "Info: Implemented 2696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "57 " "Info: Implemented 57 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2606 " "Info: Implemented 2606 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Info: Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 02:54:33 2017 " "Info: Processing ended: Thu Jan 26 02:54:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
