-----------------------------------------------------------------
--                                                             --
-----------------------------------------------------------------
--
--	LocalTrigger.vhd -
--
--	Copyright(c) SLAC National Accelerator Laboratory 2000
--
--	Author: JEFF OLSEN
--	Created on: 8/18/2011 3:21:24 PM
--	Last change: JO 9/23/2011 9:14:13 AM
--
----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    16:35:16 04/18/2011 
-- Design Name: 
-- Module Name:    LocalTrigger - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_ARITH.ALL;
use IEEE.std_logic_SIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

library work;
use work.mksuii.all;

entity LocalTrigger is
Port ( 
	Clock 				: in std_logic;
	Reset 				: in std_logic;
	FP_Reset				: in std_logic;
	Clk_En				: in std_logic;
	Mode_Local			: in std_logic;

	Delay_up				: in std_logic;
	Delay_Dn 			: in std_logic;
	Delay_Sw				: in std_logic;

	LocalTrigDelay 	: out std_logic_vector(15 downto 0);
	LocalRateDiv		: out std_logic_vector(2 downto 0)

	);

end LocalTrigger;

architecture Behavioral of LocalTrigger is

signal SWSr				: std_logic_vector(1 downto 0);
signal Enable 			: std_Logic;

begin

Enable <= Clk_En and Mode_Local;

u_LTrig : DPot is
port map (
	Clock 		=> Clock,
	Reset 		=> Reset,
	Clock_En		=> Enable,
	Pot_A			=> Delay_Up,
	Pot_B			=> Delay_Dn,
	UP				=> Open,
	Down			=> Open,
	KnobCntr		=> LocalTrigDelay
);


sw_Le : process(Clock, Reset)
begin
	if (Reset = '1') then
		SW_SR 			<= "00";
		LocalRateDiv 	<= "000";
	elsif (clock'event and clock = '1') then
		SW_Sr <= SW_Sr(0) & Delay_SW;
		if (Mode_Local = '1') then
			if (SW_Sr = "01") then
				LocalRateDiv <= LocalRateDiv +1;
			end if;
		end if;
	end if;
end process;

end Behavioral;

