$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clock $end
  $var wire 1 $ reset $end
  $var wire 16 % io_multiplicand [15:0] $end
  $var wire 16 & io_multiplier [15:0] $end
  $var wire 32 ' io_res [31:0] $end
  $scope module BasicMultiplier $end
   $var wire 1 # clock $end
   $var wire 1 $ reset $end
   $var wire 16 % io_multiplicand [15:0] $end
   $var wire 16 & io_multiplier [15:0] $end
   $var wire 32 ' io_res [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000000000000 %
b0000000000000000 &
b00000000000000000000000000000000 '
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
