

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          100 # ROP queue latency (default 85)
-dram_latency                          83 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:1000.0:500.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default01af252fc39a4067415a2767b4769b1f  /tmp/tmp.Ny2bgzBoux/bwbench__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/bwbench/bwbench.cu
self exe links to: /tmp/tmp.Ny2bgzBoux/bwbench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.Ny2bgzBoux/bwbench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.Ny2bgzBoux/bwbench__SIZE1_1 > _cuobjdump_complete_output_puh1Ju"
Parsing file _cuobjdump_complete_output_puh1Ju
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7bwbenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7bwbenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7bwbenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7bwbenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7bwbenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lQ13wk"
Running: cat _ptx_lQ13wk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_vJw7ja
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_vJw7ja --output-file  /dev/null 2> _ptx_lQ13wkinfo"
GPGPU-Sim PTX: Kernel '_Z7bwbenchPjS_' : regs=7, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lQ13wk _ptx2_vJw7ja _ptx_lQ13wkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7bwbenchPjS_' to stream 0, gridDim= (224,1,1) blockDim = (512,1,1) 
kernel '_Z7bwbenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(33,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(8,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(18,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(18,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(31,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(11,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(16,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(8,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(17,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(15,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(20,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(25,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(29,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(27,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(36,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(48,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(76,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(74,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(55,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(42,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(49,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(55,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(45,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(62,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(78,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(81,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(82,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(49,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(74,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(43,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(58,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(57,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(47,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(73,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(59,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(60,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(62,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(46,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(53,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(85,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(91,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(94,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(92,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(120,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(114,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(97,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(121,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(91,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(87,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(90,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(119,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(123,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(96,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(85,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(84,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(84,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(85,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(124,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(88,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(87,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(93,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(113,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(123,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(117,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(89,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(109,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(89,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(123,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(130,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(146,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(157,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(143,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(143,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(141,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(129,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(150,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(136,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(126,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(162,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(149,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(149,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(134,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(151,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(144,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(165,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(147,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(127,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(157,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(157,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(150,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(166,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(133,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(151,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(150,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(159,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(170,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(172,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(188,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(203,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(171,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(190,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(189,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(195,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(187,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(177,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(176,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(203,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(200,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(181,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(187,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(193,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(206,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(181,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(202,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(194,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(172,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(169,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(201,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(207,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(198,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(171,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(171,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(209,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(218,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(220,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(221,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(222,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(218,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(219,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(214,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(210,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(219,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(223,0,0) tid=(511,0,0)
kernel_name = _Z7bwbenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 499215
gpu_sim_insn = 15941632
gpu_ipc =      31.9334
gpu_tot_sim_cycle = 499215
gpu_tot_sim_insn = 15941632
gpu_tot_ipc =      31.9334
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1382066
gpu_stall_icnt2sh    = 11074
gpu_total_sim_rate=78530
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
total_dl1_misses=229376
total_dl1_accesses=229376
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 
distro:
139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 
gpgpu_n_tot_thrd_icount = 15941632
gpgpu_n_tot_w_icount = 498176
gpgpu_n_icache_hits = 250880
gpgpu_n_icache_misses = 868
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 229376
gpgpu_n_l1dcache_write_accesses = 229376
gpgpu_n_l1dcache_wirte_misses = 229376
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 6720
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5576160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229376
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 14680064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1997
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1997
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5574163
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8745283	W0_Idle:2236413	W0_Scoreboard:1931634	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:498176
maxmrqlatency = 797 
maxdqlatency = 0 
maxmflatency = 1418 
averagemflatency = 527 
max_icnt2mem_latency = 868 
max_icnt2sh_latency = 499214 
mrq_lat_table:235728 	13180 	15227 	50849 	94397 	137360 	106393 	32457 	2452 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6031 	205644 	246890 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1 	2267 	5526 	2175 	8629 	88028 	106480 	46047 	198719 	1020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	169105 	57449 	2820 	16 	0 	0 	0 	0 	0 	327 	965 	1864 	3878 	7612 	15666 	31094 	60610 	107360 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	158 	819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        56        44        26        36        60        36        32        34        54        32        32        36        28        32        32 
dram[1]:        22        42        36        28        32        58        36        30        32        52        30        30        44        34        32        32 
dram[2]:        30        30        32        28        32        54        36        32        36        46        34        28        48        30        28        32 
dram[3]:        30        30        46        30        34        52        34        28        34        42        40        34        36        34        30        34 
dram[4]:        30        46        40        24        32        60        36        32        36        36        38        30        32        30        38        32 
maximum service time to same row:
dram[0]:      1709      2915      1884      1443      1873      3085      1537      2302      2570      1677      1609      2775      2010      1451      3181      3248 
dram[1]:      1731      2117      2403      1342      2464      3088      1775      1493      2072      1792      1482      2769      1840      1642      3111      3376 
dram[2]:      1887      2061      2029      1419      1627      2931      1834      1613      2533      1616      1536      2419      1484      1718      3161      3271 
dram[3]:      1719      1615      2246      1878      1674      2648      1530      1643      2688      1283      1682      2764      2041      1715      3096      3228 
dram[4]:      2305      2517      1866      1492      2000      2844      2440      2575      2674      1483      1628      2621      1689      1672      3191      3348 
average row accesses per activate:
dram[0]:  2.377772  2.336148  2.493748  2.424584  2.351912  2.369392  2.354486  2.357710  2.374621  2.388473  2.291169  2.358722  2.416807  2.339334  2.319719  2.493023 
dram[1]:  2.383440  2.447489  2.458716  2.328011  2.319590  2.401116  2.383827  2.355774  2.285714  2.301121  2.336398  2.392027  2.440045  2.378918  2.324749  2.470758 
dram[2]:  2.448758  2.353458  2.506869  2.395433  2.393771  2.349986  2.318965  2.228320  2.330896  2.339848  2.338295  2.298484  2.422235  2.428086  2.383546  2.463660 
dram[3]:  2.401456  2.470758  2.519389  2.420371  2.360944  2.378558  2.276646  2.335957  2.286929  2.315252  2.251759  2.318218  2.401336  2.398881  2.305376  2.523838 
dram[4]:  2.471758  2.341250  2.519389  2.425148  2.423424  2.437836  2.392440  2.273039  2.334056  2.287003  2.321956  2.349103  2.414334  2.384209  2.273595  2.444001 
average row locality = 688138/289802 = 2.374511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[1]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[2]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[3]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5754      5728      5728      5728 
dram[4]:      5729      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5752      5728      5728      5728 
total reads: 458762
bank skew: 5760/5728 = 1.01
chip skew: 91754/91751 = 1.00
number of total write accesses:
dram[0]:      2848      2848      2848      2872      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[1]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[2]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[3]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[4]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2872      2848      2848      2848 
total reads: 229376
bank skew: 2880/2848 = 1.01
chip skew: 45876/45874 = 1.00
average mf latency per bank:
dram[0]:        360       352       344       355       358       340       352       363       340       345       356       345       341       360       353       344
dram[1]:        359       354       342       356       358       341       350       360       341       345       356       346       345       359       353       347
dram[2]:        361       356       343       358       362       344       355       362       342       348       358       344       344       363       357       347
dram[3]:        358       357       344       354       360       341       355       362       341       348       358       345       345       359       352       346
dram[4]:        361       351       340       356       359       341       357       363       338       347       356       344       343       361       353       344
maximum mf latency per bank:
dram[0]:       1108      1103      1196      1212      1014      1099      1107      1071      1069      1210      1050      1108      1233      1156      1257      1047
dram[1]:       1418      1259       995      1082      1120      1050      1308      1260      1003      1247      1148      1084      1164      1178      1101      1283
dram[2]:       1274      1090       999      1407      1157      1313      1137      1090       986      1009      1146      1023      1277      1140      1156      1087
dram[3]:       1127      1027      1043      1052      1067      1214      1179      1087      1105      1025      1229       943      1121      1220      1179      1173
dram[4]:       1092      1049      1118      1080      1115       998      1092      1044      1033      1123      1095      1004      1086      1013      1228      1183

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898586 n_nop=507534 n_act=57907 n_pre=57891 n_req=137627 n_rd=183506 n_write=91748 bw_util=0.6126
n_activity=883611 dram_eff=0.623
bk0: 11462a 578259i bk1: 11456a 568003i bk2: 11456a 539121i bk3: 11456a 562247i bk4: 11456a 570218i bk5: 11456a 541056i bk6: 11456a 555102i bk7: 11456a 570392i bk8: 11456a 537573i bk9: 11480a 534043i bk10: 11520a 560281i bk11: 11520a 534964i bk12: 11508a 515307i bk13: 11456a 528385i bk14: 11456a 468138i bk15: 11456a 262588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.84745
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898586 n_nop=507406 n_act=57970 n_pre=57954 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6126
n_activity=883306 dram_eff=0.6232
bk0: 11460a 577185i bk1: 11456a 565839i bk2: 11456a 535550i bk3: 11456a 561408i bk4: 11456a 569575i bk5: 11456a 542638i bk6: 11456a 552182i bk7: 11456a 566406i bk8: 11456a 540175i bk9: 11480a 536204i bk10: 11520a 558780i bk11: 11520a 535074i bk12: 11508a 514576i bk13: 11456a 525525i bk14: 11456a 467100i bk15: 11456a 260945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.92402
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898586 n_nop=507352 n_act=57997 n_pre=57981 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6126
n_activity=883447 dram_eff=0.6231
bk0: 11460a 576383i bk1: 11456a 566407i bk2: 11456a 536833i bk3: 11456a 560014i bk4: 11456a 571160i bk5: 11456a 541811i bk6: 11456a 555011i bk7: 11456a 567508i bk8: 11456a 538152i bk9: 11480a 534322i bk10: 11520a 561005i bk11: 11520a 535163i bk12: 11508a 515732i bk13: 11456a 526798i bk14: 11456a 467155i bk15: 11456a 259767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.93349
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898586 n_nop=507202 n_act=58070 n_pre=58054 n_req=137630 n_rd=183508 n_write=91752 bw_util=0.6127
n_activity=882834 dram_eff=0.6236
bk0: 11460a 576742i bk1: 11456a 568317i bk2: 11456a 541838i bk3: 11456a 562158i bk4: 11456a 569721i bk5: 11456a 541271i bk6: 11456a 554564i bk7: 11456a 569530i bk8: 11456a 536613i bk9: 11484a 534456i bk10: 11520a 560283i bk11: 11520a 534515i bk12: 11508a 518164i bk13: 11456a 528783i bk14: 11456a 466532i bk15: 11456a 261582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8879
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x837fdd80, atomic=0 1 entries : 0x2af76e554da0 :  mf: uid=6525878, sid09:w11, part=4, addr=0x837fdd80, load , size=128, unknown  status = IN_PARTITION_DRAM (499214), 

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898586 n_nop=507636 n_act=57859 n_pre=57843 n_req=137625 n_rd=183500 n_write=91748 bw_util=0.6126
n_activity=882564 dram_eff=0.6237
bk0: 11458a 577390i bk1: 11456a 564606i bk2: 11456a 537087i bk3: 11456a 561162i bk4: 11456a 566514i bk5: 11456a 539831i bk6: 11456a 554022i bk7: 11456a 566317i bk8: 11456a 535509i bk9: 11484a 534424i bk10: 11520a 557027i bk11: 11520a 532313i bk12: 11502a 514648i bk13: 11456a 524051i bk14: 11456a 463016i bk15: 11456a 260791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.76836
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91792, Miss = 91753 (1), PendingHit = 9 (9.8e-05)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91780, Miss = 91754 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91764, Miss = 91751 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 1.000

icnt_total_pkts_mem_to_simt=1376928
icnt_total_pkts_simt_to_mem=1376396

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 186.778
% Accepted packets = 0 at node 0 (avg = 0.0599375)
lat(1) = 186.778;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.275721 0.275715 0.275715 0.275717 0.275693 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 3.78541
% Accepted packets = 0 at node 14 (avg = 0.0599607)
lat(2) = 3.78541;
thru(2,:) = [ 0.110814 0.0923532 0.0923532 0.0923532 0.104661 0.0985069 0.104661 0.0923532 0.0923532 0.110814 0.0923532 0.0985069 0.0985069 0.0985069 0 0 0 0 0 0 0 0 0 ];
% latency change    = 48.3415
% throughput change = 0.000386367
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 186.778 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0599375 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 771 168 78 2207 3629 811 412 505 379 288 272 292 409 570 1148 3623 4639 3157 2995 3143 3847 4270 4188 4115 3992 4226 4541 4775 4632 4546 4802 4879 5097 5007 4917 4986 4953 5070 5048 4938 4986 4981 4860 4899 4945 4652 4648 4767 4620 4472 4448 4211 4272 4139 4012 4017 3855 3787 3647 3617 3395 3330 3354 3212 3057 3046 2992 2925 2826 2795 2749 2672 2702 2525 2482 2382 2295 2211 2195 2111 1981 2059 1823 1877 1885 1799 1679 1574 1638 1576 1512 1406 1469 1402 1369 1313 1231 1228 1237 1235 1167 1080 1084 1067 1066 999 992 943 923 845 838 802 802 785 769 710 732 687 714 684 640 602 639 591 607 569 578 527 542 577 522 499 480 483 503 478 479 427 435 436 414 418 461 417 416 427 389 378 360 340 325 349 367 351 335 355 344 334 288 329 330 297 334 315 298 302 303 289 273 280 284 266 265 233 274 255 271 233 244 261 251 240 232 249 240 262 238 252 223 210 222 247 220 200 179 222 210 163 196 219 208 182 201 202 161 163 187 182 160 168 169 168 163 168 182 183 166 156 184 154 180 147 149 140 153 143 152 156 131 156 128 133 125 136 121 126 135 116 106 121 132 134 129 123 117 123 120 123 106 121 129 117 111 113 107 117 111 122 108 94 93 104 97 99 124 95 71 95 95 85 101 100 94 93 101 89 90 82 90 96 96 94 104 88 81 94 72 75 80 78 96 90 87 95 97 77 86 101 80 84 90 91 76 76 73 70 84 79 88 71 96 64 57 85 86 73 69 64 74 81 62 88 85 78 77 70 70 77 80 79 63 59 76 83 82 66 71 54 60 75 66 77 72 61 60 56 82 72 72 68 78 65 64 72 73 82 66 58 84 81 68 80 98 84 76 83 88 75 79 77 87 85 98 72 96 78 85 91 77 87 97 58 83 81 93 70 76 74 104 97 100 80 96 84 101 77 107 87 76 84 98 103 113 91 95 79 100 75 89 90 96 108 98 90 100 89 86 92 109 103 102 91 135 107 105 92 108 119 117 99 92 128 147 112 121 133 130 109 112 128 118 137 134 117 118 113 125 136 113 133 152 137 126 118 141 134 128 122 152 137 151 137 153 146 129 138 175 139 157 148 167 143 147 168 172 142 182 143 167 139 165 166 144 158 166 151 175 175 169 168 163 180 182 187 191 158 170 173 199 185 183 184 194 212 190 188 206 197 225 194 215 211 189 201 200 188 213 216 222 228 232 223 229 226 221 244 230 238 262 225 278 255 248 232 281 236 262 251 256 268 273 273 261 269 241 260 289 272 275 250 297 301 283 281 269 297 290 279 285 291 299 285 291 285 306 270 290 301 303 293 318 314 316 300 319 297 325 277 339 301 316 282 359 328 321 345 375 314 370 339 366 319 384 348 378 372 360 319 368 400 413 381 381 327 397 343 376 347 371 334 381 385 354 361 395 402 369 326 392 371 409 371 383 403 437 391 383 398 368 384 385 357 423 370 408 356 385 375 387 387 428 375 408 406 425 366 366 320 389 368 375 357 346 361 363 370 391 361 390 368 350 344 352 366 389 375 380 350 397 328 336 333 360 367 345 327 359 318 285 304 305 349 347 284 356 305 309 303 321 299 334 319 327 287 297 280 313 293 304 288 296 293 295 274 282 278 297 279 282 262 285 282 272 264 256 246 247 237 273 240 263 247 218 222 235 218 226 203 227 224 200 224 224 205 213 193 217 192 190 182 174 163 171 158 181 179 201 140 156 169 152 151 177 138 172 143 146 136 134 118 153 137 121 123 119 116 129 129 104 95 105 113 120 102 123 115 103 92 107 98 91 84 92 95 101 86 82 84 91 82 93 87 72 69 66 70 64 81 75 76 64 84 69 77 66 57 53 50 47 54 51 52 41 61 31 48 60 56 41 50 49 32 44 39 40 39 37 37 38 25 33 32 39 29 41 34 36 33 28 32 30 34 24 33 35 25 25 20 27 22 20 21 23 21 21 16 13 15 15 17 16 12 17 13 19 17 14 13 9 16 12 17 11 12 7 13 10 11 8 7 11 6 2 7 14 10 8 10 8 9 2 1 4 3 3 1 7 4 4 6 7 13 2 4 5 2 4 8 4 4 5 3 2 5 4 2 3 3 3 2 1 2 1 1 2 3 1 2 1 3 6 2 0 3 3 1 0 2 0 2 2 0 1 1 1 2 3 1 1 2 2 0 2 0 1 0 0 1 1 2 2 2 0 1 0 0 0 0 1 0 1 1 0 0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 34 ];
Traffic[0]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 3.78541 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0599607 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 198955 10449 4901 5827 155595 19736 10108 25272 10437 6110 2855 2599 1845 1340 719 858 354 284 194 126 115 52 44 36 20 19 12 6 4 4 7 2 1 2 0 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 78530 (inst/sec)
gpgpu_simulation_rate = 2459 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 202000.000 ms 
Bandwidth: 0.000 GB/s 
