# google-girl-hackathon-problem
Predicts combinational logic depth of signals in RTL modules.  Identifies potential timing violations early in the design phase.  Uses AI/ML models trained on extracted features from EDA tools.  Helps reduce overall design time by providing quick estimations.
