// Seed: 2340781573
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    output reg id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input id_10,
    input logic id_11,
    output reg id_12,
    output logic id_13
);
  assign id_5 = id_2;
  logic id_14;
  logic id_15;
  assign id_14 = id_4;
  initial begin
    id_12 <= 1;
    id_6  <= 1;
  end
endmodule
