Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:121]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fpmadec
Compiling module xil_defaultlib.fpmreg
Compiling module xil_defaultlib.fpmreg1
Compiling module xil_defaultlib.fpmul_cu
Compiling module xil_defaultlib.dreg_en(WIDTH=1)
Compiling module xil_defaultlib.dreg_en(WIDTH=10)
Compiling module xil_defaultlib.dreg_en(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=10)
Compiling module xil_defaultlib.subtractor(WIDTH=10)
Compiling module xil_defaultlib.mux2(WIDTH=10)
Compiling module xil_defaultlib.dreg_full(WIDTH=10)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.sl_one(WIDTH=24)
Compiling module xil_defaultlib.mux2(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=24)
Compiling module xil_defaultlib.dreg_full(WIDTH=24)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.dreg_of_uf
Compiling module xil_defaultlib.dreg_full(WIDTH=1)
Compiling module xil_defaultlib.dreg_full
Compiling module xil_defaultlib.dreg_full(WIDTH=23)
Compiling module xil_defaultlib.fpmul_dp_default
Compiling module xil_defaultlib.fpmul
Compiling module xil_defaultlib.fpmregres
Compiling module xil_defaultlib.fpmwrapper
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsoctb_behav
