INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/reports/setup_marginal_aie_hw
	Log files: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/logs/setup_marginal_aie_hw
INFO: [v++ 60-1548] Creating build summary session with primary output /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie_hw.xo.compile_summary, at Fri May 31 12:46:59 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/reports/setup_marginal_aie_hw/v++_compile_setup_marginal_aie_hw_guidance.html', at Fri May 31 12:46:59 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/xilinx_vck5000_gen4x8_qdma_2_202220_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/hw/xilinx_vck5000_gen4x8_qdma_2_202220_1.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_vck5000_gen4x8_qdma_2_202220_1
INFO: [v++ 60-242] Creating kernel: 'setup_marginal_aie'

===>The following messages were generated while  performing high-level synthesis for kernel: setup_marginal_aie Log file: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_43_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/reports/setup_marginal_aie_hw/system_estimate_setup_marginal_aie_hw.xtxt
INFO: [v++ 60-586] Created setup_marginal_aie_hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie_hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 10s
INFO: [v++ 60-1653] Closing dispatch client.
