Protel Design System Design Rule Check
PCB File : D:\Electronic\COMPANY\DOZDGIR\Pomp control\PumpNew\pomp-new\PCB2.PcbDoc
Date     : 1/8/2026
Time     : 9:50:07 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.65mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (101.679mm,69.921mm) on Top Overlay And Pad Y?-1(98.679mm,71.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (108.004mm,70.478mm) on Top Overlay And Pad R26-2(107.264mm,70.714mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (122.32mm,55.231mm) on Top Overlay And Pad L1-1(119.837mm,55.956mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (138.1mm,136.271mm) on Top Overlay And Pad J7-1(138.1mm,136.271mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (138.252mm,26.949mm) on Top Overlay And Pad J6-1(138.252mm,26.949mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (50.47mm,136.169mm) on Top Overlay And Pad J2-1(50.47mm,136.169mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (50.546mm,27.127mm) on Top Overlay And Pad J3-1(50.546mm,27.127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Arc (54.204mm,46.177mm) on Top Overlay And Pad ANT1-1(55.816mm,46.179mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (94.132mm,41.478mm) on Top Overlay And Pad J5-1(94.132mm,41.478mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ANT1-1(55.816mm,46.179mm) on Top Layer And Track (55.816mm,44.92mm)(55.816mm,47.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C1-1(86.051mm,67.259mm) on Top Layer And Track (85.115mm,66.37mm)(85.115mm,68.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-1(86.051mm,67.259mm) on Top Layer And Track (85.115mm,66.37mm)(86.258mm,66.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-1(86.051mm,67.259mm) on Top Layer And Track (85.115mm,68.148mm)(86.258mm,68.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C1-1(86.051mm,67.259mm) on Top Layer And Track (87.02mm,66.624mm)(87.782mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C1-1(86.051mm,67.259mm) on Top Layer And Track (87.02mm,67.894mm)(87.782mm,67.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C11-1(135.564mm,60.985mm) on Top Layer And Track (133.833mm,61.62mm)(134.595mm,61.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Text "C5" (131.115mm,60.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Track (131.928mm,60.096mm)(131.928mm,61.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Track (131.928mm,60.096mm)(133.071mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Track (131.928mm,61.874mm)(133.071mm,61.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Track (133.833mm,60.35mm)(134.595mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C11-2(132.864mm,60.985mm) on Top Layer And Track (133.833mm,61.62mm)(134.595mm,61.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Text "U3" (87.441mm,65.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Track (87.02mm,66.624mm)(87.782mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Track (87.02mm,67.894mm)(87.782mm,67.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Track (88.544mm,66.37mm)(89.687mm,66.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Track (88.544mm,68.148mm)(89.687mm,68.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C1-2(88.751mm,67.259mm) on Top Layer And Track (89.687mm,66.37mm)(89.687mm,68.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C16-2(108.839mm,102.26mm) on Top Layer And Track (107.108mm,101.625mm)(107.87mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C16-2(108.839mm,102.26mm) on Top Layer And Track (107.108mm,102.895mm)(107.87mm,102.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C16-2(108.839mm,102.26mm) on Top Layer And Track (108.632mm,101.371mm)(109.775mm,101.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C16-2(108.839mm,102.26mm) on Top Layer And Track (108.632mm,103.149mm)(109.775mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C16-2(108.839mm,102.26mm) on Top Layer And Track (109.775mm,101.371mm)(109.775mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Text "R12" (109.957mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Track (110.181mm,101.371mm)(110.181mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Track (110.181mm,101.371mm)(111.324mm,101.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Track (110.181mm,103.149mm)(111.324mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Track (112.086mm,101.625mm)(112.848mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C17-1(111.117mm,102.26mm) on Top Layer And Track (112.086mm,102.895mm)(112.848mm,102.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C17-2(113.817mm,102.26mm) on Top Layer And Track (112.086mm,101.625mm)(112.848mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C17-2(113.817mm,102.26mm) on Top Layer And Track (112.086mm,102.895mm)(112.848mm,102.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-2(113.817mm,102.26mm) on Top Layer And Track (113.61mm,101.371mm)(114.753mm,101.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-2(113.817mm,102.26mm) on Top Layer And Track (113.61mm,103.149mm)(114.753mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-2(113.817mm,102.26mm) on Top Layer And Track (114.753mm,101.371mm)(114.753mm,103.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-1(106.063mm,97.942mm) on Top Layer And Track (105.127mm,97.053mm)(105.127mm,98.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C18-1(106.063mm,97.942mm) on Top Layer And Track (105.127mm,97.053mm)(106.27mm,97.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C18-1(106.063mm,97.942mm) on Top Layer And Track (105.127mm,98.831mm)(106.27mm,98.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C18-1(106.063mm,97.942mm) on Top Layer And Track (107.032mm,97.307mm)(107.794mm,97.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C18-1(106.063mm,97.942mm) on Top Layer And Track (107.032mm,98.577mm)(107.794mm,98.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C18-2(108.763mm,97.942mm) on Top Layer And Track (107.032mm,97.307mm)(107.794mm,97.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C18-2(108.763mm,97.942mm) on Top Layer And Track (107.032mm,98.577mm)(107.794mm,98.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C18-2(108.763mm,97.942mm) on Top Layer And Track (108.556mm,97.053mm)(109.699mm,97.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C18-2(108.763mm,97.942mm) on Top Layer And Track (108.556mm,98.831mm)(109.699mm,98.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-2(108.763mm,97.942mm) on Top Layer And Track (109.699mm,97.053mm)(109.699mm,98.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (82.702mm,71.78mm)(82.702mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (82.702mm,72.923mm)(84.48mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (82.956mm,70.256mm)(82.956mm,71.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (84.226mm,70.256mm)(84.226mm,71.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (84.404mm,71.831mm)(84.404mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (84.404mm,72.974mm)(86.182mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C19-1(83.591mm,71.987mm) on Top Layer And Track (84.48mm,71.78mm)(84.48mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (82.702mm,68.351mm)(82.702mm,69.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (82.702mm,68.351mm)(84.48mm,68.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (82.956mm,70.256mm)(82.956mm,71.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (84.226mm,70.256mm)(84.226mm,71.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (84.404mm,68.402mm)(84.404mm,69.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (84.404mm,68.402mm)(86.182mm,68.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C19-2(83.591mm,69.287mm) on Top Layer And Track (84.48mm,68.351mm)(84.48mm,69.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-1(96.585mm,48.808mm) on Top Layer And Track (95.696mm,47.872mm)(95.696mm,49.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C2-1(96.585mm,48.808mm) on Top Layer And Track (95.696mm,47.872mm)(97.474mm,47.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C2-1(96.585mm,48.808mm) on Top Layer And Track (95.95mm,49.777mm)(95.95mm,50.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C2-1(96.585mm,48.808mm) on Top Layer And Track (97.22mm,49.777mm)(97.22mm,50.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-1(96.585mm,48.808mm) on Top Layer And Track (97.474mm,47.872mm)(97.474mm,49.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(63.566mm,37.084mm) on Top Layer And Track (62.941mm,36.209mm)(62.941mm,37.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-1(63.566mm,37.084mm) on Top Layer And Track (62.941mm,36.209mm)(63.728mm,36.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-1(63.566mm,37.084mm) on Top Layer And Track (62.941mm,37.959mm)(63.728mm,37.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-2(96.585mm,51.508mm) on Top Layer And Track (95.696mm,51.301mm)(95.696mm,52.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C2-2(96.585mm,51.508mm) on Top Layer And Track (95.696mm,52.444mm)(97.474mm,52.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C2-2(96.585mm,51.508mm) on Top Layer And Track (95.95mm,49.777mm)(95.95mm,50.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C2-2(96.585mm,51.508mm) on Top Layer And Track (97.22mm,49.777mm)(97.22mm,50.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-2(96.585mm,51.508mm) on Top Layer And Track (97.474mm,51.301mm)(97.474mm,52.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-1(103.45mm,53.492mm) on Top Layer And Track (102.514mm,52.603mm)(102.514mm,54.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C22-1(103.45mm,53.492mm) on Top Layer And Track (102.514mm,52.603mm)(103.657mm,52.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C22-1(103.45mm,53.492mm) on Top Layer And Track (102.514mm,54.381mm)(103.657mm,54.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C22-1(103.45mm,53.492mm) on Top Layer And Track (104.419mm,52.857mm)(105.181mm,52.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C22-1(103.45mm,53.492mm) on Top Layer And Track (104.419mm,54.127mm)(105.181mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C22-2(106.15mm,53.492mm) on Top Layer And Track (104.419mm,52.857mm)(105.181mm,52.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C22-2(106.15mm,53.492mm) on Top Layer And Track (104.419mm,54.127mm)(105.181mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C22-2(106.15mm,53.492mm) on Top Layer And Track (105.943mm,52.603mm)(107.086mm,52.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C22-2(106.15mm,53.492mm) on Top Layer And Track (105.943mm,54.381mm)(107.086mm,54.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-2(106.15mm,53.492mm) on Top Layer And Track (107.086mm,52.603mm)(107.086mm,54.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(49.708mm,71.491mm) on Top Layer And Track (48.833mm,70.866mm)(48.833mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(49.708mm,71.491mm) on Top Layer And Track (48.833mm,70.866mm)(50.583mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(49.708mm,71.491mm) on Top Layer And Track (50.583mm,70.866mm)(50.583mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(49.708mm,73.391mm) on Top Layer And Track (48.833mm,73.228mm)(48.833mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(49.708mm,73.391mm) on Top Layer And Track (48.833mm,74.016mm)(50.583mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(49.708mm,73.391mm) on Top Layer And Track (50.583mm,73.228mm)(50.583mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C24-1(94.967mm,75.032mm) on Top Layer And Track (94.031mm,74.143mm)(94.031mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C24-1(94.967mm,75.032mm) on Top Layer And Track (94.031mm,74.143mm)(95.174mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C24-1(94.967mm,75.032mm) on Top Layer And Track (94.031mm,75.921mm)(95.174mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C24-1(94.967mm,75.032mm) on Top Layer And Track (95.936mm,74.397mm)(96.698mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C24-1(94.967mm,75.032mm) on Top Layer And Track (95.936mm,75.667mm)(96.698mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C24-2(97.667mm,75.032mm) on Top Layer And Track (95.936mm,74.397mm)(96.698mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C24-2(97.667mm,75.032mm) on Top Layer And Track (95.936mm,75.667mm)(96.698mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C24-2(97.667mm,75.032mm) on Top Layer And Track (97.46mm,74.143mm)(98.603mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C24-2(97.667mm,75.032mm) on Top Layer And Track (97.46mm,75.921mm)(98.603mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C24-2(97.667mm,75.032mm) on Top Layer And Track (98.603mm,74.143mm)(98.603mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C25-1(92.79mm,75.032mm) on Top Layer And Track (91.059mm,74.397mm)(91.821mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C25-1(92.79mm,75.032mm) on Top Layer And Track (91.059mm,75.667mm)(91.821mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C25-1(92.79mm,75.032mm) on Top Layer And Track (92.583mm,74.143mm)(93.726mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C25-1(92.79mm,75.032mm) on Top Layer And Track (92.583mm,75.921mm)(93.726mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C25-1(92.79mm,75.032mm) on Top Layer And Track (93.726mm,74.143mm)(93.726mm,75.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-1(86.03mm,55.909mm) on Top Layer And Track (85.141mm,55.702mm)(85.141mm,56.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-1(86.03mm,55.909mm) on Top Layer And Track (85.141mm,56.845mm)(86.919mm,56.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C3-1(86.03mm,55.909mm) on Top Layer And Track (85.395mm,54.178mm)(85.395mm,54.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C3-1(86.03mm,55.909mm) on Top Layer And Track (86.665mm,54.178mm)(86.665mm,54.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-1(86.03mm,55.909mm) on Top Layer And Track (86.919mm,55.702mm)(86.919mm,56.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-2(86.03mm,53.209mm) on Top Layer And Track (85.141mm,52.273mm)(85.141mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-2(86.03mm,53.209mm) on Top Layer And Track (85.141mm,52.273mm)(86.919mm,52.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C3-2(86.03mm,53.209mm) on Top Layer And Track (85.395mm,54.178mm)(85.395mm,54.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C3-2(86.03mm,53.209mm) on Top Layer And Track (86.665mm,54.178mm)(86.665mm,54.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-2(86.03mm,53.209mm) on Top Layer And Track (86.919mm,52.273mm)(86.919mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C4-1(100.254mm,61.261mm) on Top Layer And Track (99.365mm,60.325mm)(101.143mm,60.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C4-2(100.254mm,63.961mm) on Top Layer And Track (100.889mm,62.23mm)(100.889mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C4-2(100.254mm,63.961mm) on Top Layer And Track (101.143mm,63.754mm)(101.143mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C4-2(100.254mm,63.961mm) on Top Layer And Track (99.365mm,63.754mm)(99.365mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C4-2(100.254mm,63.961mm) on Top Layer And Track (99.365mm,64.897mm)(101.143mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C4-2(100.254mm,63.961mm) on Top Layer And Track (99.619mm,62.23mm)(99.619mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C8-1(122.203mm,39.726mm) on Top Layer And Track (120.472mm,39.091mm)(121.234mm,39.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C8-1(122.203mm,39.726mm) on Top Layer And Track (120.472mm,40.361mm)(121.234mm,40.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C8-1(122.203mm,39.726mm) on Top Layer And Track (121.996mm,38.837mm)(123.139mm,38.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C8-1(122.203mm,39.726mm) on Top Layer And Track (121.996mm,40.615mm)(123.139mm,40.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C8-1(122.203mm,39.726mm) on Top Layer And Track (123.139mm,38.837mm)(123.139mm,40.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C9-1(120.73mm,83.795mm) on Top Layer And Track (118.999mm,83.16mm)(119.761mm,83.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C9-1(120.73mm,83.795mm) on Top Layer And Track (118.999mm,84.43mm)(119.761mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C9-1(120.73mm,83.795mm) on Top Layer And Track (120.523mm,82.906mm)(121.666mm,82.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C9-1(120.73mm,83.795mm) on Top Layer And Track (120.523mm,84.684mm)(121.666mm,84.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C9-1(120.73mm,83.795mm) on Top Layer And Track (121.666mm,82.906mm)(121.666mm,84.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Text "U1" (115.875mm,82.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Track (117.094mm,82.906mm)(117.094mm,84.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Track (117.094mm,82.906mm)(118.237mm,82.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Track (117.094mm,84.684mm)(118.237mm,84.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Track (118.999mm,83.16mm)(119.761mm,83.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C9-2(118.03mm,83.795mm) on Top Layer And Track (118.999mm,84.43mm)(119.761mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad cs1-1(65.867mm,39.319mm) on Top Layer And Track (64.069mm,38.569mm)(65.069mm,38.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad cs1-1(65.867mm,39.319mm) on Top Layer And Track (64.069mm,40.069mm)(65.069mm,40.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad cs1-2(63.271mm,39.319mm) on Top Layer And Text "C21" (62.84mm,38.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad cs1-2(63.271mm,39.319mm) on Top Layer And Track (64.069mm,38.569mm)(65.069mm,38.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad cs1-2(63.271mm,39.319mm) on Top Layer And Track (64.069mm,40.069mm)(65.069mm,40.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad D1-1(122.018mm,62.306mm) on Top Layer And Track (123.465mm,60.431mm)(123.465mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad D1-2(118.012mm,62.306mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(118.012mm,62.306mm) on Top Layer And Text "L1" (118.618mm,60.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(118.012mm,62.306mm) on Top Layer And Text "LD1" (115.799mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D1-2(118.012mm,62.306mm) on Top Layer And Track (116.365mm,60.956mm)(116.89mm,60.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D1-2(118.012mm,62.306mm) on Top Layer And Track (116.365mm,63.656mm)(116.89mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-A(136.659mm,32.08mm) on Top Layer And Text "battery3" (136.855mm,43.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad D3-2(89.125mm,90.83mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(89.125mm,90.83mm) on Top Layer And Text "R10" (86.436mm,89.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D3-2(89.125mm,90.83mm) on Top Layer And Track (90.247mm,88.955mm)(90.772mm,89.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D3-2(89.125mm,90.83mm) on Top Layer And Track (90.247mm,92.705mm)(90.772mm,92.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-2(106.27mm,104.42mm) on Top Layer And Text "C16" (105.054mm,103.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad D7-2(66.443mm,90.805mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D7-2(66.443mm,90.805mm) on Top Layer And Text "R19" (63.475mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D7-2(66.443mm,90.805mm) on Top Layer And Track (67.565mm,88.93mm)(68.09mm,89.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D7-2(66.443mm,90.805mm) on Top Layer And Track (67.565mm,92.68mm)(68.09mm,92.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D9-1(111.07mm,104.446mm) on Top Layer And Text "C17" (110.033mm,103.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-4(131.674mm,35.718mm) on Top Layer And Text "D2" (130.607mm,34.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(107.716mm,55.448mm) on Top Layer And Track (106.604mm,54.903mm)(106.604mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(107.716mm,55.448mm) on Top Layer And Track (106.954mm,54.773mm)(108.479mm,54.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-2(107.716mm,56.718mm) on Top Layer And Track (106.604mm,54.903mm)(106.604mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-3(107.716mm,57.988mm) on Top Layer And Track (106.604mm,54.903mm)(106.604mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-4(107.716mm,59.258mm) on Top Layer And Track (106.604mm,54.903mm)(106.604mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-7(102.292mm,56.718mm) on Top Layer And Track (103.404mm,54.903mm)(103.404mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC3-8(102.292mm,55.448mm) on Top Layer And Text "C22" (102.376mm,55.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-8(102.292mm,55.448mm) on Top Layer And Track (103.404mm,54.903mm)(103.404mm,59.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-C1(52.203mm,69.571mm) on Top Layer And Track (51.743mm,65.781mm)(51.743mm,68.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-C1(52.203mm,69.571mm) on Top Layer And Track (51.743mm,68.651mm)(53.473mm,68.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad J1-C1(52.203mm,69.571mm) on Top Layer And Track (51.74mm,65.786mm)(51.74mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad J1-C1(52.203mm,69.571mm) on Top Layer And Track (51.74mm,68.656mm)(53.467mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-C5(77.743mm,69.571mm) on Top Layer And Track (76.148mm,68.651mm)(81.393mm,68.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad J1-C5(77.743mm,69.571mm) on Top Layer And Track (76.149mm,68.656mm)(81.382mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-1(50.47mm,136.169mm) on Multi-Layer And Text "R17" (51.714mm,133.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LD2-1(99.662mm,66.319mm) on Top Layer And Text "C4" (99.227mm,65.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad LD2-1(99.662mm,66.319mm) on Top Layer And Track (98.847mm,65.351mm)(100.022mm,65.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LD2-1(99.662mm,66.319mm) on Top Layer And Track (98.847mm,65.351mm)(98.847mm,67.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad LD2-1(99.662mm,66.319mm) on Top Layer And Track (98.847mm,67.301mm)(100.022mm,67.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LD2-2(101.862mm,66.319mm) on Top Layer And Text "R37" (101.27mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad LD2-2(101.862mm,66.319mm) on Top Layer And Track (101.522mm,65.351mm)(102.472mm,65.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2-2(101.862mm,66.319mm) on Top Layer And Track (102.472mm,65.351mm)(102.647mm,65.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad LD2-2(101.862mm,66.319mm) on Top Layer And Track (102.647mm,65.526mm)(102.647mm,67.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED1-1(85.115mm,87.752mm) on Top Layer And Track (84.065mm,85.852mm)(84.065mm,88.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED1-1(85.115mm,87.752mm) on Top Layer And Track (84.065mm,88.552mm)(86.165mm,88.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED1-1(85.115mm,87.752mm) on Top Layer And Track (86.165mm,85.852mm)(86.165mm,88.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED1-2(85.115mm,85.852mm) on Top Layer And Track (84.065mm,85.852mm)(84.065mm,88.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED1-2(85.115mm,85.852mm) on Top Layer And Track (86.165mm,85.852mm)(86.165mm,88.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED2-2(128.575mm,49.82mm) on Top Layer And Track (127.525mm,47.12mm)(127.525mm,49.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED2-2(128.575mm,49.82mm) on Top Layer And Track (129.625mm,47.12mm)(129.625mm,49.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED3-2(62.255mm,87.386mm) on Top Layer And Track (61.205mm,84.686mm)(61.205mm,87.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED3-2(62.255mm,87.386mm) on Top Layer And Track (63.305mm,84.686mm)(63.305mm,87.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED4-2(130.708mm,49.794mm) on Top Layer And Track (129.658mm,47.094mm)(129.658mm,49.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED4-2(130.708mm,49.794mm) on Top Layer And Track (131.758mm,47.094mm)(131.758mm,49.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED5-1(74.346mm,37.983mm) on Top Layer And Track (73.296mm,36.083mm)(73.296mm,38.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED5-1(74.346mm,37.983mm) on Top Layer And Track (73.296mm,38.783mm)(75.396mm,38.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED5-1(74.346mm,37.983mm) on Top Layer And Track (75.396mm,36.083mm)(75.396mm,38.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED5-2(74.346mm,36.083mm) on Top Layer And Track (73.296mm,36.083mm)(73.296mm,38.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LED5-2(74.346mm,36.083mm) on Top Layer And Track (75.396mm,36.083mm)(75.396mm,38.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad out1-1(95.163mm,129.997mm) on Multi-Layer And Text "1" (94.891mm,132.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Pad PS1-4(118.434mm,87.325mm) on Multi-Layer And Text "C9" (116.967mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(80.355mm,89.274mm) on Top Layer And Text "R14" (78.943mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(56.2mm,89.376mm) on Top Layer And Text "R22" (54.839mm,88.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-2(110.754mm,70.478mm) on Top Layer And Text "Q5" (109.804mm,69.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(109.804mm,72.728mm) on Top Layer And Text "R26" (106.528mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad Q4-3(106.045mm,84.379mm) on Multi-Layer And Text "R27" (100.94mm,83.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(110.658mm,65.855mm) on Top Layer And Text "R28" (110.439mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-2(112.558mm,65.855mm) on Top Layer And Text "R28" (110.439mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(109.728mm,28.905mm) on Top Layer And Track (108.978mm,27.107mm)(108.978mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(109.728mm,28.905mm) on Top Layer And Track (110.478mm,27.107mm)(110.478mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(114.91mm,28.854mm) on Top Layer And Track (114.16mm,27.056mm)(114.16mm,28.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(114.91mm,28.854mm) on Top Layer And Track (115.66mm,27.056mm)(115.66mm,28.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(117.526mm,28.778mm) on Top Layer And Track (116.776mm,26.98mm)(116.776mm,27.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-1(117.526mm,28.778mm) on Top Layer And Track (118.276mm,26.98mm)(118.276mm,27.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(109.728mm,26.309mm) on Top Layer And Track (108.978mm,27.107mm)(108.978mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(109.728mm,26.309mm) on Top Layer And Track (110.478mm,27.107mm)(110.478mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(112.497mm,26.314mm) on Top Layer And Track (111.747mm,27.112mm)(111.747mm,28.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(112.497mm,26.314mm) on Top Layer And Track (113.247mm,27.112mm)(113.247mm,28.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(114.91mm,26.258mm) on Top Layer And Track (114.16mm,27.056mm)(114.16mm,28.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(114.91mm,26.258mm) on Top Layer And Track (115.66mm,27.056mm)(115.66mm,28.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(117.526mm,26.182mm) on Top Layer And Track (116.776mm,26.98mm)(116.776mm,27.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R?-2(117.526mm,26.182mm) on Top Layer And Track (118.276mm,26.98mm)(118.276mm,27.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R10-1(87.499mm,87.808mm) on Top Layer And Track (86.563mm,86.919mm)(86.563mm,88.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R10-1(87.499mm,87.808mm) on Top Layer And Track (86.563mm,86.919mm)(87.706mm,86.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R10-1(87.499mm,87.808mm) on Top Layer And Track (86.563mm,88.697mm)(87.706mm,88.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R10-1(87.499mm,87.808mm) on Top Layer And Track (88.468mm,87.173mm)(89.23mm,87.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R10-1(87.499mm,87.808mm) on Top Layer And Track (88.468mm,88.443mm)(89.23mm,88.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R10-2(90.199mm,87.808mm) on Top Layer And Track (88.468mm,87.173mm)(89.23mm,87.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R10-2(90.199mm,87.808mm) on Top Layer And Track (88.468mm,88.443mm)(89.23mm,88.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R10-2(90.199mm,87.808mm) on Top Layer And Track (89.992mm,86.919mm)(91.135mm,86.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R10-2(90.199mm,87.808mm) on Top Layer And Track (89.992mm,88.697mm)(91.135mm,88.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R10-2(90.199mm,87.808mm) on Top Layer And Track (91.135mm,86.919mm)(91.135mm,88.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R1-1(124.913mm,61.493mm) on Top Layer And Track (123.977mm,62.382mm)(125.12mm,62.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Text "R13" (109.957mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Track (110.084mm,100.965mm)(111.227mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Track (110.084mm,99.187mm)(110.084mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Track (110.084mm,99.187mm)(111.227mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Track (111.989mm,100.711mm)(112.751mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R12-1(111.02mm,100.076mm) on Top Layer And Track (111.989mm,99.441mm)(112.751mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R12-2(113.72mm,100.076mm) on Top Layer And Track (111.989mm,100.711mm)(112.751mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R12-2(113.72mm,100.076mm) on Top Layer And Track (111.989mm,99.441mm)(112.751mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R12-2(113.72mm,100.076mm) on Top Layer And Track (113.513mm,100.965mm)(114.656mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R12-2(113.72mm,100.076mm) on Top Layer And Track (113.513mm,99.187mm)(114.656mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R12-2(113.72mm,100.076mm) on Top Layer And Track (114.656mm,99.187mm)(114.656mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R13-1(113.741mm,97.968mm) on Top Layer And Track (112.01mm,97.333mm)(112.772mm,97.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R13-1(113.741mm,97.968mm) on Top Layer And Track (112.01mm,98.603mm)(112.772mm,98.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R13-1(113.741mm,97.968mm) on Top Layer And Track (113.534mm,97.079mm)(114.677mm,97.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R13-1(113.741mm,97.968mm) on Top Layer And Track (113.534mm,98.857mm)(114.677mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R13-1(113.741mm,97.968mm) on Top Layer And Track (114.677mm,97.079mm)(114.677mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Text "R5" (110.185mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Track (110.105mm,97.079mm)(110.105mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Track (110.105mm,97.079mm)(111.248mm,97.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Track (110.105mm,98.857mm)(111.248mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Track (112.01mm,97.333mm)(112.772mm,97.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R13-2(111.041mm,97.968mm) on Top Layer And Track (112.01mm,98.603mm)(112.772mm,98.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R14-1(80.006mm,86.868mm) on Top Layer And Track (79.07mm,85.979mm)(79.07mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R14-1(80.006mm,86.868mm) on Top Layer And Track (79.07mm,85.979mm)(80.213mm,85.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R14-1(80.006mm,86.868mm) on Top Layer And Track (79.07mm,87.757mm)(80.213mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R14-1(80.006mm,86.868mm) on Top Layer And Track (80.975mm,86.233mm)(81.737mm,86.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R14-1(80.006mm,86.868mm) on Top Layer And Track (80.975mm,87.503mm)(81.737mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R14-2(82.706mm,86.868mm) on Top Layer And Track (80.975mm,86.233mm)(81.737mm,86.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R14-2(82.706mm,86.868mm) on Top Layer And Track (80.975mm,87.503mm)(81.737mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R14-2(82.706mm,86.868mm) on Top Layer And Track (82.499mm,85.979mm)(83.642mm,85.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R14-2(82.706mm,86.868mm) on Top Layer And Track (82.499mm,87.757mm)(83.642mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R14-2(82.706mm,86.868mm) on Top Layer And Track (83.642mm,85.979mm)(83.642mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Text "C18" (104.978mm,99.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Track (105.152mm,100.965mm)(106.295mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Track (105.152mm,99.187mm)(105.152mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Track (105.152mm,99.187mm)(106.295mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Track (107.057mm,100.711mm)(107.819mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R16-1(106.088mm,100.076mm) on Top Layer And Track (107.057mm,99.441mm)(107.819mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R16-2(108.788mm,100.076mm) on Top Layer And Track (107.057mm,100.711mm)(107.819mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R16-2(108.788mm,100.076mm) on Top Layer And Track (107.057mm,99.441mm)(107.819mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R16-2(108.788mm,100.076mm) on Top Layer And Track (108.581mm,100.965mm)(109.724mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R16-2(108.788mm,100.076mm) on Top Layer And Track (108.581mm,99.187mm)(109.724mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R16-2(108.788mm,100.076mm) on Top Layer And Track (109.724mm,99.187mm)(109.724mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R17-1(56.82mm,131.877mm) on Multi-Layer And Track (52.476mm,130.861mm)(56.794mm,130.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R17-1(56.82mm,131.877mm) on Multi-Layer And Track (52.476mm,132.893mm)(56.794mm,132.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(56.82mm,131.877mm) on Multi-Layer And Track (56.794mm,130.861mm)(56.794mm,132.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R19-1(67.238mm,87.351mm) on Top Layer And Track (65.507mm,86.716mm)(66.269mm,86.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R19-1(67.238mm,87.351mm) on Top Layer And Track (65.507mm,87.986mm)(66.269mm,87.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R19-1(67.238mm,87.351mm) on Top Layer And Track (67.031mm,86.462mm)(68.174mm,86.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R19-1(67.238mm,87.351mm) on Top Layer And Track (67.031mm,88.24mm)(68.174mm,88.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R19-1(67.238mm,87.351mm) on Top Layer And Track (68.174mm,86.462mm)(68.174mm,88.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R19-2(64.538mm,87.351mm) on Top Layer And Track (63.602mm,86.462mm)(63.602mm,88.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R19-2(64.538mm,87.351mm) on Top Layer And Track (63.602mm,86.462mm)(64.745mm,86.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R19-2(64.538mm,87.351mm) on Top Layer And Track (63.602mm,88.24mm)(64.745mm,88.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R19-2(64.538mm,87.351mm) on Top Layer And Track (65.507mm,86.716mm)(66.269mm,86.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R19-2(64.538mm,87.351mm) on Top Layer And Track (65.507mm,87.986mm)(66.269mm,87.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R20-1(53.619mm,89.615mm) on Top Layer And Track (52.73mm,89.408mm)(52.73mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R20-1(53.619mm,89.615mm) on Top Layer And Track (52.73mm,90.551mm)(54.508mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R20-1(53.619mm,89.615mm) on Top Layer And Track (52.984mm,87.884mm)(52.984mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R20-1(53.619mm,89.615mm) on Top Layer And Track (54.254mm,87.884mm)(54.254mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R20-1(53.619mm,89.615mm) on Top Layer And Track (54.508mm,89.408mm)(54.508mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R20-2(53.619mm,86.915mm) on Top Layer And Track (52.73mm,85.979mm)(52.73mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R20-2(53.619mm,86.915mm) on Top Layer And Track (52.73mm,85.979mm)(54.508mm,85.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R20-2(53.619mm,86.915mm) on Top Layer And Track (52.984mm,87.884mm)(52.984mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R20-2(53.619mm,86.915mm) on Top Layer And Track (54.254mm,87.884mm)(54.254mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R20-2(53.619mm,86.915mm) on Top Layer And Track (54.508mm,85.979mm)(54.508mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R2-1(116.942mm,51.685mm) on Top Layer And Track (116.053mm,50.749mm)(116.053mm,51.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R2-1(116.942mm,51.685mm) on Top Layer And Track (116.053mm,50.749mm)(117.831mm,50.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R2-1(116.942mm,51.685mm) on Top Layer And Track (116.307mm,52.654mm)(116.307mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R2-1(116.942mm,51.685mm) on Top Layer And Track (117.577mm,52.654mm)(117.577mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R2-1(116.942mm,51.685mm) on Top Layer And Track (117.831mm,50.749mm)(117.831mm,51.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (129.658mm,47.094mm)(131.758mm,47.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (129.819mm,45.949mm)(129.819mm,47.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (129.819mm,47.092mm)(131.597mm,47.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (130.073mm,44.425mm)(130.073mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (131.343mm,44.425mm)(131.343mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R21-1(130.708mm,46.156mm) on Top Layer And Track (131.597mm,45.949mm)(131.597mm,47.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R2-2(116.942mm,54.385mm) on Top Layer And Track (116.053mm,54.178mm)(116.053mm,55.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R2-2(116.942mm,54.385mm) on Top Layer And Track (116.053mm,55.321mm)(117.831mm,55.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R2-2(116.942mm,54.385mm) on Top Layer And Track (116.307mm,52.654mm)(116.307mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R2-2(116.942mm,54.385mm) on Top Layer And Track (117.577mm,52.654mm)(117.577mm,53.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R2-2(116.942mm,54.385mm) on Top Layer And Track (117.831mm,54.178mm)(117.831mm,55.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R22-1(55.902mm,86.893mm) on Top Layer And Track (54.966mm,86.004mm)(54.966mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R22-1(55.902mm,86.893mm) on Top Layer And Track (54.966mm,86.004mm)(56.109mm,86.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R22-1(55.902mm,86.893mm) on Top Layer And Track (54.966mm,87.782mm)(56.109mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R22-1(55.902mm,86.893mm) on Top Layer And Track (56.871mm,86.258mm)(57.633mm,86.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R22-1(55.902mm,86.893mm) on Top Layer And Track (56.871mm,87.528mm)(57.633mm,87.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R22-2(58.602mm,86.893mm) on Top Layer And Track (56.871mm,86.258mm)(57.633mm,86.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R22-2(58.602mm,86.893mm) on Top Layer And Track (56.871mm,87.528mm)(57.633mm,87.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R22-2(58.602mm,86.893mm) on Top Layer And Track (58.395mm,86.004mm)(59.538mm,86.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R22-2(58.602mm,86.893mm) on Top Layer And Track (58.395mm,87.782mm)(59.538mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R22-2(58.602mm,86.893mm) on Top Layer And Track (59.538mm,86.004mm)(59.538mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R23-1(94.916mm,66.319mm) on Top Layer And Track (93.98mm,65.43mm)(93.98mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R23-1(94.916mm,66.319mm) on Top Layer And Track (93.98mm,65.43mm)(95.123mm,65.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R23-1(94.916mm,66.319mm) on Top Layer And Track (93.98mm,67.208mm)(95.123mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R23-1(94.916mm,66.319mm) on Top Layer And Track (95.885mm,65.684mm)(96.647mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R23-1(94.916mm,66.319mm) on Top Layer And Track (95.885mm,66.954mm)(96.647mm,66.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R23-2(97.616mm,66.319mm) on Top Layer And Track (95.885mm,65.684mm)(96.647mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R23-2(97.616mm,66.319mm) on Top Layer And Track (95.885mm,66.954mm)(96.647mm,66.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R23-2(97.616mm,66.319mm) on Top Layer And Track (97.409mm,65.43mm)(98.552mm,65.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R23-2(97.616mm,66.319mm) on Top Layer And Track (97.409mm,67.208mm)(98.552mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R23-2(97.616mm,66.319mm) on Top Layer And Track (98.552mm,65.43mm)(98.552mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (82.702mm,72.923mm)(84.48mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (84.404mm,71.831mm)(84.404mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (84.404mm,72.974mm)(86.182mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (84.48mm,71.78mm)(84.48mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (84.658mm,70.307mm)(84.658mm,71.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (85.928mm,70.307mm)(85.928mm,71.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R24-2(85.293mm,72.038mm) on Top Layer And Track (86.182mm,71.831mm)(86.182mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(114.229mm,89.84mm) on Top Layer And Text "Buzzer1" (107.823mm,89.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(114.229mm,89.84mm) on Top Layer And Text "Out3" (110.82mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R25-1(114.229mm,89.84mm) on Top Layer And Track (112.431mm,89.09mm)(113.431mm,89.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R25-1(114.229mm,89.84mm) on Top Layer And Track (112.431mm,90.59mm)(113.431mm,90.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(111.633mm,89.84mm) on Top Layer And Text "Buzzer1" (107.823mm,89.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(111.633mm,89.84mm) on Top Layer And Text "Out3" (110.82mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R25-2(111.633mm,89.84mm) on Top Layer And Track (110.668mm,88.671mm)(113.208mm,88.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R25-2(111.633mm,89.84mm) on Top Layer And Track (112.431mm,89.09mm)(113.431mm,89.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R25-2(111.633mm,89.84mm) on Top Layer And Track (112.431mm,90.59mm)(113.431mm,90.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R26-1(107.264mm,68.118mm) on Top Layer And Track (106.514mm,68.916mm)(106.514mm,69.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R26-1(107.264mm,68.118mm) on Top Layer And Track (108.014mm,68.916mm)(108.014mm,69.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R26-2(107.264mm,70.714mm) on Top Layer And Track (106.514mm,68.916mm)(106.514mm,69.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R26-2(107.264mm,70.714mm) on Top Layer And Track (108.014mm,68.916mm)(108.014mm,69.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad R26-2(107.264mm,70.714mm) on Top Layer And Track (108.304mm,71.403mm)(108.304mm,72.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R27-2(101.676mm,82.174mm) on Top Layer And Track (100.926mm,80.376mm)(100.926mm,81.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R27-2(101.676mm,82.174mm) on Top Layer And Track (102.426mm,80.376mm)(102.426mm,81.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R28-2(110.973mm,63.906mm) on Top Layer And Track (111.771mm,63.156mm)(112.771mm,63.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R28-2(110.973mm,63.906mm) on Top Layer And Track (111.771mm,64.656mm)(112.771mm,64.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R29-1(67.459mm,33.122mm) on Top Layer And Track (66.523mm,32.233mm)(66.523mm,34.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R29-1(67.459mm,33.122mm) on Top Layer And Track (66.523mm,32.233mm)(67.666mm,32.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R29-1(67.459mm,33.122mm) on Top Layer And Track (66.523mm,34.011mm)(67.666mm,34.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R29-1(67.459mm,33.122mm) on Top Layer And Track (68.428mm,32.487mm)(69.19mm,32.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R29-1(67.459mm,33.122mm) on Top Layer And Track (68.428mm,33.757mm)(69.19mm,33.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R30-2(106.35mm,63.961mm) on Top Layer And Track (105.461mm,63.754mm)(105.461mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R30-2(106.35mm,63.961mm) on Top Layer And Track (105.461mm,64.897mm)(107.239mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R30-2(106.35mm,63.961mm) on Top Layer And Track (105.715mm,62.23mm)(105.715mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R30-2(106.35mm,63.961mm) on Top Layer And Track (106.985mm,62.23mm)(106.985mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R30-2(106.35mm,63.961mm) on Top Layer And Track (107.239mm,63.754mm)(107.239mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Text "R25" (111.1mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Track (110.312mm,91.846mm)(110.312mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Track (110.312mm,91.846mm)(111.455mm,91.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Track (110.312mm,93.624mm)(111.455mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Track (112.217mm,92.1mm)(112.979mm,92.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R3-1(111.248mm,92.735mm) on Top Layer And Track (112.217mm,93.37mm)(112.979mm,93.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R31-2(81.741mm,51.664mm) on Top Layer And Track (80.01mm,51.029mm)(80.772mm,51.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R31-2(81.741mm,51.664mm) on Top Layer And Track (80.01mm,52.299mm)(80.772mm,52.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R31-2(81.741mm,51.664mm) on Top Layer And Track (81.534mm,50.775mm)(82.677mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R31-2(81.741mm,51.664mm) on Top Layer And Track (81.534mm,52.553mm)(82.677mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R31-2(81.741mm,51.664mm) on Top Layer And Track (82.677mm,50.775mm)(82.677mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Text "R25" (111.1mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Track (112.217mm,92.1mm)(112.979mm,92.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Track (112.217mm,93.37mm)(112.979mm,93.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Track (113.741mm,91.846mm)(114.884mm,91.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Track (113.741mm,93.624mm)(114.884mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R3-2(113.948mm,92.735mm) on Top Layer And Track (114.884mm,91.846mm)(114.884mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R32-1(82.548mm,36.043mm) on Top Layer And Track (81.798mm,34.245mm)(81.798mm,35.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R32-1(82.548mm,36.043mm) on Top Layer And Track (83.298mm,34.245mm)(83.298mm,35.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-1(71.933mm,38.917mm) on Top Layer And Track (71.044mm,38.71mm)(71.044mm,39.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R33-1(71.933mm,38.917mm) on Top Layer And Track (71.044mm,39.853mm)(72.822mm,39.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-1(71.933mm,38.917mm) on Top Layer And Track (71.298mm,37.186mm)(71.298mm,37.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-1(71.933mm,38.917mm) on Top Layer And Track (72.568mm,37.186mm)(72.568mm,37.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-1(71.933mm,38.917mm) on Top Layer And Track (72.822mm,38.71mm)(72.822mm,39.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-2(71.933mm,36.217mm) on Top Layer And Track (71.044mm,35.281mm)(71.044mm,36.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R33-2(71.933mm,36.217mm) on Top Layer And Track (71.044mm,35.281mm)(72.822mm,35.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-2(71.933mm,36.217mm) on Top Layer And Track (71.298mm,37.186mm)(71.298mm,37.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-2(71.933mm,36.217mm) on Top Layer And Track (72.568mm,37.186mm)(72.568mm,37.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-2(71.933mm,36.217mm) on Top Layer And Track (72.822mm,35.281mm)(72.822mm,36.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-2(104.318mm,63.961mm) on Top Layer And Track (103.429mm,63.754mm)(103.429mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R34-2(104.318mm,63.961mm) on Top Layer And Track (103.429mm,64.897mm)(105.207mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-2(104.318mm,63.961mm) on Top Layer And Track (103.683mm,62.23mm)(103.683mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-2(104.318mm,63.961mm) on Top Layer And Track (104.953mm,62.23mm)(104.953mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-2(104.318mm,63.961mm) on Top Layer And Track (105.207mm,63.754mm)(105.207mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R35-1(80.389mm,36.022mm) on Top Layer And Track (79.639mm,34.224mm)(79.639mm,35.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R35-1(80.389mm,36.022mm) on Top Layer And Track (81.139mm,34.224mm)(81.139mm,35.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R37-2(102.286mm,63.961mm) on Top Layer And Track (101.397mm,63.754mm)(101.397mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R37-2(102.286mm,63.961mm) on Top Layer And Track (101.397mm,64.897mm)(103.175mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R37-2(102.286mm,63.961mm) on Top Layer And Track (101.651mm,62.23mm)(101.651mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R37-2(102.286mm,63.961mm) on Top Layer And Track (102.921mm,62.23mm)(102.921mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R37-2(102.286mm,63.961mm) on Top Layer And Track (103.175mm,63.754mm)(103.175mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R4-1(127.639mm,63.652mm) on Top Layer And Track (125.908mm,63.017mm)(126.67mm,63.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R4-1(127.639mm,63.652mm) on Top Layer And Track (125.908mm,64.287mm)(126.67mm,64.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R4-1(127.639mm,63.652mm) on Top Layer And Track (127.432mm,62.763mm)(128.575mm,62.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R4-1(127.639mm,63.652mm) on Top Layer And Track (127.432mm,64.541mm)(128.575mm,64.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R4-1(127.639mm,63.652mm) on Top Layer And Track (128.575mm,62.763mm)(128.575mm,64.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Text "R1" (123.85mm,63.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Track (124.003mm,62.763mm)(124.003mm,64.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Track (124.003mm,62.763mm)(125.146mm,62.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Track (124.003mm,64.541mm)(125.146mm,64.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Track (125.908mm,63.017mm)(126.67mm,63.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R4-2(124.939mm,63.652mm) on Top Layer And Track (125.908mm,64.287mm)(126.67mm,64.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R5-1(113.948mm,94.844mm) on Top Layer And Track (112.217mm,94.209mm)(112.979mm,94.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R5-1(113.948mm,94.844mm) on Top Layer And Track (112.217mm,95.479mm)(112.979mm,95.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R5-1(113.948mm,94.844mm) on Top Layer And Track (113.741mm,93.955mm)(114.884mm,93.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R5-1(113.948mm,94.844mm) on Top Layer And Track (113.741mm,95.733mm)(114.884mm,95.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R5-1(113.948mm,94.844mm) on Top Layer And Track (114.884mm,93.955mm)(114.884mm,95.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Text "R3" (110.185mm,94.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Track (110.312mm,93.955mm)(110.312mm,95.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Track (110.312mm,93.955mm)(111.455mm,93.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Track (110.312mm,95.733mm)(111.455mm,95.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Track (112.217mm,94.209mm)(112.979mm,94.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R5-2(111.248mm,94.844mm) on Top Layer And Track (112.217mm,95.479mm)(112.979mm,95.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R6-1(83.82mm,131.75mm) on Multi-Layer And Track (79.426mm,130.734mm)(83.744mm,130.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R6-1(83.82mm,131.75mm) on Multi-Layer And Track (79.426mm,132.766mm)(83.744mm,132.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(83.82mm,131.75mm) on Multi-Layer And Track (83.744mm,130.734mm)(83.744mm,132.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R7-1(86.432mm,131.724mm) on Top Layer And Track (85.496mm,130.835mm)(85.496mm,132.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R7-1(86.432mm,131.724mm) on Top Layer And Track (85.496mm,130.835mm)(86.639mm,130.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R7-1(86.432mm,131.724mm) on Top Layer And Track (85.496mm,132.613mm)(86.639mm,132.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R7-1(86.432mm,131.724mm) on Top Layer And Track (87.401mm,131.089mm)(88.163mm,131.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R7-1(86.432mm,131.724mm) on Top Layer And Track (87.401mm,132.359mm)(88.163mm,132.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R7-2(89.132mm,131.724mm) on Top Layer And Track (87.401mm,131.089mm)(88.163mm,131.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R7-2(89.132mm,131.724mm) on Top Layer And Track (87.401mm,132.359mm)(88.163mm,132.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R7-2(89.132mm,131.724mm) on Top Layer And Track (88.925mm,130.835mm)(90.068mm,130.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R7-2(89.132mm,131.724mm) on Top Layer And Track (88.925mm,132.613mm)(90.068mm,132.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R7-2(89.132mm,131.724mm) on Top Layer And Track (90.068mm,130.835mm)(90.068mm,132.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R8-2(62.056mm,131.978mm) on Top Layer And Track (60.325mm,131.343mm)(61.087mm,131.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R8-2(62.056mm,131.978mm) on Top Layer And Track (60.325mm,132.613mm)(61.087mm,132.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R8-2(62.056mm,131.978mm) on Top Layer And Track (61.849mm,131.089mm)(62.992mm,131.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R8-2(62.056mm,131.978mm) on Top Layer And Track (61.849mm,132.867mm)(62.992mm,132.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R8-2(62.056mm,131.978mm) on Top Layer And Track (62.992mm,131.089mm)(62.992mm,132.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R9-1(77.597mm,91.19mm) on Top Layer And Track (76.708mm,90.983mm)(76.708mm,92.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R9-1(77.597mm,91.19mm) on Top Layer And Track (76.708mm,92.126mm)(78.486mm,92.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R9-1(77.597mm,91.19mm) on Top Layer And Track (76.962mm,89.459mm)(76.962mm,90.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R9-1(77.597mm,91.19mm) on Top Layer And Track (78.232mm,89.459mm)(78.232mm,90.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R9-1(77.597mm,91.19mm) on Top Layer And Track (78.486mm,90.983mm)(78.486mm,92.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-3(117.45mm,31.09mm) on Multi-Layer And Text "R?" (114.173mm,30.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-3(117.45mm,31.09mm) on Multi-Layer And Text "R?" (116.789mm,30.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-4(114.91mm,31.09mm) on Multi-Layer And Text "R?" (111.76mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-4(114.91mm,31.09mm) on Multi-Layer And Text "R?" (114.173mm,30.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad Remot1-5(112.37mm,31.09mm) on Multi-Layer And Text "R?" (108.991mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-5(112.37mm,31.09mm) on Multi-Layer And Text "R?" (111.76mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Remot1-6(109.83mm,31.09mm) on Multi-Layer And Text "R?" (108.991mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad T1-1(127.178mm,132.258mm) on Multi-Layer And Text "1" (126.906mm,134.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad T1-2(132.178mm,132.258mm) on Multi-Layer And Text "2" (131.732mm,134.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-1(118.876mm,66.976mm) on Top Layer And Track (116.026mm,65.226mm)(128.526mm,65.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-2(120.576mm,66.976mm) on Top Layer And Track (116.026mm,65.226mm)(128.526mm,65.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-3(122.276mm,66.976mm) on Top Layer And Track (116.026mm,65.226mm)(128.526mm,65.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-3(122.276mm,75.976mm) on Top Layer And Track (116.026mm,65.226mm)(116.026mm,81.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-3(122.276mm,75.976mm) on Top Layer And Track (116.026mm,70.226mm)(128.526mm,70.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-3(122.276mm,75.976mm) on Top Layer And Track (116.026mm,81.726mm)(128.526mm,81.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-3(122.276mm,75.976mm) on Top Layer And Track (128.526mm,65.226mm)(128.526mm,81.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-4(123.976mm,66.976mm) on Top Layer And Text "R4" (123.876mm,65.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-4(123.976mm,66.976mm) on Top Layer And Track (116.026mm,65.226mm)(128.526mm,65.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-5(125.676mm,66.976mm) on Top Layer And Text "R4" (123.876mm,65.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-5(125.676mm,66.976mm) on Top Layer And Track (116.026mm,65.226mm)(128.526mm,65.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-34(62.784mm,42.314mm) on Top Layer And Text "cs1" (62.89mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-36(64.984mm,42.314mm) on Top Layer And Text "cs1" (62.89mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-37(66.084mm,42.314mm) on Top Layer And Text "cs1" (62.89mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad U2-41(70.484mm,42.314mm) on Top Layer And Text "R33" (70.917mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-42(71.584mm,42.314mm) on Top Layer And Text "R33" (70.917mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad Y?-2(89.179mm,71.171mm) on Top Layer And Track (86.182mm,71.831mm)(86.182mm,72.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
Rule Violations :489

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "1" (67.789mm,132.162mm) on Top Overlay And Track (65.361mm,133.747mm)(75.761mm,133.747mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "1" (94.891mm,132.162mm) on Top Overlay And Track (92.463mm,133.747mm)(102.863mm,133.747mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "2" (99.717mm,132.162mm) on Top Overlay And Track (92.463mm,133.747mm)(102.863mm,133.747mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "R12" (109.957mm,101.6mm) on Top Overlay And Track (110.181mm,101.371mm)(111.324mm,101.371mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "R13" (109.957mm,99.517mm) on Top Overlay And Track (111.989mm,99.441mm)(112.751mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (63.475mm,88.9mm) on Top Overlay And Track (60.99mm,88.93mm)(63.59mm,88.93mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (63.475mm,88.9mm) on Top Overlay And Track (65.19mm,88.93mm)(67.565mm,88.93mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R28" (110.439mm,65.659mm) on Top Overlay And Track (110.108mm,66.78mm)(110.108mm,67.68mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R28" (110.439mm,65.659mm) on Top Overlay And Track (113.108mm,66.78mm)(113.108mm,67.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (81.813mm,37.592mm) on Top Overlay And Text "R35" (79.654mm,37.567mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (89.992mm,37.363mm) on Top Overlay And Text "R39" (92.024mm,37.363mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00