// Seed: 1896459292
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_2 = id_2;
  wire id_3 = 1;
endmodule
macromodule module_1;
  wire id_1, id_2, id_3, id_4, id_5, id_6 = !1, id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14
);
  assign id_4 = 1'b0;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    output wor id_1,
    input wand id_2
    , id_21,
    input wand id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12,
    output wor id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input wor id_17,
    input supply0 id_18,
    output supply1 id_19
);
  wire id_22;
  module_2 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_19,
      id_9,
      id_11,
      id_0,
      id_12,
      id_7,
      id_11,
      id_16,
      id_15,
      id_2,
      id_9,
      id_0
  );
endmodule
