
Test_Uart_009_L073RZ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003690  08003690  00013690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003790  08003790  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08003790  08003790  00013790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003798  08003798  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003798  08003798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800379c  0800379c  0001379c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080037a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000078  08003818  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  08003818  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b3c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001847  00000000  00000000  00029bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  0002b428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b0  00000000  00000000  0002bc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152b0  00000000  00000000  0002c430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab86  00000000  00000000  000416e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008384a  00000000  00000000  0004c266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfab0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020d0  00000000  00000000  000cfb00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003678 	.word	0x08003678

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08003678 	.word	0x08003678

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f834 	bl	80002e0 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4647      	mov	r7, r8
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	4699      	mov	r9, r3
 8000290:	0c3b      	lsrs	r3, r7, #16
 8000292:	469c      	mov	ip, r3
 8000294:	0413      	lsls	r3, r2, #16
 8000296:	0c1b      	lsrs	r3, r3, #16
 8000298:	001d      	movs	r5, r3
 800029a:	000e      	movs	r6, r1
 800029c:	4661      	mov	r1, ip
 800029e:	0400      	lsls	r0, r0, #16
 80002a0:	0c14      	lsrs	r4, r2, #16
 80002a2:	0c00      	lsrs	r0, r0, #16
 80002a4:	4345      	muls	r5, r0
 80002a6:	434b      	muls	r3, r1
 80002a8:	4360      	muls	r0, r4
 80002aa:	4361      	muls	r1, r4
 80002ac:	18c0      	adds	r0, r0, r3
 80002ae:	0c2c      	lsrs	r4, r5, #16
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4372      	muls	r2, r6
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	4463      	add	r3, ip
 80002ca:	042d      	lsls	r5, r5, #16
 80002cc:	0c2d      	lsrs	r5, r5, #16
 80002ce:	18c9      	adds	r1, r1, r3
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	1889      	adds	r1, r1, r2
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__udivmoddi4>:
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	4657      	mov	r7, sl
 80002e4:	464e      	mov	r6, r9
 80002e6:	4645      	mov	r5, r8
 80002e8:	46de      	mov	lr, fp
 80002ea:	b5e0      	push	{r5, r6, r7, lr}
 80002ec:	0004      	movs	r4, r0
 80002ee:	000d      	movs	r5, r1
 80002f0:	4692      	mov	sl, r2
 80002f2:	4699      	mov	r9, r3
 80002f4:	b083      	sub	sp, #12
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d830      	bhi.n	800035c <__udivmoddi4+0x7c>
 80002fa:	d02d      	beq.n	8000358 <__udivmoddi4+0x78>
 80002fc:	4649      	mov	r1, r9
 80002fe:	4650      	mov	r0, sl
 8000300:	f000 f8ba 	bl	8000478 <__clzdi2>
 8000304:	0029      	movs	r1, r5
 8000306:	0006      	movs	r6, r0
 8000308:	0020      	movs	r0, r4
 800030a:	f000 f8b5 	bl	8000478 <__clzdi2>
 800030e:	1a33      	subs	r3, r6, r0
 8000310:	4698      	mov	r8, r3
 8000312:	3b20      	subs	r3, #32
 8000314:	469b      	mov	fp, r3
 8000316:	d433      	bmi.n	8000380 <__udivmoddi4+0xa0>
 8000318:	465a      	mov	r2, fp
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	4642      	mov	r2, r8
 8000320:	001f      	movs	r7, r3
 8000322:	4653      	mov	r3, sl
 8000324:	4093      	lsls	r3, r2
 8000326:	001e      	movs	r6, r3
 8000328:	42af      	cmp	r7, r5
 800032a:	d83a      	bhi.n	80003a2 <__udivmoddi4+0xc2>
 800032c:	42af      	cmp	r7, r5
 800032e:	d100      	bne.n	8000332 <__udivmoddi4+0x52>
 8000330:	e078      	b.n	8000424 <__udivmoddi4+0x144>
 8000332:	465b      	mov	r3, fp
 8000334:	1ba4      	subs	r4, r4, r6
 8000336:	41bd      	sbcs	r5, r7
 8000338:	2b00      	cmp	r3, #0
 800033a:	da00      	bge.n	800033e <__udivmoddi4+0x5e>
 800033c:	e075      	b.n	800042a <__udivmoddi4+0x14a>
 800033e:	2200      	movs	r2, #0
 8000340:	2300      	movs	r3, #0
 8000342:	9200      	str	r2, [sp, #0]
 8000344:	9301      	str	r3, [sp, #4]
 8000346:	2301      	movs	r3, #1
 8000348:	465a      	mov	r2, fp
 800034a:	4093      	lsls	r3, r2
 800034c:	9301      	str	r3, [sp, #4]
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	4093      	lsls	r3, r2
 8000354:	9300      	str	r3, [sp, #0]
 8000356:	e028      	b.n	80003aa <__udivmoddi4+0xca>
 8000358:	4282      	cmp	r2, r0
 800035a:	d9cf      	bls.n	80002fc <__udivmoddi4+0x1c>
 800035c:	2200      	movs	r2, #0
 800035e:	2300      	movs	r3, #0
 8000360:	9200      	str	r2, [sp, #0]
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <__udivmoddi4+0x8e>
 800036a:	601c      	str	r4, [r3, #0]
 800036c:	605d      	str	r5, [r3, #4]
 800036e:	9800      	ldr	r0, [sp, #0]
 8000370:	9901      	ldr	r1, [sp, #4]
 8000372:	b003      	add	sp, #12
 8000374:	bcf0      	pop	{r4, r5, r6, r7}
 8000376:	46bb      	mov	fp, r7
 8000378:	46b2      	mov	sl, r6
 800037a:	46a9      	mov	r9, r5
 800037c:	46a0      	mov	r8, r4
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000380:	4642      	mov	r2, r8
 8000382:	2320      	movs	r3, #32
 8000384:	1a9b      	subs	r3, r3, r2
 8000386:	4652      	mov	r2, sl
 8000388:	40da      	lsrs	r2, r3
 800038a:	4641      	mov	r1, r8
 800038c:	0013      	movs	r3, r2
 800038e:	464a      	mov	r2, r9
 8000390:	408a      	lsls	r2, r1
 8000392:	0017      	movs	r7, r2
 8000394:	4642      	mov	r2, r8
 8000396:	431f      	orrs	r7, r3
 8000398:	4653      	mov	r3, sl
 800039a:	4093      	lsls	r3, r2
 800039c:	001e      	movs	r6, r3
 800039e:	42af      	cmp	r7, r5
 80003a0:	d9c4      	bls.n	800032c <__udivmoddi4+0x4c>
 80003a2:	2200      	movs	r2, #0
 80003a4:	2300      	movs	r3, #0
 80003a6:	9200      	str	r2, [sp, #0]
 80003a8:	9301      	str	r3, [sp, #4]
 80003aa:	4643      	mov	r3, r8
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d0d9      	beq.n	8000364 <__udivmoddi4+0x84>
 80003b0:	07fb      	lsls	r3, r7, #31
 80003b2:	0872      	lsrs	r2, r6, #1
 80003b4:	431a      	orrs	r2, r3
 80003b6:	4646      	mov	r6, r8
 80003b8:	087b      	lsrs	r3, r7, #1
 80003ba:	e00e      	b.n	80003da <__udivmoddi4+0xfa>
 80003bc:	42ab      	cmp	r3, r5
 80003be:	d101      	bne.n	80003c4 <__udivmoddi4+0xe4>
 80003c0:	42a2      	cmp	r2, r4
 80003c2:	d80c      	bhi.n	80003de <__udivmoddi4+0xfe>
 80003c4:	1aa4      	subs	r4, r4, r2
 80003c6:	419d      	sbcs	r5, r3
 80003c8:	2001      	movs	r0, #1
 80003ca:	1924      	adds	r4, r4, r4
 80003cc:	416d      	adcs	r5, r5
 80003ce:	2100      	movs	r1, #0
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1824      	adds	r4, r4, r0
 80003d4:	414d      	adcs	r5, r1
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d006      	beq.n	80003e8 <__udivmoddi4+0x108>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d9ee      	bls.n	80003bc <__udivmoddi4+0xdc>
 80003de:	3e01      	subs	r6, #1
 80003e0:	1924      	adds	r4, r4, r4
 80003e2:	416d      	adcs	r5, r5
 80003e4:	2e00      	cmp	r6, #0
 80003e6:	d1f8      	bne.n	80003da <__udivmoddi4+0xfa>
 80003e8:	9800      	ldr	r0, [sp, #0]
 80003ea:	9901      	ldr	r1, [sp, #4]
 80003ec:	465b      	mov	r3, fp
 80003ee:	1900      	adds	r0, r0, r4
 80003f0:	4169      	adcs	r1, r5
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	db24      	blt.n	8000440 <__udivmoddi4+0x160>
 80003f6:	002b      	movs	r3, r5
 80003f8:	465a      	mov	r2, fp
 80003fa:	4644      	mov	r4, r8
 80003fc:	40d3      	lsrs	r3, r2
 80003fe:	002a      	movs	r2, r5
 8000400:	40e2      	lsrs	r2, r4
 8000402:	001c      	movs	r4, r3
 8000404:	465b      	mov	r3, fp
 8000406:	0015      	movs	r5, r2
 8000408:	2b00      	cmp	r3, #0
 800040a:	db2a      	blt.n	8000462 <__udivmoddi4+0x182>
 800040c:	0026      	movs	r6, r4
 800040e:	409e      	lsls	r6, r3
 8000410:	0033      	movs	r3, r6
 8000412:	0026      	movs	r6, r4
 8000414:	4647      	mov	r7, r8
 8000416:	40be      	lsls	r6, r7
 8000418:	0032      	movs	r2, r6
 800041a:	1a80      	subs	r0, r0, r2
 800041c:	4199      	sbcs	r1, r3
 800041e:	9000      	str	r0, [sp, #0]
 8000420:	9101      	str	r1, [sp, #4]
 8000422:	e79f      	b.n	8000364 <__udivmoddi4+0x84>
 8000424:	42a3      	cmp	r3, r4
 8000426:	d8bc      	bhi.n	80003a2 <__udivmoddi4+0xc2>
 8000428:	e783      	b.n	8000332 <__udivmoddi4+0x52>
 800042a:	4642      	mov	r2, r8
 800042c:	2320      	movs	r3, #32
 800042e:	2100      	movs	r1, #0
 8000430:	1a9b      	subs	r3, r3, r2
 8000432:	2200      	movs	r2, #0
 8000434:	9100      	str	r1, [sp, #0]
 8000436:	9201      	str	r2, [sp, #4]
 8000438:	2201      	movs	r2, #1
 800043a:	40da      	lsrs	r2, r3
 800043c:	9201      	str	r2, [sp, #4]
 800043e:	e786      	b.n	800034e <__udivmoddi4+0x6e>
 8000440:	4642      	mov	r2, r8
 8000442:	2320      	movs	r3, #32
 8000444:	1a9b      	subs	r3, r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	4646      	mov	r6, r8
 800044a:	409a      	lsls	r2, r3
 800044c:	0023      	movs	r3, r4
 800044e:	40f3      	lsrs	r3, r6
 8000450:	4644      	mov	r4, r8
 8000452:	4313      	orrs	r3, r2
 8000454:	002a      	movs	r2, r5
 8000456:	40e2      	lsrs	r2, r4
 8000458:	001c      	movs	r4, r3
 800045a:	465b      	mov	r3, fp
 800045c:	0015      	movs	r5, r2
 800045e:	2b00      	cmp	r3, #0
 8000460:	dad4      	bge.n	800040c <__udivmoddi4+0x12c>
 8000462:	4642      	mov	r2, r8
 8000464:	002f      	movs	r7, r5
 8000466:	2320      	movs	r3, #32
 8000468:	0026      	movs	r6, r4
 800046a:	4097      	lsls	r7, r2
 800046c:	1a9b      	subs	r3, r3, r2
 800046e:	40de      	lsrs	r6, r3
 8000470:	003b      	movs	r3, r7
 8000472:	4333      	orrs	r3, r6
 8000474:	e7cd      	b.n	8000412 <__udivmoddi4+0x132>
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__clzdi2>:
 8000478:	b510      	push	{r4, lr}
 800047a:	2900      	cmp	r1, #0
 800047c:	d103      	bne.n	8000486 <__clzdi2+0xe>
 800047e:	f000 f807 	bl	8000490 <__clzsi2>
 8000482:	3020      	adds	r0, #32
 8000484:	e002      	b.n	800048c <__clzdi2+0x14>
 8000486:	0008      	movs	r0, r1
 8000488:	f000 f802 	bl	8000490 <__clzsi2>
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__clzsi2>:
 8000490:	211c      	movs	r1, #28
 8000492:	2301      	movs	r3, #1
 8000494:	041b      	lsls	r3, r3, #16
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0xe>
 800049a:	0c00      	lsrs	r0, r0, #16
 800049c:	3910      	subs	r1, #16
 800049e:	0a1b      	lsrs	r3, r3, #8
 80004a0:	4298      	cmp	r0, r3
 80004a2:	d301      	bcc.n	80004a8 <__clzsi2+0x18>
 80004a4:	0a00      	lsrs	r0, r0, #8
 80004a6:	3908      	subs	r1, #8
 80004a8:	091b      	lsrs	r3, r3, #4
 80004aa:	4298      	cmp	r0, r3
 80004ac:	d301      	bcc.n	80004b2 <__clzsi2+0x22>
 80004ae:	0900      	lsrs	r0, r0, #4
 80004b0:	3904      	subs	r1, #4
 80004b2:	a202      	add	r2, pc, #8	; (adr r2, 80004bc <__clzsi2+0x2c>)
 80004b4:	5c10      	ldrb	r0, [r2, r0]
 80004b6:	1840      	adds	r0, r0, r1
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	02020304 	.word	0x02020304
 80004c0:	01010101 	.word	0x01010101
	...

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d0:	f000 fa98 	bl	8000a04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d4:	f000 f824 	bl	8000520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d8:	f000 f8fa 	bl	80006d0 <MX_GPIO_Init>
  MX_RTC_Init();
 80004dc:	f000 f89e 	bl	800061c <MX_RTC_Init>
  MX_USART1_UART_Init();
 80004e0:	f000 f8c6 	bl	8000670 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart1 , (uint8_t*) hello , strlen ( hello ) , UART_TX_TIMEOUT ) ;
 80004e4:	4909      	ldr	r1, [pc, #36]	; (800050c <main+0x40>)
 80004e6:	480a      	ldr	r0, [pc, #40]	; (8000510 <main+0x44>)
 80004e8:	2364      	movs	r3, #100	; 0x64
 80004ea:	221c      	movs	r2, #28
 80004ec:	f001 fe0e 	bl	800210c <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  send2uart ( &huart1 , gn_mostrecent_at_comm , gn_mostrecent_answer ) ;
 80004f0:	4b08      	ldr	r3, [pc, #32]	; (8000514 <main+0x48>)
 80004f2:	6819      	ldr	r1, [r3, #0]
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <main+0x4c>)
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	4b05      	ldr	r3, [pc, #20]	; (8000510 <main+0x44>)
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 f916 	bl	800072c <send2uart>
	  HAL_Delay ( 3000 ) ;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <main+0x50>)
 8000502:	0018      	movs	r0, r3
 8000504:	f000 faee 	bl	8000ae4 <HAL_Delay>
	  send2uart ( &huart1 , gn_mostrecent_at_comm , gn_mostrecent_answer ) ;
 8000508:	e7f2      	b.n	80004f0 <main+0x24>
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	080036d0 	.word	0x080036d0
 8000510:	200000b8 	.word	0x200000b8
 8000514:	20000000 	.word	0x20000000
 8000518:	20000004 	.word	0x20000004
 800051c:	00000bb8 	.word	0x00000bb8

08000520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000520:	b590      	push	{r4, r7, lr}
 8000522:	b09f      	sub	sp, #124	; 0x7c
 8000524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000526:	2440      	movs	r4, #64	; 0x40
 8000528:	193b      	adds	r3, r7, r4
 800052a:	0018      	movs	r0, r3
 800052c:	2338      	movs	r3, #56	; 0x38
 800052e:	001a      	movs	r2, r3
 8000530:	2100      	movs	r1, #0
 8000532:	f002 fc1f 	bl	8002d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000536:	232c      	movs	r3, #44	; 0x2c
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	0018      	movs	r0, r3
 800053c:	2314      	movs	r3, #20
 800053e:	001a      	movs	r2, r3
 8000540:	2100      	movs	r1, #0
 8000542:	f002 fc17 	bl	8002d74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	0018      	movs	r0, r3
 800054a:	2328      	movs	r3, #40	; 0x28
 800054c:	001a      	movs	r2, r3
 800054e:	2100      	movs	r1, #0
 8000550:	f002 fc10 	bl	8002d74 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000554:	4b2e      	ldr	r3, [pc, #184]	; (8000610 <SystemClock_Config+0xf0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a2e      	ldr	r2, [pc, #184]	; (8000614 <SystemClock_Config+0xf4>)
 800055a:	401a      	ands	r2, r3
 800055c:	4b2c      	ldr	r3, [pc, #176]	; (8000610 <SystemClock_Config+0xf0>)
 800055e:	2180      	movs	r1, #128	; 0x80
 8000560:	0109      	lsls	r1, r1, #4
 8000562:	430a      	orrs	r2, r1
 8000564:	601a      	str	r2, [r3, #0]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000566:	f000 fd13 	bl	8000f90 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800056a:	4b2b      	ldr	r3, [pc, #172]	; (8000618 <SystemClock_Config+0xf8>)
 800056c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800056e:	4b2a      	ldr	r3, [pc, #168]	; (8000618 <SystemClock_Config+0xf8>)
 8000570:	4928      	ldr	r1, [pc, #160]	; (8000614 <SystemClock_Config+0xf4>)
 8000572:	400a      	ands	r2, r1
 8000574:	651a      	str	r2, [r3, #80]	; 0x50

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000576:	193b      	adds	r3, r7, r4
 8000578:	2214      	movs	r2, #20
 800057a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800057c:	193b      	adds	r3, r7, r4
 800057e:	2280      	movs	r2, #128	; 0x80
 8000580:	0052      	lsls	r2, r2, #1
 8000582:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000584:	0021      	movs	r1, r4
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2201      	movs	r2, #1
 800058a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2200      	movs	r2, #0
 8000590:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	22a0      	movs	r2, #160	; 0xa0
 8000596:	0212      	lsls	r2, r2, #8
 8000598:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	2200      	movs	r2, #0
 800059e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 fd02 	bl	8000fac <HAL_RCC_OscConfig>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005ac:	f000 f936 	bl	800081c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b0:	212c      	movs	r1, #44	; 0x2c
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	220f      	movs	r2, #15
 80005b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2100      	movs	r1, #0
 80005d4:	0018      	movs	r0, r3
 80005d6:	f001 f8bd 	bl	8001754 <HAL_RCC_ClockConfig>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005de:	f000 f91d 	bl	800081c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2221      	movs	r2, #33	; 0x21
 80005e6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	2280      	movs	r2, #128	; 0x80
 80005f2:	0252      	lsls	r2, r2, #9
 80005f4:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 facf 	bl	8001b9c <HAL_RCCEx_PeriphCLKConfig>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000602:	f000 f90b 	bl	800081c <Error_Handler>
  }
}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	b01f      	add	sp, #124	; 0x7c
 800060c:	bd90      	pop	{r4, r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	40007000 	.word	0x40007000
 8000614:	ffffe7ff 	.word	0xffffe7ff
 8000618:	40021000 	.word	0x40021000

0800061c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000620:	4b11      	ldr	r3, [pc, #68]	; (8000668 <MX_RTC_Init+0x4c>)
 8000622:	4a12      	ldr	r2, [pc, #72]	; (800066c <MX_RTC_Init+0x50>)
 8000624:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000626:	4b10      	ldr	r3, [pc, #64]	; (8000668 <MX_RTC_Init+0x4c>)
 8000628:	2200      	movs	r2, #0
 800062a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800062c:	4b0e      	ldr	r3, [pc, #56]	; (8000668 <MX_RTC_Init+0x4c>)
 800062e:	227f      	movs	r2, #127	; 0x7f
 8000630:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <MX_RTC_Init+0x4c>)
 8000634:	22ff      	movs	r2, #255	; 0xff
 8000636:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <MX_RTC_Init+0x4c>)
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <MX_RTC_Init+0x4c>)
 8000640:	2200      	movs	r2, #0
 8000642:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000644:	4b08      	ldr	r3, [pc, #32]	; (8000668 <MX_RTC_Init+0x4c>)
 8000646:	2200      	movs	r2, #0
 8000648:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <MX_RTC_Init+0x4c>)
 800064c:	2200      	movs	r2, #0
 800064e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000650:	4b05      	ldr	r3, [pc, #20]	; (8000668 <MX_RTC_Init+0x4c>)
 8000652:	0018      	movs	r0, r3
 8000654:	f001 fc16 	bl	8001e84 <HAL_RTC_Init>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800065c:	f000 f8de 	bl	800081c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	20000094 	.word	0x20000094
 800066c:	40002800 	.word	0x40002800

08000670 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 8000676:	4a15      	ldr	r2, [pc, #84]	; (80006cc <MX_USART1_UART_Init+0x5c>)
 8000678:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 800067c:	22e1      	movs	r2, #225	; 0xe1
 800067e:	0252      	lsls	r2, r2, #9
 8000680:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000682:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000694:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 8000696:	220c      	movs	r2, #12
 8000698:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069a:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a6:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b2:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <MX_USART1_UART_Init+0x58>)
 80006b4:	0018      	movs	r0, r3
 80006b6:	f001 fcd5 	bl	8002064 <HAL_UART_Init>
 80006ba:	1e03      	subs	r3, r0, #0
 80006bc:	d001      	beq.n	80006c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006be:	f000 f8ad 	bl	800081c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	200000b8 	.word	0x200000b8
 80006cc:	40013800 	.word	0x40013800

080006d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d6:	4b14      	ldr	r3, [pc, #80]	; (8000728 <MX_GPIO_Init+0x58>)
 80006d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006da:	4b13      	ldr	r3, [pc, #76]	; (8000728 <MX_GPIO_Init+0x58>)
 80006dc:	2104      	movs	r1, #4
 80006de:	430a      	orrs	r2, r1
 80006e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <MX_GPIO_Init+0x58>)
 80006e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006e6:	2204      	movs	r2, #4
 80006e8:	4013      	ands	r3, r2
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	4b0e      	ldr	r3, [pc, #56]	; (8000728 <MX_GPIO_Init+0x58>)
 80006f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006f2:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <MX_GPIO_Init+0x58>)
 80006f4:	2180      	movs	r1, #128	; 0x80
 80006f6:	430a      	orrs	r2, r1
 80006f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006fa:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <MX_GPIO_Init+0x58>)
 80006fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006fe:	2280      	movs	r2, #128	; 0x80
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b08      	ldr	r3, [pc, #32]	; (8000728 <MX_GPIO_Init+0x58>)
 8000708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800070a:	4b07      	ldr	r3, [pc, #28]	; (8000728 <MX_GPIO_Init+0x58>)
 800070c:	2101      	movs	r1, #1
 800070e:	430a      	orrs	r2, r1
 8000710:	62da      	str	r2, [r3, #44]	; 0x2c
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <MX_GPIO_Init+0x58>)
 8000714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000716:	2201      	movs	r2, #1
 8000718:	4013      	ands	r3, r2
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]

}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b004      	add	sp, #16
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	40021000 	.word	0x40021000

0800072c <send2uart>:
  * @param at_command2send: an AT Command to be send to UART interface where peripheral is connected.
  * @param expected_at_answer AT Answer in polling mode expected quickly from the UART interface where peripheral is connected.
  * @param is_expected_at_answer: Boolean result of AT Answer verification.
  */
uint8_t send2uart ( UART_HandleTypeDef* huart , const char* at_command2send , const char* expected_at_answer )
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	char* uart_rx_buff = malloc ( 99 * sizeof (char) ) ;
 8000738:	2063      	movs	r0, #99	; 0x63
 800073a:	f002 fb07 	bl	8002d4c <malloc>
 800073e:	0003      	movs	r3, r0
 8000740:	61bb      	str	r3, [r7, #24]
	char* uart_tx_buff = malloc ( 99 * sizeof (char) ) ;
 8000742:	2063      	movs	r0, #99	; 0x63
 8000744:	f002 fb02 	bl	8002d4c <malloc>
 8000748:	0003      	movs	r3, r0
 800074a:	617b      	str	r3, [r7, #20]
	uint8_t is_expected_at_answer ;

	sprintf ( uart_tx_buff , "%s" , at_command2send ) ;
 800074c:	68ba      	ldr	r2, [r7, #8]
 800074e:	4930      	ldr	r1, [pc, #192]	; (8000810 <send2uart+0xe4>)
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	0018      	movs	r0, r3
 8000754:	f002 fc0a 	bl	8002f6c <siprintf>
	__HAL_UART_SEND_REQ ( huart , UART_RXDATA_FLUSH_REQUEST ) ; //https://community.st.com/s/question/0D53W00000oXKU2SAO/efficient-way-to-process-usartreceived-data-and-flush-rx-buffer-
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	699a      	ldr	r2, [r3, #24]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2108      	movs	r1, #8
 8000764:	430a      	orrs	r2, r1
 8000766:	619a      	str	r2, [r3, #24]
	uart_status = HAL_UART_Transmit ( huart , (uint8_t *) uart_tx_buff ,  strlen ( uart_tx_buff ) , UART_TX_TIMEOUT ) ;
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	0018      	movs	r0, r3
 800076c:	f7ff fccc 	bl	8000108 <strlen>
 8000770:	0003      	movs	r3, r0
 8000772:	b29a      	uxth	r2, r3
 8000774:	6979      	ldr	r1, [r7, #20]
 8000776:	68f8      	ldr	r0, [r7, #12]
 8000778:	2364      	movs	r3, #100	; 0x64
 800077a:	f001 fcc7 	bl	800210c <HAL_UART_Transmit>
 800077e:	0003      	movs	r3, r0
 8000780:	001a      	movs	r2, r3
 8000782:	4b24      	ldr	r3, [pc, #144]	; (8000814 <send2uart+0xe8>)
 8000784:	701a      	strb	r2, [r3, #0]
	uart_status = HAL_UART_Receive ( huart , (uint8_t *) uart_rx_buff , UART_RX_BUFF_SIZE , UART_RX_TIMEOUT ) ;
 8000786:	2396      	movs	r3, #150	; 0x96
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	69b9      	ldr	r1, [r7, #24]
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	2263      	movs	r2, #99	; 0x63
 8000790:	f001 fd64 	bl	800225c <HAL_UART_Receive>
 8000794:	0003      	movs	r3, r0
 8000796:	001a      	movs	r2, r3
 8000798:	4b1e      	ldr	r3, [pc, #120]	; (8000814 <send2uart+0xe8>)
 800079a:	701a      	strb	r2, [r3, #0]
	sprintf ( uart_tx_buff , "Answer %s" , uart_rx_buff ) ;
 800079c:	69ba      	ldr	r2, [r7, #24]
 800079e:	491e      	ldr	r1, [pc, #120]	; (8000818 <send2uart+0xec>)
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	0018      	movs	r0, r3
 80007a4:	f002 fbe2 	bl	8002f6c <siprintf>
	uart_status = HAL_UART_Transmit ( huart , (uint8_t *) uart_tx_buff ,  (uint16_t) strlen ( uart_tx_buff ) , UART_TX_TIMEOUT ) ;
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff fcac 	bl	8000108 <strlen>
 80007b0:	0003      	movs	r3, r0
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	6979      	ldr	r1, [r7, #20]
 80007b6:	68f8      	ldr	r0, [r7, #12]
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	f001 fca7 	bl	800210c <HAL_UART_Transmit>
 80007be:	0003      	movs	r3, r0
 80007c0:	001a      	movs	r2, r3
 80007c2:	4b14      	ldr	r3, [pc, #80]	; (8000814 <send2uart+0xe8>)
 80007c4:	701a      	strb	r2, [r3, #0]
	if ( strncmp ( uart_rx_buff , expected_at_answer , strlen ( expected_at_answer ) ) == 0 )
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	0018      	movs	r0, r3
 80007ca:	f7ff fc9d 	bl	8000108 <strlen>
 80007ce:	0002      	movs	r2, r0
 80007d0:	6879      	ldr	r1, [r7, #4]
 80007d2:	69bb      	ldr	r3, [r7, #24]
 80007d4:	0018      	movs	r0, r3
 80007d6:	f002 fbe9 	bl	8002fac <strncmp>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d104      	bne.n	80007e8 <send2uart+0xbc>
		is_expected_at_answer = 1 ;
 80007de:	231f      	movs	r3, #31
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	2201      	movs	r2, #1
 80007e4:	701a      	strb	r2, [r3, #0]
 80007e6:	e003      	b.n	80007f0 <send2uart+0xc4>
	else
		is_expected_at_answer = 0 ;
 80007e8:	231f      	movs	r3, #31
 80007ea:	18fb      	adds	r3, r7, r3
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
	free ( uart_rx_buff ) ;
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 fab4 	bl	8002d60 <free>
	free ( uart_tx_buff ) ;
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	0018      	movs	r0, r3
 80007fc:	f002 fab0 	bl	8002d60 <free>

	return is_expected_at_answer ;
 8000800:	231f      	movs	r3, #31
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	781b      	ldrb	r3, [r3, #0]
}
 8000806:	0018      	movs	r0, r3
 8000808:	46bd      	mov	sp, r7
 800080a:	b008      	add	sp, #32
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	080036c0 	.word	0x080036c0
 8000814:	2000013c 	.word	0x2000013c
 8000818:	080036c4 	.word	0x080036c4

0800081c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000820:	b672      	cpsid	i
}
 8000822:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000824:	e7fe      	b.n	8000824 <Error_Handler+0x8>
	...

08000828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <HAL_MspInit+0x24>)
 800082e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000830:	4b06      	ldr	r3, [pc, #24]	; (800084c <HAL_MspInit+0x24>)
 8000832:	2101      	movs	r1, #1
 8000834:	430a      	orrs	r2, r1
 8000836:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <HAL_MspInit+0x24>)
 800083a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <HAL_MspInit+0x24>)
 800083e:	2180      	movs	r1, #128	; 0x80
 8000840:	0549      	lsls	r1, r1, #21
 8000842:	430a      	orrs	r2, r1
 8000844:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a06      	ldr	r2, [pc, #24]	; (8000878 <HAL_RTC_MspInit+0x28>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d106      	bne.n	8000870 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000862:	4b06      	ldr	r3, [pc, #24]	; (800087c <HAL_RTC_MspInit+0x2c>)
 8000864:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000866:	4b05      	ldr	r3, [pc, #20]	; (800087c <HAL_RTC_MspInit+0x2c>)
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	02c9      	lsls	r1, r1, #11
 800086c:	430a      	orrs	r2, r1
 800086e:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000870:	46c0      	nop			; (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	b002      	add	sp, #8
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40002800 	.word	0x40002800
 800087c:	40021000 	.word	0x40021000

08000880 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000880:	b590      	push	{r4, r7, lr}
 8000882:	b089      	sub	sp, #36	; 0x24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000888:	240c      	movs	r4, #12
 800088a:	193b      	adds	r3, r7, r4
 800088c:	0018      	movs	r0, r3
 800088e:	2314      	movs	r3, #20
 8000890:	001a      	movs	r2, r3
 8000892:	2100      	movs	r1, #0
 8000894:	f002 fa6e 	bl	8002d74 <memset>
  if(huart->Instance==USART1)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a18      	ldr	r2, [pc, #96]	; (8000900 <HAL_UART_MspInit+0x80>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d12a      	bne.n	80008f8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008a2:	4b18      	ldr	r3, [pc, #96]	; (8000904 <HAL_UART_MspInit+0x84>)
 80008a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a6:	4b17      	ldr	r3, [pc, #92]	; (8000904 <HAL_UART_MspInit+0x84>)
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	01c9      	lsls	r1, r1, #7
 80008ac:	430a      	orrs	r2, r1
 80008ae:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b0:	4b14      	ldr	r3, [pc, #80]	; (8000904 <HAL_UART_MspInit+0x84>)
 80008b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <HAL_UART_MspInit+0x84>)
 80008b6:	2101      	movs	r1, #1
 80008b8:	430a      	orrs	r2, r1
 80008ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <HAL_UART_MspInit+0x84>)
 80008be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008c0:	2201      	movs	r2, #1
 80008c2:	4013      	ands	r3, r2
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	22c0      	movs	r2, #192	; 0xc0
 80008cc:	00d2      	lsls	r2, r2, #3
 80008ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	0021      	movs	r1, r4
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2202      	movs	r2, #2
 80008d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2203      	movs	r2, #3
 80008e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2204      	movs	r2, #4
 80008e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	187a      	adds	r2, r7, r1
 80008ec:	23a0      	movs	r3, #160	; 0xa0
 80008ee:	05db      	lsls	r3, r3, #23
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 f9ce 	bl	8000c94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b009      	add	sp, #36	; 0x24
 80008fe:	bd90      	pop	{r4, r7, pc}
 8000900:	40013800 	.word	0x40013800
 8000904:	40021000 	.word	0x40021000

08000908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800090c:	e7fe      	b.n	800090c <NMI_Handler+0x4>

0800090e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000912:	e7fe      	b.n	8000912 <HardFault_Handler+0x4>

08000914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092c:	f000 f8be 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000930:	46c0      	nop			; (mov r8, r8)
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000940:	4a14      	ldr	r2, [pc, #80]	; (8000994 <_sbrk+0x5c>)
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <_sbrk+0x60>)
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800094c:	4b13      	ldr	r3, [pc, #76]	; (800099c <_sbrk+0x64>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d102      	bne.n	800095a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <_sbrk+0x64>)
 8000956:	4a12      	ldr	r2, [pc, #72]	; (80009a0 <_sbrk+0x68>)
 8000958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <_sbrk+0x64>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d207      	bcs.n	8000978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000968:	f002 f9c6 	bl	8002cf8 <__errno>
 800096c:	0003      	movs	r3, r0
 800096e:	220c      	movs	r2, #12
 8000970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000972:	2301      	movs	r3, #1
 8000974:	425b      	negs	r3, r3
 8000976:	e009      	b.n	800098c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <_sbrk+0x64>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800097e:	4b07      	ldr	r3, [pc, #28]	; (800099c <_sbrk+0x64>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	18d2      	adds	r2, r2, r3
 8000986:	4b05      	ldr	r3, [pc, #20]	; (800099c <_sbrk+0x64>)
 8000988:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800098a:	68fb      	ldr	r3, [r7, #12]
}
 800098c:	0018      	movs	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	b006      	add	sp, #24
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20005000 	.word	0x20005000
 8000998:	00000400 	.word	0x00000400
 800099c:	20000140 	.word	0x20000140
 80009a0:	20000158 	.word	0x20000158

080009a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	46c0      	nop			; (mov r8, r8)
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80009b0:	480d      	ldr	r0, [pc, #52]	; (80009e8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80009b2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b4:	480d      	ldr	r0, [pc, #52]	; (80009ec <LoopForever+0x6>)
  ldr r1, =_edata
 80009b6:	490e      	ldr	r1, [pc, #56]	; (80009f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009b8:	4a0e      	ldr	r2, [pc, #56]	; (80009f4 <LoopForever+0xe>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009bc:	e002      	b.n	80009c4 <LoopCopyDataInit>

080009be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c2:	3304      	adds	r3, #4

080009c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c8:	d3f9      	bcc.n	80009be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ca:	4a0b      	ldr	r2, [pc, #44]	; (80009f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009cc:	4c0b      	ldr	r4, [pc, #44]	; (80009fc <LoopForever+0x16>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d0:	e001      	b.n	80009d6 <LoopFillZerobss>

080009d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d4:	3204      	adds	r2, #4

080009d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d8:	d3fb      	bcc.n	80009d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009da:	f7ff ffe3 	bl	80009a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009de:	f002 f991 	bl	8002d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009e2:	f7ff fd73 	bl	80004cc <main>

080009e6 <LoopForever>:

LoopForever:
    b LoopForever
 80009e6:	e7fe      	b.n	80009e6 <LoopForever>
   ldr   r0, =_estack
 80009e8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80009ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80009f4:	080037a0 	.word	0x080037a0
  ldr r2, =_sbss
 80009f8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80009fc:	20000158 	.word	0x20000158

08000a00 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a00:	e7fe      	b.n	8000a00 <ADC1_COMP_IRQHandler>
	...

08000a04 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a10:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <HAL_Init+0x3c>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <HAL_Init+0x3c>)
 8000a16:	2140      	movs	r1, #64	; 0x40
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f000 f811 	bl	8000a44 <HAL_InitTick>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d003      	beq.n	8000a2e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	2201      	movs	r2, #1
 8000a2a:	701a      	strb	r2, [r3, #0]
 8000a2c:	e001      	b.n	8000a32 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a2e:	f7ff fefb 	bl	8000828 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
}
 8000a36:	0018      	movs	r0, r3
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b002      	add	sp, #8
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	40022000 	.word	0x40022000

08000a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a4c:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <HAL_InitTick+0x5c>)
 8000a4e:	681c      	ldr	r4, [r3, #0]
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <HAL_InitTick+0x60>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	0019      	movs	r1, r3
 8000a56:	23fa      	movs	r3, #250	; 0xfa
 8000a58:	0098      	lsls	r0, r3, #2
 8000a5a:	f7ff fb67 	bl	800012c <__udivsi3>
 8000a5e:	0003      	movs	r3, r0
 8000a60:	0019      	movs	r1, r3
 8000a62:	0020      	movs	r0, r4
 8000a64:	f7ff fb62 	bl	800012c <__udivsi3>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 f905 	bl	8000c7a <HAL_SYSTICK_Config>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e00f      	b.n	8000a98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	d80b      	bhi.n	8000a96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	2301      	movs	r3, #1
 8000a82:	425b      	negs	r3, r3
 8000a84:	2200      	movs	r2, #0
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 f8e2 	bl	8000c50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <HAL_InitTick+0x64>)
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a92:	2300      	movs	r3, #0
 8000a94:	e000      	b.n	8000a98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	0018      	movs	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b003      	add	sp, #12
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	20000010 	.word	0x20000010
 8000aa8:	2000000c 	.word	0x2000000c

08000aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_IncTick+0x1c>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_IncTick+0x20>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	18d2      	adds	r2, r2, r3
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <HAL_IncTick+0x20>)
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	20000010 	.word	0x20000010
 8000acc:	20000144 	.word	0x20000144

08000ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad4:	4b02      	ldr	r3, [pc, #8]	; (8000ae0 <HAL_GetTick+0x10>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
}
 8000ad8:	0018      	movs	r0, r3
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	20000144 	.word	0x20000144

08000ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000aec:	f7ff fff0 	bl	8000ad0 <HAL_GetTick>
 8000af0:	0003      	movs	r3, r0
 8000af2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	3301      	adds	r3, #1
 8000afc:	d005      	beq.n	8000b0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <HAL_Delay+0x44>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	001a      	movs	r2, r3
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	189b      	adds	r3, r3, r2
 8000b08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	f7ff ffe0 	bl	8000ad0 <HAL_GetTick>
 8000b10:	0002      	movs	r2, r0
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d8f7      	bhi.n	8000b0c <HAL_Delay+0x28>
  {
  }
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b004      	add	sp, #16
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	20000010 	.word	0x20000010

08000b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	0002      	movs	r2, r0
 8000b34:	6039      	str	r1, [r7, #0]
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b3a:	1dfb      	adds	r3, r7, #7
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b7f      	cmp	r3, #127	; 0x7f
 8000b40:	d828      	bhi.n	8000b94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b42:	4a2f      	ldr	r2, [pc, #188]	; (8000c00 <__NVIC_SetPriority+0xd4>)
 8000b44:	1dfb      	adds	r3, r7, #7
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	b25b      	sxtb	r3, r3
 8000b4a:	089b      	lsrs	r3, r3, #2
 8000b4c:	33c0      	adds	r3, #192	; 0xc0
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	589b      	ldr	r3, [r3, r2]
 8000b52:	1dfa      	adds	r2, r7, #7
 8000b54:	7812      	ldrb	r2, [r2, #0]
 8000b56:	0011      	movs	r1, r2
 8000b58:	2203      	movs	r2, #3
 8000b5a:	400a      	ands	r2, r1
 8000b5c:	00d2      	lsls	r2, r2, #3
 8000b5e:	21ff      	movs	r1, #255	; 0xff
 8000b60:	4091      	lsls	r1, r2
 8000b62:	000a      	movs	r2, r1
 8000b64:	43d2      	mvns	r2, r2
 8000b66:	401a      	ands	r2, r3
 8000b68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	019b      	lsls	r3, r3, #6
 8000b6e:	22ff      	movs	r2, #255	; 0xff
 8000b70:	401a      	ands	r2, r3
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	0018      	movs	r0, r3
 8000b78:	2303      	movs	r3, #3
 8000b7a:	4003      	ands	r3, r0
 8000b7c:	00db      	lsls	r3, r3, #3
 8000b7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b80:	481f      	ldr	r0, [pc, #124]	; (8000c00 <__NVIC_SetPriority+0xd4>)
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	b25b      	sxtb	r3, r3
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	33c0      	adds	r3, #192	; 0xc0
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b92:	e031      	b.n	8000bf8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b94:	4a1b      	ldr	r2, [pc, #108]	; (8000c04 <__NVIC_SetPriority+0xd8>)
 8000b96:	1dfb      	adds	r3, r7, #7
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	0019      	movs	r1, r3
 8000b9c:	230f      	movs	r3, #15
 8000b9e:	400b      	ands	r3, r1
 8000ba0:	3b08      	subs	r3, #8
 8000ba2:	089b      	lsrs	r3, r3, #2
 8000ba4:	3306      	adds	r3, #6
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	18d3      	adds	r3, r2, r3
 8000baa:	3304      	adds	r3, #4
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	1dfa      	adds	r2, r7, #7
 8000bb0:	7812      	ldrb	r2, [r2, #0]
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	400a      	ands	r2, r1
 8000bb8:	00d2      	lsls	r2, r2, #3
 8000bba:	21ff      	movs	r1, #255	; 0xff
 8000bbc:	4091      	lsls	r1, r2
 8000bbe:	000a      	movs	r2, r1
 8000bc0:	43d2      	mvns	r2, r2
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	019b      	lsls	r3, r3, #6
 8000bca:	22ff      	movs	r2, #255	; 0xff
 8000bcc:	401a      	ands	r2, r3
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	4003      	ands	r3, r0
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bdc:	4809      	ldr	r0, [pc, #36]	; (8000c04 <__NVIC_SetPriority+0xd8>)
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	001c      	movs	r4, r3
 8000be4:	230f      	movs	r3, #15
 8000be6:	4023      	ands	r3, r4
 8000be8:	3b08      	subs	r3, #8
 8000bea:	089b      	lsrs	r3, r3, #2
 8000bec:	430a      	orrs	r2, r1
 8000bee:	3306      	adds	r3, #6
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	18c3      	adds	r3, r0, r3
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	601a      	str	r2, [r3, #0]
}
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b003      	add	sp, #12
 8000bfe:	bd90      	pop	{r4, r7, pc}
 8000c00:	e000e100 	.word	0xe000e100
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	1e5a      	subs	r2, r3, #1
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	045b      	lsls	r3, r3, #17
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d301      	bcc.n	8000c20 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e010      	b.n	8000c42 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <SysTick_Config+0x44>)
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	3a01      	subs	r2, #1
 8000c26:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c28:	2301      	movs	r3, #1
 8000c2a:	425b      	negs	r3, r3
 8000c2c:	2103      	movs	r1, #3
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f7ff ff7c 	bl	8000b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <SysTick_Config+0x44>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3a:	4b04      	ldr	r3, [pc, #16]	; (8000c4c <SysTick_Config+0x44>)
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	e000e010 	.word	0xe000e010

08000c50 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
 8000c5a:	210f      	movs	r1, #15
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	1c02      	adds	r2, r0, #0
 8000c60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	b25b      	sxtb	r3, r3
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f7ff ff5d 	bl	8000b2c <__NVIC_SetPriority>
}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b004      	add	sp, #16
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	0018      	movs	r0, r3
 8000c86:	f7ff ffbf 	bl	8000c08 <SysTick_Config>
 8000c8a:	0003      	movs	r3, r0
}
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b002      	add	sp, #8
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000caa:	e155      	b.n	8000f58 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	4091      	lsls	r1, r2
 8000cb6:	000a      	movs	r2, r1
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d100      	bne.n	8000cc4 <HAL_GPIO_Init+0x30>
 8000cc2:	e146      	b.n	8000f52 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2203      	movs	r2, #3
 8000cca:	4013      	ands	r3, r2
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d005      	beq.n	8000cdc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d130      	bne.n	8000d3e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	409a      	lsls	r2, r3
 8000cea:	0013      	movs	r3, r2
 8000cec:	43da      	mvns	r2, r3
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	68da      	ldr	r2, [r3, #12]
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	409a      	lsls	r2, r3
 8000cfe:	0013      	movs	r3, r2
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d12:	2201      	movs	r2, #1
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	091b      	lsrs	r3, r3, #4
 8000d28:	2201      	movs	r2, #1
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	409a      	lsls	r2, r3
 8000d30:	0013      	movs	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2203      	movs	r2, #3
 8000d44:	4013      	ands	r3, r2
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d017      	beq.n	8000d7a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2203      	movs	r2, #3
 8000d80:	4013      	ands	r3, r2
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d123      	bne.n	8000dce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	08da      	lsrs	r2, r3, #3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	3208      	adds	r2, #8
 8000d8e:	0092      	lsls	r2, r2, #2
 8000d90:	58d3      	ldr	r3, [r2, r3]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	2207      	movs	r2, #7
 8000d98:	4013      	ands	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	220f      	movs	r2, #15
 8000d9e:	409a      	lsls	r2, r3
 8000da0:	0013      	movs	r3, r2
 8000da2:	43da      	mvns	r2, r3
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	4013      	ands	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	691a      	ldr	r2, [r3, #16]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	2107      	movs	r1, #7
 8000db2:	400b      	ands	r3, r1
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	08da      	lsrs	r2, r3, #3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3208      	adds	r2, #8
 8000dc8:	0092      	lsls	r2, r2, #2
 8000dca:	6939      	ldr	r1, [r7, #16]
 8000dcc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	2203      	movs	r2, #3
 8000dda:	409a      	lsls	r2, r3
 8000ddc:	0013      	movs	r3, r2
 8000dde:	43da      	mvns	r2, r3
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2203      	movs	r2, #3
 8000dec:	401a      	ands	r2, r3
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	409a      	lsls	r2, r3
 8000df4:	0013      	movs	r3, r2
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	23c0      	movs	r3, #192	; 0xc0
 8000e08:	029b      	lsls	r3, r3, #10
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	d100      	bne.n	8000e10 <HAL_GPIO_Init+0x17c>
 8000e0e:	e0a0      	b.n	8000f52 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e10:	4b57      	ldr	r3, [pc, #348]	; (8000f70 <HAL_GPIO_Init+0x2dc>)
 8000e12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e14:	4b56      	ldr	r3, [pc, #344]	; (8000f70 <HAL_GPIO_Init+0x2dc>)
 8000e16:	2101      	movs	r1, #1
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e1c:	4a55      	ldr	r2, [pc, #340]	; (8000f74 <HAL_GPIO_Init+0x2e0>)
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	089b      	lsrs	r3, r3, #2
 8000e22:	3302      	adds	r3, #2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	589b      	ldr	r3, [r3, r2]
 8000e28:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	4013      	ands	r3, r2
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	220f      	movs	r2, #15
 8000e34:	409a      	lsls	r2, r3
 8000e36:	0013      	movs	r3, r2
 8000e38:	43da      	mvns	r2, r3
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	23a0      	movs	r3, #160	; 0xa0
 8000e44:	05db      	lsls	r3, r3, #23
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d01f      	beq.n	8000e8a <HAL_GPIO_Init+0x1f6>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a4a      	ldr	r2, [pc, #296]	; (8000f78 <HAL_GPIO_Init+0x2e4>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d019      	beq.n	8000e86 <HAL_GPIO_Init+0x1f2>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a49      	ldr	r2, [pc, #292]	; (8000f7c <HAL_GPIO_Init+0x2e8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d013      	beq.n	8000e82 <HAL_GPIO_Init+0x1ee>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a48      	ldr	r2, [pc, #288]	; (8000f80 <HAL_GPIO_Init+0x2ec>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d00d      	beq.n	8000e7e <HAL_GPIO_Init+0x1ea>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a47      	ldr	r2, [pc, #284]	; (8000f84 <HAL_GPIO_Init+0x2f0>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d007      	beq.n	8000e7a <HAL_GPIO_Init+0x1e6>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a46      	ldr	r2, [pc, #280]	; (8000f88 <HAL_GPIO_Init+0x2f4>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d101      	bne.n	8000e76 <HAL_GPIO_Init+0x1e2>
 8000e72:	2305      	movs	r3, #5
 8000e74:	e00a      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e76:	2306      	movs	r3, #6
 8000e78:	e008      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e7a:	2304      	movs	r3, #4
 8000e7c:	e006      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e004      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e002      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e000      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	2103      	movs	r1, #3
 8000e90:	400a      	ands	r2, r1
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	4093      	lsls	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e9c:	4935      	ldr	r1, [pc, #212]	; (8000f74 <HAL_GPIO_Init+0x2e0>)
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	089b      	lsrs	r3, r3, #2
 8000ea2:	3302      	adds	r3, #2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eaa:	4b38      	ldr	r3, [pc, #224]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	025b      	lsls	r3, r3, #9
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ece:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	43da      	mvns	r2, r3
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	029b      	lsls	r3, r3, #10
 8000eec:	4013      	ands	r3, r2
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ef8:	4b24      	ldr	r3, [pc, #144]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efe:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	43da      	mvns	r2, r3
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	035b      	lsls	r3, r3, #13
 8000f16:	4013      	ands	r3, r2
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	43da      	mvns	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	039b      	lsls	r3, r3, #14
 8000f40:	4013      	ands	r3, r2
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	3301      	adds	r3, #1
 8000f56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	40da      	lsrs	r2, r3
 8000f60:	1e13      	subs	r3, r2, #0
 8000f62:	d000      	beq.n	8000f66 <HAL_GPIO_Init+0x2d2>
 8000f64:	e6a2      	b.n	8000cac <HAL_GPIO_Init+0x18>
  }
}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b006      	add	sp, #24
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40010000 	.word	0x40010000
 8000f78:	50000400 	.word	0x50000400
 8000f7c:	50000800 	.word	0x50000800
 8000f80:	50000c00 	.word	0x50000c00
 8000f84:	50001000 	.word	0x50001000
 8000f88:	50001c00 	.word	0x50001c00
 8000f8c:	40010400 	.word	0x40010400

08000f90 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	0049      	lsls	r1, r1, #1
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40007000 	.word	0x40007000

08000fac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fac:	b5b0      	push	{r4, r5, r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d102      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f000 fbbf 	bl	800173e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fc0:	4bc9      	ldr	r3, [pc, #804]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	220c      	movs	r2, #12
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fca:	4bc7      	ldr	r3, [pc, #796]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8000fcc:	68da      	ldr	r2, [r3, #12]
 8000fce:	2380      	movs	r3, #128	; 0x80
 8000fd0:	025b      	lsls	r3, r3, #9
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d100      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x36>
 8000fe0:	e07e      	b.n	80010e0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	d007      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	2b0c      	cmp	r3, #12
 8000fec:	d112      	bne.n	8001014 <HAL_RCC_OscConfig+0x68>
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	025b      	lsls	r3, r3, #9
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d10d      	bne.n	8001014 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff8:	4bbb      	ldr	r3, [pc, #748]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	029b      	lsls	r3, r3, #10
 8001000:	4013      	ands	r3, r2
 8001002:	d100      	bne.n	8001006 <HAL_RCC_OscConfig+0x5a>
 8001004:	e06b      	b.n	80010de <HAL_RCC_OscConfig+0x132>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d167      	bne.n	80010de <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	f000 fb95 	bl	800173e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	2380      	movs	r3, #128	; 0x80
 800101a:	025b      	lsls	r3, r3, #9
 800101c:	429a      	cmp	r2, r3
 800101e:	d107      	bne.n	8001030 <HAL_RCC_OscConfig+0x84>
 8001020:	4bb1      	ldr	r3, [pc, #708]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4bb0      	ldr	r3, [pc, #704]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001026:	2180      	movs	r1, #128	; 0x80
 8001028:	0249      	lsls	r1, r1, #9
 800102a:	430a      	orrs	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	e027      	b.n	8001080 <HAL_RCC_OscConfig+0xd4>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685a      	ldr	r2, [r3, #4]
 8001034:	23a0      	movs	r3, #160	; 0xa0
 8001036:	02db      	lsls	r3, r3, #11
 8001038:	429a      	cmp	r2, r3
 800103a:	d10e      	bne.n	800105a <HAL_RCC_OscConfig+0xae>
 800103c:	4baa      	ldr	r3, [pc, #680]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4ba9      	ldr	r3, [pc, #676]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001042:	2180      	movs	r1, #128	; 0x80
 8001044:	02c9      	lsls	r1, r1, #11
 8001046:	430a      	orrs	r2, r1
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	4ba7      	ldr	r3, [pc, #668]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	4ba6      	ldr	r3, [pc, #664]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001050:	2180      	movs	r1, #128	; 0x80
 8001052:	0249      	lsls	r1, r1, #9
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e012      	b.n	8001080 <HAL_RCC_OscConfig+0xd4>
 800105a:	4ba3      	ldr	r3, [pc, #652]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4ba2      	ldr	r3, [pc, #648]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001060:	49a2      	ldr	r1, [pc, #648]	; (80012ec <HAL_RCC_OscConfig+0x340>)
 8001062:	400a      	ands	r2, r1
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	4ba0      	ldr	r3, [pc, #640]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	025b      	lsls	r3, r3, #9
 800106e:	4013      	ands	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	4b9c      	ldr	r3, [pc, #624]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4b9b      	ldr	r3, [pc, #620]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800107a:	499d      	ldr	r1, [pc, #628]	; (80012f0 <HAL_RCC_OscConfig+0x344>)
 800107c:	400a      	ands	r2, r1
 800107e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d015      	beq.n	80010b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001088:	f7ff fd22 	bl	8000ad0 <HAL_GetTick>
 800108c:	0003      	movs	r3, r0
 800108e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001090:	e009      	b.n	80010a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001092:	f7ff fd1d 	bl	8000ad0 <HAL_GetTick>
 8001096:	0002      	movs	r2, r0
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b64      	cmp	r3, #100	; 0x64
 800109e:	d902      	bls.n	80010a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	f000 fb4c 	bl	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010a6:	4b90      	ldr	r3, [pc, #576]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	2380      	movs	r3, #128	; 0x80
 80010ac:	029b      	lsls	r3, r3, #10
 80010ae:	4013      	ands	r3, r2
 80010b0:	d0ef      	beq.n	8001092 <HAL_RCC_OscConfig+0xe6>
 80010b2:	e015      	b.n	80010e0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fd0c 	bl	8000ad0 <HAL_GetTick>
 80010b8:	0003      	movs	r3, r0
 80010ba:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010be:	f7ff fd07 	bl	8000ad0 <HAL_GetTick>
 80010c2:	0002      	movs	r2, r0
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b64      	cmp	r3, #100	; 0x64
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e336      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010d0:	4b85      	ldr	r3, [pc, #532]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	029b      	lsls	r3, r3, #10
 80010d8:	4013      	ands	r3, r2
 80010da:	d1f0      	bne.n	80010be <HAL_RCC_OscConfig+0x112>
 80010dc:	e000      	b.n	80010e0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2202      	movs	r2, #2
 80010e6:	4013      	ands	r3, r2
 80010e8:	d100      	bne.n	80010ec <HAL_RCC_OscConfig+0x140>
 80010ea:	e099      	b.n	8001220 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f4:	2220      	movs	r2, #32
 80010f6:	4013      	ands	r3, r2
 80010f8:	d009      	beq.n	800110e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80010fa:	4b7b      	ldr	r3, [pc, #492]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b7a      	ldr	r3, [pc, #488]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001100:	2120      	movs	r1, #32
 8001102:	430a      	orrs	r2, r1
 8001104:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	2220      	movs	r2, #32
 800110a:	4393      	bics	r3, r2
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	2b04      	cmp	r3, #4
 8001112:	d005      	beq.n	8001120 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	2b0c      	cmp	r3, #12
 8001118:	d13e      	bne.n	8001198 <HAL_RCC_OscConfig+0x1ec>
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d13b      	bne.n	8001198 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001120:	4b71      	ldr	r3, [pc, #452]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2204      	movs	r2, #4
 8001126:	4013      	ands	r3, r2
 8001128:	d004      	beq.n	8001134 <HAL_RCC_OscConfig+0x188>
 800112a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e304      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001134:	4b6c      	ldr	r3, [pc, #432]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a6e      	ldr	r2, [pc, #440]	; (80012f4 <HAL_RCC_OscConfig+0x348>)
 800113a:	4013      	ands	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	021a      	lsls	r2, r3, #8
 8001144:	4b68      	ldr	r3, [pc, #416]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001146:	430a      	orrs	r2, r1
 8001148:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800114a:	4b67      	ldr	r3, [pc, #412]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2209      	movs	r2, #9
 8001150:	4393      	bics	r3, r2
 8001152:	0019      	movs	r1, r3
 8001154:	4b64      	ldr	r3, [pc, #400]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001158:	430a      	orrs	r2, r1
 800115a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800115c:	f000 fc42 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 8001160:	0001      	movs	r1, r0
 8001162:	4b61      	ldr	r3, [pc, #388]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	220f      	movs	r2, #15
 800116a:	4013      	ands	r3, r2
 800116c:	4a62      	ldr	r2, [pc, #392]	; (80012f8 <HAL_RCC_OscConfig+0x34c>)
 800116e:	5cd3      	ldrb	r3, [r2, r3]
 8001170:	000a      	movs	r2, r1
 8001172:	40da      	lsrs	r2, r3
 8001174:	4b61      	ldr	r3, [pc, #388]	; (80012fc <HAL_RCC_OscConfig+0x350>)
 8001176:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001178:	4b61      	ldr	r3, [pc, #388]	; (8001300 <HAL_RCC_OscConfig+0x354>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2513      	movs	r5, #19
 800117e:	197c      	adds	r4, r7, r5
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff fc5f 	bl	8000a44 <HAL_InitTick>
 8001186:	0003      	movs	r3, r0
 8001188:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800118a:	197b      	adds	r3, r7, r5
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d046      	beq.n	8001220 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001192:	197b      	adds	r3, r7, r5
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	e2d2      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119a:	2b00      	cmp	r3, #0
 800119c:	d027      	beq.n	80011ee <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800119e:	4b52      	ldr	r3, [pc, #328]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2209      	movs	r2, #9
 80011a4:	4393      	bics	r3, r2
 80011a6:	0019      	movs	r1, r3
 80011a8:	4b4f      	ldr	r3, [pc, #316]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011ac:	430a      	orrs	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fc8e 	bl	8000ad0 <HAL_GetTick>
 80011b4:	0003      	movs	r3, r0
 80011b6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ba:	f7ff fc89 	bl	8000ad0 <HAL_GetTick>
 80011be:	0002      	movs	r2, r0
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e2b8      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011cc:	4b46      	ldr	r3, [pc, #280]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2204      	movs	r2, #4
 80011d2:	4013      	ands	r3, r2
 80011d4:	d0f1      	beq.n	80011ba <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	4b44      	ldr	r3, [pc, #272]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	4a46      	ldr	r2, [pc, #280]	; (80012f4 <HAL_RCC_OscConfig+0x348>)
 80011dc:	4013      	ands	r3, r2
 80011de:	0019      	movs	r1, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	021a      	lsls	r2, r3, #8
 80011e6:	4b40      	ldr	r3, [pc, #256]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011e8:	430a      	orrs	r2, r1
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	e018      	b.n	8001220 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ee:	4b3e      	ldr	r3, [pc, #248]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	4b3d      	ldr	r3, [pc, #244]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80011f4:	2101      	movs	r1, #1
 80011f6:	438a      	bics	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc69 	bl	8000ad0 <HAL_GetTick>
 80011fe:	0003      	movs	r3, r0
 8001200:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001202:	e008      	b.n	8001216 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001204:	f7ff fc64 	bl	8000ad0 <HAL_GetTick>
 8001208:	0002      	movs	r2, r0
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e293      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001216:	4b34      	ldr	r3, [pc, #208]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2204      	movs	r2, #4
 800121c:	4013      	ands	r3, r2
 800121e:	d1f1      	bne.n	8001204 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2210      	movs	r2, #16
 8001226:	4013      	ands	r3, r2
 8001228:	d100      	bne.n	800122c <HAL_RCC_OscConfig+0x280>
 800122a:	e0a2      	b.n	8001372 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d140      	bne.n	80012b4 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001232:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4013      	ands	r3, r2
 800123c:	d005      	beq.n	800124a <HAL_RCC_OscConfig+0x29e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e279      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800124a:	4b27      	ldr	r3, [pc, #156]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	4a2d      	ldr	r2, [pc, #180]	; (8001304 <HAL_RCC_OscConfig+0x358>)
 8001250:	4013      	ands	r3, r2
 8001252:	0019      	movs	r1, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001258:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800125a:	430a      	orrs	r2, r1
 800125c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800125e:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	0a19      	lsrs	r1, r3, #8
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a1b      	ldr	r3, [r3, #32]
 800126a:	061a      	lsls	r2, r3, #24
 800126c:	4b1e      	ldr	r3, [pc, #120]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800126e:	430a      	orrs	r2, r1
 8001270:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	0b5b      	lsrs	r3, r3, #13
 8001278:	3301      	adds	r3, #1
 800127a:	2280      	movs	r2, #128	; 0x80
 800127c:	0212      	lsls	r2, r2, #8
 800127e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001280:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	091b      	lsrs	r3, r3, #4
 8001286:	210f      	movs	r1, #15
 8001288:	400b      	ands	r3, r1
 800128a:	491b      	ldr	r1, [pc, #108]	; (80012f8 <HAL_RCC_OscConfig+0x34c>)
 800128c:	5ccb      	ldrb	r3, [r1, r3]
 800128e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <HAL_RCC_OscConfig+0x350>)
 8001292:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001294:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <HAL_RCC_OscConfig+0x354>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2513      	movs	r5, #19
 800129a:	197c      	adds	r4, r7, r5
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff fbd1 	bl	8000a44 <HAL_InitTick>
 80012a2:	0003      	movs	r3, r0
 80012a4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80012a6:	197b      	adds	r3, r7, r5
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d061      	beq.n	8001372 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80012ae:	197b      	adds	r3, r7, r5
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	e244      	b.n	800173e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d040      	beq.n	800133e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012bc:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 80012c2:	2180      	movs	r1, #128	; 0x80
 80012c4:	0049      	lsls	r1, r1, #1
 80012c6:	430a      	orrs	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ca:	f7ff fc01 	bl	8000ad0 <HAL_GetTick>
 80012ce:	0003      	movs	r3, r0
 80012d0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012d2:	e019      	b.n	8001308 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012d4:	f7ff fbfc 	bl	8000ad0 <HAL_GetTick>
 80012d8:	0002      	movs	r2, r0
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d912      	bls.n	8001308 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e22b      	b.n	800173e <HAL_RCC_OscConfig+0x792>
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	40021000 	.word	0x40021000
 80012ec:	fffeffff 	.word	0xfffeffff
 80012f0:	fffbffff 	.word	0xfffbffff
 80012f4:	ffffe0ff 	.word	0xffffe0ff
 80012f8:	080036f0 	.word	0x080036f0
 80012fc:	20000008 	.word	0x20000008
 8001300:	2000000c 	.word	0x2000000c
 8001304:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001308:	4bca      	ldr	r3, [pc, #808]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4013      	ands	r3, r2
 8001312:	d0df      	beq.n	80012d4 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001314:	4bc7      	ldr	r3, [pc, #796]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4ac7      	ldr	r2, [pc, #796]	; (8001638 <HAL_RCC_OscConfig+0x68c>)
 800131a:	4013      	ands	r3, r2
 800131c:	0019      	movs	r1, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001322:	4bc4      	ldr	r3, [pc, #784]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001324:	430a      	orrs	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001328:	4bc2      	ldr	r3, [pc, #776]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	0a19      	lsrs	r1, r3, #8
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	061a      	lsls	r2, r3, #24
 8001336:	4bbf      	ldr	r3, [pc, #764]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001338:	430a      	orrs	r2, r1
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	e019      	b.n	8001372 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800133e:	4bbd      	ldr	r3, [pc, #756]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	4bbc      	ldr	r3, [pc, #752]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001344:	49bd      	ldr	r1, [pc, #756]	; (800163c <HAL_RCC_OscConfig+0x690>)
 8001346:	400a      	ands	r2, r1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134a:	f7ff fbc1 	bl	8000ad0 <HAL_GetTick>
 800134e:	0003      	movs	r3, r0
 8001350:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001354:	f7ff fbbc 	bl	8000ad0 <HAL_GetTick>
 8001358:	0002      	movs	r2, r0
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e1eb      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001366:	4bb3      	ldr	r3, [pc, #716]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	2380      	movs	r3, #128	; 0x80
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4013      	ands	r3, r2
 8001370:	d1f0      	bne.n	8001354 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2208      	movs	r2, #8
 8001378:	4013      	ands	r3, r2
 800137a:	d036      	beq.n	80013ea <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d019      	beq.n	80013b8 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001384:	4bab      	ldr	r3, [pc, #684]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001388:	4baa      	ldr	r3, [pc, #680]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800138a:	2101      	movs	r1, #1
 800138c:	430a      	orrs	r2, r1
 800138e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001390:	f7ff fb9e 	bl	8000ad0 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800139a:	f7ff fb99 	bl	8000ad0 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1c8      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013ac:	4ba1      	ldr	r3, [pc, #644]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80013ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013b0:	2202      	movs	r2, #2
 80013b2:	4013      	ands	r3, r2
 80013b4:	d0f1      	beq.n	800139a <HAL_RCC_OscConfig+0x3ee>
 80013b6:	e018      	b.n	80013ea <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013b8:	4b9e      	ldr	r3, [pc, #632]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80013ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013bc:	4b9d      	ldr	r3, [pc, #628]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80013be:	2101      	movs	r1, #1
 80013c0:	438a      	bics	r2, r1
 80013c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c4:	f7ff fb84 	bl	8000ad0 <HAL_GetTick>
 80013c8:	0003      	movs	r3, r0
 80013ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ce:	f7ff fb7f 	bl	8000ad0 <HAL_GetTick>
 80013d2:	0002      	movs	r2, r0
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e1ae      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013e0:	4b94      	ldr	r3, [pc, #592]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80013e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013e4:	2202      	movs	r2, #2
 80013e6:	4013      	ands	r3, r2
 80013e8:	d1f1      	bne.n	80013ce <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2204      	movs	r2, #4
 80013f0:	4013      	ands	r3, r2
 80013f2:	d100      	bne.n	80013f6 <HAL_RCC_OscConfig+0x44a>
 80013f4:	e0ae      	b.n	8001554 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013f6:	2023      	movs	r0, #35	; 0x23
 80013f8:	183b      	adds	r3, r7, r0
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013fe:	4b8d      	ldr	r3, [pc, #564]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001402:	2380      	movs	r3, #128	; 0x80
 8001404:	055b      	lsls	r3, r3, #21
 8001406:	4013      	ands	r3, r2
 8001408:	d109      	bne.n	800141e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	4b8a      	ldr	r3, [pc, #552]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800140c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800140e:	4b89      	ldr	r3, [pc, #548]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001410:	2180      	movs	r1, #128	; 0x80
 8001412:	0549      	lsls	r1, r1, #21
 8001414:	430a      	orrs	r2, r1
 8001416:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001418:	183b      	adds	r3, r7, r0
 800141a:	2201      	movs	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141e:	4b88      	ldr	r3, [pc, #544]	; (8001640 <HAL_RCC_OscConfig+0x694>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	2380      	movs	r3, #128	; 0x80
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	4013      	ands	r3, r2
 8001428:	d11a      	bne.n	8001460 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800142a:	4b85      	ldr	r3, [pc, #532]	; (8001640 <HAL_RCC_OscConfig+0x694>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4b84      	ldr	r3, [pc, #528]	; (8001640 <HAL_RCC_OscConfig+0x694>)
 8001430:	2180      	movs	r1, #128	; 0x80
 8001432:	0049      	lsls	r1, r1, #1
 8001434:	430a      	orrs	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001438:	f7ff fb4a 	bl	8000ad0 <HAL_GetTick>
 800143c:	0003      	movs	r3, r0
 800143e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001442:	f7ff fb45 	bl	8000ad0 <HAL_GetTick>
 8001446:	0002      	movs	r2, r0
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b64      	cmp	r3, #100	; 0x64
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e174      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001454:	4b7a      	ldr	r3, [pc, #488]	; (8001640 <HAL_RCC_OscConfig+0x694>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4013      	ands	r3, r2
 800145e:	d0f0      	beq.n	8001442 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	2380      	movs	r3, #128	; 0x80
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	429a      	cmp	r2, r3
 800146a:	d107      	bne.n	800147c <HAL_RCC_OscConfig+0x4d0>
 800146c:	4b71      	ldr	r3, [pc, #452]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800146e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001470:	4b70      	ldr	r3, [pc, #448]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	0049      	lsls	r1, r1, #1
 8001476:	430a      	orrs	r2, r1
 8001478:	651a      	str	r2, [r3, #80]	; 0x50
 800147a:	e031      	b.n	80014e0 <HAL_RCC_OscConfig+0x534>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10c      	bne.n	800149e <HAL_RCC_OscConfig+0x4f2>
 8001484:	4b6b      	ldr	r3, [pc, #428]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001486:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001488:	4b6a      	ldr	r3, [pc, #424]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800148a:	496c      	ldr	r1, [pc, #432]	; (800163c <HAL_RCC_OscConfig+0x690>)
 800148c:	400a      	ands	r2, r1
 800148e:	651a      	str	r2, [r3, #80]	; 0x50
 8001490:	4b68      	ldr	r3, [pc, #416]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001492:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001494:	4b67      	ldr	r3, [pc, #412]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001496:	496b      	ldr	r1, [pc, #428]	; (8001644 <HAL_RCC_OscConfig+0x698>)
 8001498:	400a      	ands	r2, r1
 800149a:	651a      	str	r2, [r3, #80]	; 0x50
 800149c:	e020      	b.n	80014e0 <HAL_RCC_OscConfig+0x534>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	23a0      	movs	r3, #160	; 0xa0
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d10e      	bne.n	80014c8 <HAL_RCC_OscConfig+0x51c>
 80014aa:	4b62      	ldr	r3, [pc, #392]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014ae:	4b61      	ldr	r3, [pc, #388]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	00c9      	lsls	r1, r1, #3
 80014b4:	430a      	orrs	r2, r1
 80014b6:	651a      	str	r2, [r3, #80]	; 0x50
 80014b8:	4b5e      	ldr	r3, [pc, #376]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014bc:	4b5d      	ldr	r3, [pc, #372]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014be:	2180      	movs	r1, #128	; 0x80
 80014c0:	0049      	lsls	r1, r1, #1
 80014c2:	430a      	orrs	r2, r1
 80014c4:	651a      	str	r2, [r3, #80]	; 0x50
 80014c6:	e00b      	b.n	80014e0 <HAL_RCC_OscConfig+0x534>
 80014c8:	4b5a      	ldr	r3, [pc, #360]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014cc:	4b59      	ldr	r3, [pc, #356]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014ce:	495b      	ldr	r1, [pc, #364]	; (800163c <HAL_RCC_OscConfig+0x690>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	651a      	str	r2, [r3, #80]	; 0x50
 80014d4:	4b57      	ldr	r3, [pc, #348]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014d8:	4b56      	ldr	r3, [pc, #344]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80014da:	495a      	ldr	r1, [pc, #360]	; (8001644 <HAL_RCC_OscConfig+0x698>)
 80014dc:	400a      	ands	r2, r1
 80014de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d015      	beq.n	8001514 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e8:	f7ff faf2 	bl	8000ad0 <HAL_GetTick>
 80014ec:	0003      	movs	r3, r0
 80014ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014f0:	e009      	b.n	8001506 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f2:	f7ff faed 	bl	8000ad0 <HAL_GetTick>
 80014f6:	0002      	movs	r2, r0
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	4a52      	ldr	r2, [pc, #328]	; (8001648 <HAL_RCC_OscConfig+0x69c>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e11b      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001506:	4b4b      	ldr	r3, [pc, #300]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001508:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800150a:	2380      	movs	r3, #128	; 0x80
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4013      	ands	r3, r2
 8001510:	d0ef      	beq.n	80014f2 <HAL_RCC_OscConfig+0x546>
 8001512:	e014      	b.n	800153e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001514:	f7ff fadc 	bl	8000ad0 <HAL_GetTick>
 8001518:	0003      	movs	r3, r0
 800151a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800151c:	e009      	b.n	8001532 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800151e:	f7ff fad7 	bl	8000ad0 <HAL_GetTick>
 8001522:	0002      	movs	r2, r0
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	4a47      	ldr	r2, [pc, #284]	; (8001648 <HAL_RCC_OscConfig+0x69c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e105      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001532:	4b40      	ldr	r3, [pc, #256]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001534:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001536:	2380      	movs	r3, #128	; 0x80
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4013      	ands	r3, r2
 800153c:	d1ef      	bne.n	800151e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800153e:	2323      	movs	r3, #35	; 0x23
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d105      	bne.n	8001554 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001548:	4b3a      	ldr	r3, [pc, #232]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800154a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800154c:	4b39      	ldr	r3, [pc, #228]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800154e:	493f      	ldr	r1, [pc, #252]	; (800164c <HAL_RCC_OscConfig+0x6a0>)
 8001550:	400a      	ands	r2, r1
 8001552:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2220      	movs	r2, #32
 800155a:	4013      	ands	r3, r2
 800155c:	d049      	beq.n	80015f2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d026      	beq.n	80015b4 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001566:	4b33      	ldr	r3, [pc, #204]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	4b32      	ldr	r3, [pc, #200]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800156c:	2101      	movs	r1, #1
 800156e:	430a      	orrs	r2, r1
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	4b30      	ldr	r3, [pc, #192]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001576:	4b2f      	ldr	r3, [pc, #188]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001578:	2101      	movs	r1, #1
 800157a:	430a      	orrs	r2, r1
 800157c:	635a      	str	r2, [r3, #52]	; 0x34
 800157e:	4b34      	ldr	r3, [pc, #208]	; (8001650 <HAL_RCC_OscConfig+0x6a4>)
 8001580:	6a1a      	ldr	r2, [r3, #32]
 8001582:	4b33      	ldr	r3, [pc, #204]	; (8001650 <HAL_RCC_OscConfig+0x6a4>)
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	0189      	lsls	r1, r1, #6
 8001588:	430a      	orrs	r2, r1
 800158a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158c:	f7ff faa0 	bl	8000ad0 <HAL_GetTick>
 8001590:	0003      	movs	r3, r0
 8001592:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001596:	f7ff fa9b 	bl	8000ad0 <HAL_GetTick>
 800159a:	0002      	movs	r2, r0
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e0ca      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015a8:	4b22      	ldr	r3, [pc, #136]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2202      	movs	r2, #2
 80015ae:	4013      	ands	r3, r2
 80015b0:	d0f1      	beq.n	8001596 <HAL_RCC_OscConfig+0x5ea>
 80015b2:	e01e      	b.n	80015f2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80015b4:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	438a      	bics	r2, r1
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <HAL_RCC_OscConfig+0x6a4>)
 80015c2:	6a1a      	ldr	r2, [r3, #32]
 80015c4:	4b22      	ldr	r3, [pc, #136]	; (8001650 <HAL_RCC_OscConfig+0x6a4>)
 80015c6:	4923      	ldr	r1, [pc, #140]	; (8001654 <HAL_RCC_OscConfig+0x6a8>)
 80015c8:	400a      	ands	r2, r1
 80015ca:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015cc:	f7ff fa80 	bl	8000ad0 <HAL_GetTick>
 80015d0:	0003      	movs	r3, r0
 80015d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015d6:	f7ff fa7b 	bl	8000ad0 <HAL_GetTick>
 80015da:	0002      	movs	r2, r0
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e0aa      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2202      	movs	r2, #2
 80015ee:	4013      	ands	r3, r2
 80015f0:	d1f1      	bne.n	80015d6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d100      	bne.n	80015fc <HAL_RCC_OscConfig+0x650>
 80015fa:	e09f      	b.n	800173c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d100      	bne.n	8001604 <HAL_RCC_OscConfig+0x658>
 8001602:	e078      	b.n	80016f6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001608:	2b02      	cmp	r3, #2
 800160a:	d159      	bne.n	80016c0 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160c:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b08      	ldr	r3, [pc, #32]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001612:	4911      	ldr	r1, [pc, #68]	; (8001658 <HAL_RCC_OscConfig+0x6ac>)
 8001614:	400a      	ands	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fa5a 	bl	8000ad0 <HAL_GetTick>
 800161c:	0003      	movs	r3, r0
 800161e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001620:	e01c      	b.n	800165c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001622:	f7ff fa55 	bl	8000ad0 <HAL_GetTick>
 8001626:	0002      	movs	r2, r0
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d915      	bls.n	800165c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e084      	b.n	800173e <HAL_RCC_OscConfig+0x792>
 8001634:	40021000 	.word	0x40021000
 8001638:	ffff1fff 	.word	0xffff1fff
 800163c:	fffffeff 	.word	0xfffffeff
 8001640:	40007000 	.word	0x40007000
 8001644:	fffffbff 	.word	0xfffffbff
 8001648:	00001388 	.word	0x00001388
 800164c:	efffffff 	.word	0xefffffff
 8001650:	40010000 	.word	0x40010000
 8001654:	ffffdfff 	.word	0xffffdfff
 8001658:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800165c:	4b3a      	ldr	r3, [pc, #232]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	049b      	lsls	r3, r3, #18
 8001664:	4013      	ands	r3, r2
 8001666:	d1dc      	bne.n	8001622 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001668:	4b37      	ldr	r3, [pc, #220]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4a37      	ldr	r2, [pc, #220]	; (800174c <HAL_RCC_OscConfig+0x7a0>)
 800166e:	4013      	ands	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001680:	431a      	orrs	r2, r3
 8001682:	4b31      	ldr	r3, [pc, #196]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 8001684:	430a      	orrs	r2, r1
 8001686:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001688:	4b2f      	ldr	r3, [pc, #188]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b2e      	ldr	r3, [pc, #184]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 800168e:	2180      	movs	r1, #128	; 0x80
 8001690:	0449      	lsls	r1, r1, #17
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001696:	f7ff fa1b 	bl	8000ad0 <HAL_GetTick>
 800169a:	0003      	movs	r3, r0
 800169c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff fa16 	bl	8000ad0 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e045      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016b2:	4b25      	ldr	r3, [pc, #148]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	049b      	lsls	r3, r3, #18
 80016ba:	4013      	ands	r3, r2
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x6f4>
 80016be:	e03d      	b.n	800173c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c0:	4b21      	ldr	r3, [pc, #132]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4b20      	ldr	r3, [pc, #128]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 80016c6:	4922      	ldr	r1, [pc, #136]	; (8001750 <HAL_RCC_OscConfig+0x7a4>)
 80016c8:	400a      	ands	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fa00 	bl	8000ad0 <HAL_GetTick>
 80016d0:	0003      	movs	r3, r0
 80016d2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d6:	f7ff f9fb 	bl	8000ad0 <HAL_GetTick>
 80016da:	0002      	movs	r2, r0
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e02a      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	049b      	lsls	r3, r3, #18
 80016f0:	4013      	ands	r3, r2
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x72a>
 80016f4:	e022      	b.n	800173c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e01d      	b.n	800173e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <HAL_RCC_OscConfig+0x79c>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	025b      	lsls	r3, r3, #9
 800170e:	401a      	ands	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001714:	429a      	cmp	r2, r3
 8001716:	d10f      	bne.n	8001738 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	23f0      	movs	r3, #240	; 0xf0
 800171c:	039b      	lsls	r3, r3, #14
 800171e:	401a      	ands	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001724:	429a      	cmp	r2, r3
 8001726:	d107      	bne.n	8001738 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	23c0      	movs	r3, #192	; 0xc0
 800172c:	041b      	lsls	r3, r3, #16
 800172e:	401a      	ands	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e000      	b.n	800173e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	0018      	movs	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	b00a      	add	sp, #40	; 0x28
 8001744:	bdb0      	pop	{r4, r5, r7, pc}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	40021000 	.word	0x40021000
 800174c:	ff02ffff 	.word	0xff02ffff
 8001750:	feffffff 	.word	0xfeffffff

08001754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001754:	b5b0      	push	{r4, r5, r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e128      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001768:	4b96      	ldr	r3, [pc, #600]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2201      	movs	r2, #1
 800176e:	4013      	ands	r3, r2
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d91e      	bls.n	80017b4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001776:	4b93      	ldr	r3, [pc, #588]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2201      	movs	r2, #1
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	4b90      	ldr	r3, [pc, #576]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001788:	f7ff f9a2 	bl	8000ad0 <HAL_GetTick>
 800178c:	0003      	movs	r3, r0
 800178e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001790:	e009      	b.n	80017a6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001792:	f7ff f99d 	bl	8000ad0 <HAL_GetTick>
 8001796:	0002      	movs	r2, r0
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	4a8a      	ldr	r2, [pc, #552]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e109      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a6:	4b87      	ldr	r3, [pc, #540]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4013      	ands	r3, r2
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d1ee      	bne.n	8001792 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2202      	movs	r2, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d009      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017be:	4b83      	ldr	r3, [pc, #524]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	22f0      	movs	r2, #240	; 0xf0
 80017c4:	4393      	bics	r3, r2
 80017c6:	0019      	movs	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689a      	ldr	r2, [r3, #8]
 80017cc:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 80017ce:	430a      	orrs	r2, r1
 80017d0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2201      	movs	r2, #1
 80017d8:	4013      	ands	r3, r2
 80017da:	d100      	bne.n	80017de <HAL_RCC_ClockConfig+0x8a>
 80017dc:	e089      	b.n	80018f2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d107      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017e6:	4b79      	ldr	r3, [pc, #484]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	029b      	lsls	r3, r3, #10
 80017ee:	4013      	ands	r3, r2
 80017f0:	d120      	bne.n	8001834 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e0e1      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d107      	bne.n	800180e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017fe:	4b73      	ldr	r3, [pc, #460]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	2380      	movs	r3, #128	; 0x80
 8001804:	049b      	lsls	r3, r3, #18
 8001806:	4013      	ands	r3, r2
 8001808:	d114      	bne.n	8001834 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e0d5      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d106      	bne.n	8001824 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001816:	4b6d      	ldr	r3, [pc, #436]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2204      	movs	r2, #4
 800181c:	4013      	ands	r3, r2
 800181e:	d109      	bne.n	8001834 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e0ca      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001824:	4b69      	ldr	r3, [pc, #420]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4013      	ands	r3, r2
 800182e:	d101      	bne.n	8001834 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0c2      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001834:	4b65      	ldr	r3, [pc, #404]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2203      	movs	r2, #3
 800183a:	4393      	bics	r3, r2
 800183c:	0019      	movs	r1, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	4b62      	ldr	r3, [pc, #392]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001844:	430a      	orrs	r2, r1
 8001846:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001848:	f7ff f942 	bl	8000ad0 <HAL_GetTick>
 800184c:	0003      	movs	r3, r0
 800184e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b02      	cmp	r3, #2
 8001856:	d111      	bne.n	800187c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001858:	e009      	b.n	800186e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185a:	f7ff f939 	bl	8000ad0 <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	4a58      	ldr	r2, [pc, #352]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e0a5      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800186e:	4b57      	ldr	r3, [pc, #348]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	220c      	movs	r2, #12
 8001874:	4013      	ands	r3, r2
 8001876:	2b08      	cmp	r3, #8
 8001878:	d1ef      	bne.n	800185a <HAL_RCC_ClockConfig+0x106>
 800187a:	e03a      	b.n	80018f2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b03      	cmp	r3, #3
 8001882:	d111      	bne.n	80018a8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001884:	e009      	b.n	800189a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001886:	f7ff f923 	bl	8000ad0 <HAL_GetTick>
 800188a:	0002      	movs	r2, r0
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	4a4d      	ldr	r2, [pc, #308]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d901      	bls.n	800189a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e08f      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800189a:	4b4c      	ldr	r3, [pc, #304]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	220c      	movs	r2, #12
 80018a0:	4013      	ands	r3, r2
 80018a2:	2b0c      	cmp	r3, #12
 80018a4:	d1ef      	bne.n	8001886 <HAL_RCC_ClockConfig+0x132>
 80018a6:	e024      	b.n	80018f2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d11b      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b0:	e009      	b.n	80018c6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018b2:	f7ff f90d 	bl	8000ad0 <HAL_GetTick>
 80018b6:	0002      	movs	r2, r0
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	4a42      	ldr	r2, [pc, #264]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e079      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018c6:	4b41      	ldr	r3, [pc, #260]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	220c      	movs	r2, #12
 80018cc:	4013      	ands	r3, r2
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d1ef      	bne.n	80018b2 <HAL_RCC_ClockConfig+0x15e>
 80018d2:	e00e      	b.n	80018f2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d4:	f7ff f8fc 	bl	8000ad0 <HAL_GetTick>
 80018d8:	0002      	movs	r2, r0
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	4a3a      	ldr	r2, [pc, #232]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e068      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018e8:	4b38      	ldr	r3, [pc, #224]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	220c      	movs	r2, #12
 80018ee:	4013      	ands	r3, r2
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018f2:	4b34      	ldr	r3, [pc, #208]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2201      	movs	r2, #1
 80018f8:	4013      	ands	r3, r2
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d21e      	bcs.n	800193e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001900:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2201      	movs	r2, #1
 8001906:	4393      	bics	r3, r2
 8001908:	0019      	movs	r1, r3
 800190a:	4b2e      	ldr	r3, [pc, #184]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	430a      	orrs	r2, r1
 8001910:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001912:	f7ff f8dd 	bl	8000ad0 <HAL_GetTick>
 8001916:	0003      	movs	r3, r0
 8001918:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800191a:	e009      	b.n	8001930 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191c:	f7ff f8d8 	bl	8000ad0 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4a28      	ldr	r2, [pc, #160]	; (80019c8 <HAL_RCC_ClockConfig+0x274>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e044      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001930:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <HAL_RCC_ClockConfig+0x270>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2201      	movs	r2, #1
 8001936:	4013      	ands	r3, r2
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d1ee      	bne.n	800191c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2204      	movs	r2, #4
 8001944:	4013      	ands	r3, r2
 8001946:	d009      	beq.n	800195c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001948:	4b20      	ldr	r3, [pc, #128]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	4a20      	ldr	r2, [pc, #128]	; (80019d0 <HAL_RCC_ClockConfig+0x27c>)
 800194e:	4013      	ands	r3, r2
 8001950:	0019      	movs	r1, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	4b1d      	ldr	r3, [pc, #116]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001958:	430a      	orrs	r2, r1
 800195a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2208      	movs	r2, #8
 8001962:	4013      	ands	r3, r2
 8001964:	d00a      	beq.n	800197c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001966:	4b19      	ldr	r3, [pc, #100]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	4a1a      	ldr	r2, [pc, #104]	; (80019d4 <HAL_RCC_ClockConfig+0x280>)
 800196c:	4013      	ands	r3, r2
 800196e:	0019      	movs	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	00da      	lsls	r2, r3, #3
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001978:	430a      	orrs	r2, r1
 800197a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800197c:	f000 f832 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 8001980:	0001      	movs	r1, r0
 8001982:	4b12      	ldr	r3, [pc, #72]	; (80019cc <HAL_RCC_ClockConfig+0x278>)
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	220f      	movs	r2, #15
 800198a:	4013      	ands	r3, r2
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <HAL_RCC_ClockConfig+0x284>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	000a      	movs	r2, r1
 8001992:	40da      	lsrs	r2, r3
 8001994:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_RCC_ClockConfig+0x288>)
 8001996:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <HAL_RCC_ClockConfig+0x28c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	250b      	movs	r5, #11
 800199e:	197c      	adds	r4, r7, r5
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff f84f 	bl	8000a44 <HAL_InitTick>
 80019a6:	0003      	movs	r3, r0
 80019a8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80019aa:	197b      	adds	r3, r7, r5
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80019b2:	197b      	adds	r3, r7, r5
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	e000      	b.n	80019ba <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	0018      	movs	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	b004      	add	sp, #16
 80019c0:	bdb0      	pop	{r4, r5, r7, pc}
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	40022000 	.word	0x40022000
 80019c8:	00001388 	.word	0x00001388
 80019cc:	40021000 	.word	0x40021000
 80019d0:	fffff8ff 	.word	0xfffff8ff
 80019d4:	ffffc7ff 	.word	0xffffc7ff
 80019d8:	080036f0 	.word	0x080036f0
 80019dc:	20000008 	.word	0x20000008
 80019e0:	2000000c 	.word	0x2000000c

080019e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019e4:	b5b0      	push	{r4, r5, r7, lr}
 80019e6:	b08e      	sub	sp, #56	; 0x38
 80019e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80019ea:	4b4c      	ldr	r3, [pc, #304]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x138>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019f2:	230c      	movs	r3, #12
 80019f4:	4013      	ands	r3, r2
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	d014      	beq.n	8001a24 <HAL_RCC_GetSysClockFreq+0x40>
 80019fa:	d900      	bls.n	80019fe <HAL_RCC_GetSysClockFreq+0x1a>
 80019fc:	e07b      	b.n	8001af6 <HAL_RCC_GetSysClockFreq+0x112>
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	d002      	beq.n	8001a08 <HAL_RCC_GetSysClockFreq+0x24>
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d00b      	beq.n	8001a1e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a06:	e076      	b.n	8001af6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a08:	4b44      	ldr	r3, [pc, #272]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x138>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2210      	movs	r2, #16
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d002      	beq.n	8001a18 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001a12:	4b43      	ldr	r3, [pc, #268]	; (8001b20 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a14:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001a16:	e07c      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001a18:	4b42      	ldr	r3, [pc, #264]	; (8001b24 <HAL_RCC_GetSysClockFreq+0x140>)
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a1c:	e079      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a1e:	4b42      	ldr	r3, [pc, #264]	; (8001b28 <HAL_RCC_GetSysClockFreq+0x144>)
 8001a20:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a22:	e076      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a26:	0c9a      	lsrs	r2, r3, #18
 8001a28:	230f      	movs	r3, #15
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	4b3f      	ldr	r3, [pc, #252]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x148>)
 8001a2e:	5c9b      	ldrb	r3, [r3, r2]
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a34:	0d9a      	lsrs	r2, r3, #22
 8001a36:	2303      	movs	r3, #3
 8001a38:	4013      	ands	r3, r2
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3e:	4b37      	ldr	r3, [pc, #220]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x138>)
 8001a40:	68da      	ldr	r2, [r3, #12]
 8001a42:	2380      	movs	r3, #128	; 0x80
 8001a44:	025b      	lsls	r3, r3, #9
 8001a46:	4013      	ands	r3, r2
 8001a48:	d01a      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
 8001a52:	4a35      	ldr	r2, [pc, #212]	; (8001b28 <HAL_RCC_GetSysClockFreq+0x144>)
 8001a54:	2300      	movs	r3, #0
 8001a56:	69b8      	ldr	r0, [r7, #24]
 8001a58:	69f9      	ldr	r1, [r7, #28]
 8001a5a:	f7fe fc13 	bl	8000284 <__aeabi_lmul>
 8001a5e:	0002      	movs	r2, r0
 8001a60:	000b      	movs	r3, r1
 8001a62:	0010      	movs	r0, r2
 8001a64:	0019      	movs	r1, r3
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	f7fe fbe7 	bl	8000244 <__aeabi_uldivmod>
 8001a76:	0002      	movs	r2, r0
 8001a78:	000b      	movs	r3, r1
 8001a7a:	0013      	movs	r3, r2
 8001a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8001a7e:	e037      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a80:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x138>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2210      	movs	r2, #16
 8001a86:	4013      	ands	r3, r2
 8001a88:	d01a      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4a23      	ldr	r2, [pc, #140]	; (8001b20 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a94:	2300      	movs	r3, #0
 8001a96:	68b8      	ldr	r0, [r7, #8]
 8001a98:	68f9      	ldr	r1, [r7, #12]
 8001a9a:	f7fe fbf3 	bl	8000284 <__aeabi_lmul>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	000b      	movs	r3, r1
 8001aa2:	0010      	movs	r0, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f7fe fbc7 	bl	8000244 <__aeabi_uldivmod>
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	000b      	movs	r3, r1
 8001aba:	0013      	movs	r3, r2
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
 8001abe:	e017      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	4a16      	ldr	r2, [pc, #88]	; (8001b24 <HAL_RCC_GetSysClockFreq+0x140>)
 8001aca:	2300      	movs	r3, #0
 8001acc:	f7fe fbda 	bl	8000284 <__aeabi_lmul>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	000b      	movs	r3, r1
 8001ad4:	0010      	movs	r0, r2
 8001ad6:	0019      	movs	r1, r3
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ada:	001c      	movs	r4, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	001d      	movs	r5, r3
 8001ae0:	0022      	movs	r2, r4
 8001ae2:	002b      	movs	r3, r5
 8001ae4:	f7fe fbae 	bl	8000244 <__aeabi_uldivmod>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	000b      	movs	r3, r1
 8001aec:	0013      	movs	r3, r2
 8001aee:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001af4:	e00d      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x138>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	0b5b      	lsrs	r3, r3, #13
 8001afc:	2207      	movs	r2, #7
 8001afe:	4013      	ands	r3, r2
 8001b00:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	3301      	adds	r3, #1
 8001b06:	2280      	movs	r2, #128	; 0x80
 8001b08:	0212      	lsls	r2, r2, #8
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	0013      	movs	r3, r2
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b10:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001b14:	0018      	movs	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b00e      	add	sp, #56	; 0x38
 8001b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	003d0900 	.word	0x003d0900
 8001b24:	00f42400 	.word	0x00f42400
 8001b28:	007a1200 	.word	0x007a1200
 8001b2c:	08003708 	.word	0x08003708

08001b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b34:	4b02      	ldr	r3, [pc, #8]	; (8001b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b36:	681b      	ldr	r3, [r3, #0]
}
 8001b38:	0018      	movs	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	20000008 	.word	0x20000008

08001b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b48:	f7ff fff2 	bl	8001b30 <HAL_RCC_GetHCLKFreq>
 8001b4c:	0001      	movs	r1, r0
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	0a1b      	lsrs	r3, r3, #8
 8001b54:	2207      	movs	r2, #7
 8001b56:	4013      	ands	r3, r2
 8001b58:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b5a:	5cd3      	ldrb	r3, [r2, r3]
 8001b5c:	40d9      	lsrs	r1, r3
 8001b5e:	000b      	movs	r3, r1
}
 8001b60:	0018      	movs	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	08003700 	.word	0x08003700

08001b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b74:	f7ff ffdc 	bl	8001b30 <HAL_RCC_GetHCLKFreq>
 8001b78:	0001      	movs	r1, r0
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	0adb      	lsrs	r3, r3, #11
 8001b80:	2207      	movs	r2, #7
 8001b82:	4013      	ands	r3, r2
 8001b84:	4a04      	ldr	r2, [pc, #16]	; (8001b98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b86:	5cd3      	ldrb	r3, [r2, r3]
 8001b88:	40d9      	lsrs	r1, r3
 8001b8a:	000b      	movs	r3, r1
}
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	40021000 	.word	0x40021000
 8001b98:	08003700 	.word	0x08003700

08001b9c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001ba4:	2317      	movs	r3, #23
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2220      	movs	r2, #32
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d106      	bne.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d100      	bne.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001bc2:	e0d9      	b.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc4:	4ba4      	ldr	r3, [pc, #656]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001bc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	055b      	lsls	r3, r3, #21
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d10a      	bne.n	8001be6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bd0:	4ba1      	ldr	r3, [pc, #644]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001bd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bd4:	4ba0      	ldr	r3, [pc, #640]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	0549      	lsls	r1, r1, #21
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001bde:	2317      	movs	r3, #23
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be6:	4b9d      	ldr	r3, [pc, #628]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	2380      	movs	r3, #128	; 0x80
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d11a      	bne.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bf2:	4b9a      	ldr	r3, [pc, #616]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	4b99      	ldr	r3, [pc, #612]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001bf8:	2180      	movs	r1, #128	; 0x80
 8001bfa:	0049      	lsls	r1, r1, #1
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c00:	f7fe ff66 	bl	8000ad0 <HAL_GetTick>
 8001c04:	0003      	movs	r3, r0
 8001c06:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c08:	e008      	b.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0a:	f7fe ff61 	bl	8000ad0 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b64      	cmp	r3, #100	; 0x64
 8001c16:	d901      	bls.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e118      	b.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	4b8f      	ldr	r3, [pc, #572]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4013      	ands	r3, r2
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001c28:	4b8b      	ldr	r3, [pc, #556]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	23c0      	movs	r3, #192	; 0xc0
 8001c2e:	039b      	lsls	r3, r3, #14
 8001c30:	4013      	ands	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	23c0      	movs	r3, #192	; 0xc0
 8001c3a:	039b      	lsls	r3, r3, #14
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d107      	bne.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	23c0      	movs	r3, #192	; 0xc0
 8001c4a:	039b      	lsls	r3, r3, #14
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d013      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	23c0      	movs	r3, #192	; 0xc0
 8001c5a:	029b      	lsls	r3, r3, #10
 8001c5c:	401a      	ands	r2, r3
 8001c5e:	23c0      	movs	r3, #192	; 0xc0
 8001c60:	029b      	lsls	r3, r3, #10
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d10a      	bne.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001c66:	4b7c      	ldr	r3, [pc, #496]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	2380      	movs	r3, #128	; 0x80
 8001c6c:	029b      	lsls	r3, r3, #10
 8001c6e:	401a      	ands	r2, r3
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	029b      	lsls	r3, r3, #10
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d101      	bne.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e0e8      	b.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001c7c:	4b76      	ldr	r3, [pc, #472]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c80:	23c0      	movs	r3, #192	; 0xc0
 8001c82:	029b      	lsls	r3, r3, #10
 8001c84:	4013      	ands	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d049      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	23c0      	movs	r3, #192	; 0xc0
 8001c94:	029b      	lsls	r3, r3, #10
 8001c96:	4013      	ands	r3, r2
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d004      	beq.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d10d      	bne.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	23c0      	movs	r3, #192	; 0xc0
 8001cae:	029b      	lsls	r3, r3, #10
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d034      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	011b      	lsls	r3, r3, #4
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d02e      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001cc4:	4b64      	ldr	r3, [pc, #400]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cc8:	4a65      	ldr	r2, [pc, #404]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cca:	4013      	ands	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cce:	4b62      	ldr	r3, [pc, #392]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cd2:	4b61      	ldr	r3, [pc, #388]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cd4:	2180      	movs	r1, #128	; 0x80
 8001cd6:	0309      	lsls	r1, r1, #12
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cdc:	4b5e      	ldr	r3, [pc, #376]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ce0:	4b5d      	ldr	r3, [pc, #372]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ce2:	4960      	ldr	r1, [pc, #384]	; (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001ce8:	4b5b      	ldr	r3, [pc, #364]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d014      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf8:	f7fe feea 	bl	8000ad0 <HAL_GetTick>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d00:	e009      	b.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d02:	f7fe fee5 	bl	8000ad0 <HAL_GetTick>
 8001d06:	0002      	movs	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	4a56      	ldr	r2, [pc, #344]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e09b      	b.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d16:	4b50      	ldr	r3, [pc, #320]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d0ef      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	23c0      	movs	r3, #192	; 0xc0
 8001d28:	029b      	lsls	r3, r3, #10
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	23c0      	movs	r3, #192	; 0xc0
 8001d2e:	029b      	lsls	r3, r3, #10
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d10c      	bne.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001d34:	4b48      	ldr	r3, [pc, #288]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a4c      	ldr	r2, [pc, #304]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	0019      	movs	r1, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	23c0      	movs	r3, #192	; 0xc0
 8001d44:	039b      	lsls	r3, r3, #14
 8001d46:	401a      	ands	r2, r3
 8001d48:	4b43      	ldr	r3, [pc, #268]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	4b42      	ldr	r3, [pc, #264]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d50:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	23c0      	movs	r3, #192	; 0xc0
 8001d58:	029b      	lsls	r3, r3, #10
 8001d5a:	401a      	ands	r2, r3
 8001d5c:	4b3e      	ldr	r3, [pc, #248]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d62:	2317      	movs	r3, #23
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d105      	bne.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d6c:	4b3a      	ldr	r3, [pc, #232]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d70:	4b39      	ldr	r3, [pc, #228]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d72:	493f      	ldr	r1, [pc, #252]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001d74:	400a      	ands	r2, r1
 8001d76:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d009      	beq.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d82:	4b35      	ldr	r3, [pc, #212]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d86:	2203      	movs	r2, #3
 8001d88:	4393      	bics	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	4b31      	ldr	r3, [pc, #196]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d92:	430a      	orrs	r2, r1
 8001d94:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d009      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da4:	220c      	movs	r2, #12
 8001da6:	4393      	bics	r3, r2
 8001da8:	0019      	movs	r1, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	691a      	ldr	r2, [r3, #16]
 8001dae:	4b2a      	ldr	r3, [pc, #168]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001db0:	430a      	orrs	r2, r1
 8001db2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2204      	movs	r2, #4
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d009      	beq.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001dbe:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	4a2c      	ldr	r2, [pc, #176]	; (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	695a      	ldr	r2, [r3, #20]
 8001dcc:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2208      	movs	r2, #8
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d009      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de0:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	699a      	ldr	r2, [r3, #24]
 8001dea:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dec:	430a      	orrs	r2, r1
 8001dee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d009      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001dfc:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e00:	4a17      	ldr	r2, [pc, #92]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2240      	movs	r2, #64	; 0x40
 8001e16:	4013      	ands	r3, r2
 8001e18:	d009      	beq.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e1a:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1e:	4a17      	ldr	r2, [pc, #92]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	0019      	movs	r1, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e28:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2280      	movs	r2, #128	; 0x80
 8001e34:	4013      	ands	r3, r2
 8001e36:	d009      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3c:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	0019      	movs	r1, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a1a      	ldr	r2, [r3, #32]
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	0018      	movs	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	b006      	add	sp, #24
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40007000 	.word	0x40007000
 8001e60:	fffcffff 	.word	0xfffcffff
 8001e64:	fff7ffff 	.word	0xfff7ffff
 8001e68:	00001388 	.word	0x00001388
 8001e6c:	ffcfffff 	.word	0xffcfffff
 8001e70:	efffffff 	.word	0xefffffff
 8001e74:	fffff3ff 	.word	0xfffff3ff
 8001e78:	ffffcfff 	.word	0xffffcfff
 8001e7c:	fbffffff 	.word	0xfbffffff
 8001e80:	fff3ffff 	.word	0xfff3ffff

08001e84 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e08e      	b.n	8001fb4 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2221      	movs	r2, #33	; 0x21
 8001e9a:	5c9b      	ldrb	r3, [r3, r2]
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d107      	bne.n	8001eb2 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7fe fccf 	bl	8000850 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2221      	movs	r2, #33	; 0x21
 8001eb6:	2102      	movs	r1, #2
 8001eb8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	22ca      	movs	r2, #202	; 0xca
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2253      	movs	r2, #83	; 0x53
 8001ec8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f000 f89e 	bl	800200e <RTC_EnterInitMode>
 8001ed2:	1e03      	subs	r3, r0, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	22ff      	movs	r2, #255	; 0xff
 8001edc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2221      	movs	r2, #33	; 0x21
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e064      	b.n	8001fb4 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4931      	ldr	r1, [pc, #196]	; (8001fbc <HAL_RTC_Init+0x138>)
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6899      	ldr	r1, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	68d2      	ldr	r2, [r2, #12]
 8001f20:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6919      	ldr	r1, [r3, #16]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	041a      	lsls	r2, r3, #16
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2180      	movs	r1, #128	; 0x80
 8001f42:	438a      	bics	r2, r1
 8001f44:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2103      	movs	r1, #3
 8001f52:	438a      	bics	r2, r1
 8001f54:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	69da      	ldr	r2, [r3, #28]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	431a      	orrs	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2220      	movs	r2, #32
 8001f76:	4013      	ands	r3, r2
 8001f78:	d113      	bne.n	8001fa2 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f000 f81f 	bl	8001fc0 <HAL_RTC_WaitForSynchro>
 8001f82:	1e03      	subs	r3, r0, #0
 8001f84:	d00d      	beq.n	8001fa2 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	22ff      	movs	r2, #255	; 0xff
 8001f8c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2221      	movs	r2, #33	; 0x21
 8001f92:	2104      	movs	r1, #4
 8001f94:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e008      	b.n	8001fb4 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	22ff      	movs	r2, #255	; 0xff
 8001fa8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2221      	movs	r2, #33	; 0x21
 8001fae:	2101      	movs	r1, #1
 8001fb0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
  }
}
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b002      	add	sp, #8
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	ff8fffbf 	.word	0xff8fffbf

08001fc0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68da      	ldr	r2, [r3, #12]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	21a0      	movs	r1, #160	; 0xa0
 8001fd4:	438a      	bics	r2, r1
 8001fd6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8001fd8:	f7fe fd7a 	bl	8000ad0 <HAL_GetTick>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001fe0:	e00a      	b.n	8001ff8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001fe2:	f7fe fd75 	bl	8000ad0 <HAL_GetTick>
 8001fe6:	0002      	movs	r2, r0
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1ad2      	subs	r2, r2, r3
 8001fec:	23fa      	movs	r3, #250	; 0xfa
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e006      	b.n	8002006 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	2220      	movs	r2, #32
 8002000:	4013      	ands	r3, r2
 8002002:	d0ee      	beq.n	8001fe2 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b004      	add	sp, #16
 800200c:	bd80      	pop	{r7, pc}

0800200e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b084      	sub	sp, #16
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	2240      	movs	r2, #64	; 0x40
 800201e:	4013      	ands	r3, r2
 8002020:	d11a      	bne.n	8002058 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2201      	movs	r2, #1
 8002028:	4252      	negs	r2, r2
 800202a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800202c:	f7fe fd50 	bl	8000ad0 <HAL_GetTick>
 8002030:	0003      	movs	r3, r0
 8002032:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002034:	e00a      	b.n	800204c <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002036:	f7fe fd4b 	bl	8000ad0 <HAL_GetTick>
 800203a:	0002      	movs	r2, r0
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1ad2      	subs	r2, r2, r3
 8002040:	23fa      	movs	r3, #250	; 0xfa
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	429a      	cmp	r2, r3
 8002046:	d901      	bls.n	800204c <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e006      	b.n	800205a <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	2240      	movs	r2, #64	; 0x40
 8002054:	4013      	ands	r3, r2
 8002056:	d0ee      	beq.n	8002036 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b004      	add	sp, #16
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e044      	b.n	8002100 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800207a:	2b00      	cmp	r3, #0
 800207c:	d107      	bne.n	800208e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2274      	movs	r2, #116	; 0x74
 8002082:	2100      	movs	r1, #0
 8002084:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	0018      	movs	r0, r3
 800208a:	f7fe fbf9 	bl	8000880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2224      	movs	r2, #36	; 0x24
 8002092:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2101      	movs	r1, #1
 80020a0:	438a      	bics	r2, r1
 80020a2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 f9c6 	bl	8002438 <UART_SetConfig>
 80020ac:	0003      	movs	r3, r0
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d101      	bne.n	80020b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e024      	b.n	8002100 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	0018      	movs	r0, r3
 80020c2:	f000 fc59 	bl	8002978 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	490d      	ldr	r1, [pc, #52]	; (8002108 <HAL_UART_Init+0xa4>)
 80020d2:	400a      	ands	r2, r1
 80020d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	212a      	movs	r1, #42	; 0x2a
 80020e2:	438a      	bics	r2, r1
 80020e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2101      	movs	r1, #1
 80020f2:	430a      	orrs	r2, r1
 80020f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	0018      	movs	r0, r3
 80020fa:	f000 fcf1 	bl	8002ae0 <UART_CheckIdleState>
 80020fe:	0003      	movs	r3, r0
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}
 8002108:	ffffb7ff 	.word	0xffffb7ff

0800210c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	; 0x28
 8002110:	af02      	add	r7, sp, #8
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	603b      	str	r3, [r7, #0]
 8002118:	1dbb      	adds	r3, r7, #6
 800211a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002120:	2b20      	cmp	r3, #32
 8002122:	d000      	beq.n	8002126 <HAL_UART_Transmit+0x1a>
 8002124:	e095      	b.n	8002252 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_UART_Transmit+0x28>
 800212c:	1dbb      	adds	r3, r7, #6
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e08d      	b.n	8002254 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	2380      	movs	r3, #128	; 0x80
 800213e:	015b      	lsls	r3, r3, #5
 8002140:	429a      	cmp	r2, r3
 8002142:	d109      	bne.n	8002158 <HAL_UART_Transmit+0x4c>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d105      	bne.n	8002158 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	2201      	movs	r2, #1
 8002150:	4013      	ands	r3, r2
 8002152:	d001      	beq.n	8002158 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e07d      	b.n	8002254 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2274      	movs	r2, #116	; 0x74
 800215c:	5c9b      	ldrb	r3, [r3, r2]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_UART_Transmit+0x5a>
 8002162:	2302      	movs	r3, #2
 8002164:	e076      	b.n	8002254 <HAL_UART_Transmit+0x148>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2274      	movs	r2, #116	; 0x74
 800216a:	2101      	movs	r1, #1
 800216c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2280      	movs	r2, #128	; 0x80
 8002172:	2100      	movs	r1, #0
 8002174:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2221      	movs	r2, #33	; 0x21
 800217a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800217c:	f7fe fca8 	bl	8000ad0 <HAL_GetTick>
 8002180:	0003      	movs	r3, r0
 8002182:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	1dba      	adds	r2, r7, #6
 8002188:	2150      	movs	r1, #80	; 0x50
 800218a:	8812      	ldrh	r2, [r2, #0]
 800218c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	1dba      	adds	r2, r7, #6
 8002192:	2152      	movs	r1, #82	; 0x52
 8002194:	8812      	ldrh	r2, [r2, #0]
 8002196:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	015b      	lsls	r3, r3, #5
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d108      	bne.n	80021b6 <HAL_UART_Transmit+0xaa>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d104      	bne.n	80021b6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	e003      	b.n	80021be <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2274      	movs	r2, #116	; 0x74
 80021c2:	2100      	movs	r1, #0
 80021c4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80021c6:	e02c      	b.n	8002222 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	0013      	movs	r3, r2
 80021d2:	2200      	movs	r2, #0
 80021d4:	2180      	movs	r1, #128	; 0x80
 80021d6:	f000 fccb 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 80021da:	1e03      	subs	r3, r0, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e038      	b.n	8002254 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	001a      	movs	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	05d2      	lsls	r2, r2, #23
 80021f4:	0dd2      	lsrs	r2, r2, #23
 80021f6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	3302      	adds	r3, #2
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	e007      	b.n	8002210 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3301      	adds	r3, #1
 800220e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2252      	movs	r2, #82	; 0x52
 8002214:	5a9b      	ldrh	r3, [r3, r2]
 8002216:	b29b      	uxth	r3, r3
 8002218:	3b01      	subs	r3, #1
 800221a:	b299      	uxth	r1, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2252      	movs	r2, #82	; 0x52
 8002220:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2252      	movs	r2, #82	; 0x52
 8002226:	5a9b      	ldrh	r3, [r3, r2]
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1cc      	bne.n	80021c8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	0013      	movs	r3, r2
 8002238:	2200      	movs	r2, #0
 800223a:	2140      	movs	r1, #64	; 0x40
 800223c:	f000 fc98 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 8002240:	1e03      	subs	r3, r0, #0
 8002242:	d001      	beq.n	8002248 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e005      	b.n	8002254 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2220      	movs	r2, #32
 800224c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	e000      	b.n	8002254 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002252:	2302      	movs	r3, #2
  }
}
 8002254:	0018      	movs	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	b008      	add	sp, #32
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	; 0x28
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	1dbb      	adds	r3, r7, #6
 800226a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002270:	2b20      	cmp	r3, #32
 8002272:	d000      	beq.n	8002276 <HAL_UART_Receive+0x1a>
 8002274:	e0d9      	b.n	800242a <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_UART_Receive+0x28>
 800227c:	1dbb      	adds	r3, r7, #6
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0d1      	b.n	800242c <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	015b      	lsls	r3, r3, #5
 8002290:	429a      	cmp	r2, r3
 8002292:	d109      	bne.n	80022a8 <HAL_UART_Receive+0x4c>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d105      	bne.n	80022a8 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2201      	movs	r2, #1
 80022a0:	4013      	ands	r3, r2
 80022a2:	d001      	beq.n	80022a8 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e0c1      	b.n	800242c <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2274      	movs	r2, #116	; 0x74
 80022ac:	5c9b      	ldrb	r3, [r3, r2]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d101      	bne.n	80022b6 <HAL_UART_Receive+0x5a>
 80022b2:	2302      	movs	r3, #2
 80022b4:	e0ba      	b.n	800242c <HAL_UART_Receive+0x1d0>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2274      	movs	r2, #116	; 0x74
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2280      	movs	r2, #128	; 0x80
 80022c2:	2100      	movs	r1, #0
 80022c4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2222      	movs	r2, #34	; 0x22
 80022ca:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022d2:	f7fe fbfd 	bl	8000ad0 <HAL_GetTick>
 80022d6:	0003      	movs	r3, r0
 80022d8:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	1dba      	adds	r2, r7, #6
 80022de:	2158      	movs	r1, #88	; 0x58
 80022e0:	8812      	ldrh	r2, [r2, #0]
 80022e2:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	1dba      	adds	r2, r7, #6
 80022e8:	215a      	movs	r1, #90	; 0x5a
 80022ea:	8812      	ldrh	r2, [r2, #0]
 80022ec:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	015b      	lsls	r3, r3, #5
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d10d      	bne.n	8002316 <HAL_UART_Receive+0xba>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d104      	bne.n	800230c <HAL_UART_Receive+0xb0>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	225c      	movs	r2, #92	; 0x5c
 8002306:	494b      	ldr	r1, [pc, #300]	; (8002434 <HAL_UART_Receive+0x1d8>)
 8002308:	5299      	strh	r1, [r3, r2]
 800230a:	e02e      	b.n	800236a <HAL_UART_Receive+0x10e>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	225c      	movs	r2, #92	; 0x5c
 8002310:	21ff      	movs	r1, #255	; 0xff
 8002312:	5299      	strh	r1, [r3, r2]
 8002314:	e029      	b.n	800236a <HAL_UART_Receive+0x10e>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10d      	bne.n	800233a <HAL_UART_Receive+0xde>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d104      	bne.n	8002330 <HAL_UART_Receive+0xd4>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	225c      	movs	r2, #92	; 0x5c
 800232a:	21ff      	movs	r1, #255	; 0xff
 800232c:	5299      	strh	r1, [r3, r2]
 800232e:	e01c      	b.n	800236a <HAL_UART_Receive+0x10e>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	225c      	movs	r2, #92	; 0x5c
 8002334:	217f      	movs	r1, #127	; 0x7f
 8002336:	5299      	strh	r1, [r3, r2]
 8002338:	e017      	b.n	800236a <HAL_UART_Receive+0x10e>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	2380      	movs	r3, #128	; 0x80
 8002340:	055b      	lsls	r3, r3, #21
 8002342:	429a      	cmp	r2, r3
 8002344:	d10d      	bne.n	8002362 <HAL_UART_Receive+0x106>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d104      	bne.n	8002358 <HAL_UART_Receive+0xfc>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	225c      	movs	r2, #92	; 0x5c
 8002352:	217f      	movs	r1, #127	; 0x7f
 8002354:	5299      	strh	r1, [r3, r2]
 8002356:	e008      	b.n	800236a <HAL_UART_Receive+0x10e>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	225c      	movs	r2, #92	; 0x5c
 800235c:	213f      	movs	r1, #63	; 0x3f
 800235e:	5299      	strh	r1, [r3, r2]
 8002360:	e003      	b.n	800236a <HAL_UART_Receive+0x10e>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	225c      	movs	r2, #92	; 0x5c
 8002366:	2100      	movs	r1, #0
 8002368:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800236a:	2312      	movs	r3, #18
 800236c:	18fb      	adds	r3, r7, r3
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	215c      	movs	r1, #92	; 0x5c
 8002372:	5a52      	ldrh	r2, [r2, r1]
 8002374:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	015b      	lsls	r3, r3, #5
 800237e:	429a      	cmp	r2, r3
 8002380:	d108      	bne.n	8002394 <HAL_UART_Receive+0x138>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d104      	bne.n	8002394 <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	61bb      	str	r3, [r7, #24]
 8002392:	e003      	b.n	800239c <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2274      	movs	r2, #116	; 0x74
 80023a0:	2100      	movs	r1, #0
 80023a2:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80023a4:	e036      	b.n	8002414 <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	0013      	movs	r3, r2
 80023b0:	2200      	movs	r2, #0
 80023b2:	2120      	movs	r1, #32
 80023b4:	f000 fbdc 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 80023b8:	1e03      	subs	r3, r0, #0
 80023ba:	d001      	beq.n	80023c0 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e035      	b.n	800242c <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10e      	bne.n	80023e4 <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	2212      	movs	r2, #18
 80023d0:	18ba      	adds	r2, r7, r2
 80023d2:	8812      	ldrh	r2, [r2, #0]
 80023d4:	4013      	ands	r3, r2
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	3302      	adds	r3, #2
 80023e0:	61bb      	str	r3, [r7, #24]
 80023e2:	e00e      	b.n	8002402 <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2212      	movs	r2, #18
 80023ee:	18ba      	adds	r2, r7, r2
 80023f0:	8812      	ldrh	r2, [r2, #0]
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	4013      	ands	r3, r2
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	3301      	adds	r3, #1
 8002400:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	225a      	movs	r2, #90	; 0x5a
 8002406:	5a9b      	ldrh	r3, [r3, r2]
 8002408:	b29b      	uxth	r3, r3
 800240a:	3b01      	subs	r3, #1
 800240c:	b299      	uxth	r1, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	225a      	movs	r2, #90	; 0x5a
 8002412:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	225a      	movs	r2, #90	; 0x5a
 8002418:	5a9b      	ldrh	r3, [r3, r2]
 800241a:	b29b      	uxth	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1c2      	bne.n	80023a6 <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2220      	movs	r2, #32
 8002424:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002426:	2300      	movs	r3, #0
 8002428:	e000      	b.n	800242c <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800242a:	2302      	movs	r3, #2
  }
}
 800242c:	0018      	movs	r0, r3
 800242e:	46bd      	mov	sp, r7
 8002430:	b008      	add	sp, #32
 8002432:	bd80      	pop	{r7, pc}
 8002434:	000001ff 	.word	0x000001ff

08002438 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002438:	b5b0      	push	{r4, r5, r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002440:	231a      	movs	r3, #26
 8002442:	2218      	movs	r2, #24
 8002444:	189b      	adds	r3, r3, r2
 8002446:	19db      	adds	r3, r3, r7
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	431a      	orrs	r2, r3
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	431a      	orrs	r2, r3
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	4313      	orrs	r3, r2
 8002462:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4ac3      	ldr	r2, [pc, #780]	; (8002778 <UART_SetConfig+0x340>)
 800246c:	4013      	ands	r3, r2
 800246e:	0019      	movs	r1, r3
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002476:	430a      	orrs	r2, r1
 8002478:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4abe      	ldr	r2, [pc, #760]	; (800277c <UART_SetConfig+0x344>)
 8002482:	4013      	ands	r3, r2
 8002484:	0019      	movs	r1, r3
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4ab8      	ldr	r2, [pc, #736]	; (8002780 <UART_SetConfig+0x348>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d004      	beq.n	80024ac <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024a8:	4313      	orrs	r3, r2
 80024aa:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	4ab4      	ldr	r2, [pc, #720]	; (8002784 <UART_SetConfig+0x34c>)
 80024b4:	4013      	ands	r3, r2
 80024b6:	0019      	movs	r1, r3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024be:	430a      	orrs	r2, r1
 80024c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4ab0      	ldr	r2, [pc, #704]	; (8002788 <UART_SetConfig+0x350>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d131      	bne.n	8002530 <UART_SetConfig+0xf8>
 80024cc:	4baf      	ldr	r3, [pc, #700]	; (800278c <UART_SetConfig+0x354>)
 80024ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d0:	2203      	movs	r2, #3
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	d01d      	beq.n	8002514 <UART_SetConfig+0xdc>
 80024d8:	d823      	bhi.n	8002522 <UART_SetConfig+0xea>
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d00c      	beq.n	80024f8 <UART_SetConfig+0xc0>
 80024de:	d820      	bhi.n	8002522 <UART_SetConfig+0xea>
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d002      	beq.n	80024ea <UART_SetConfig+0xb2>
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d00e      	beq.n	8002506 <UART_SetConfig+0xce>
 80024e8:	e01b      	b.n	8002522 <UART_SetConfig+0xea>
 80024ea:	231b      	movs	r3, #27
 80024ec:	2218      	movs	r2, #24
 80024ee:	189b      	adds	r3, r3, r2
 80024f0:	19db      	adds	r3, r3, r7
 80024f2:	2201      	movs	r2, #1
 80024f4:	701a      	strb	r2, [r3, #0]
 80024f6:	e0b4      	b.n	8002662 <UART_SetConfig+0x22a>
 80024f8:	231b      	movs	r3, #27
 80024fa:	2218      	movs	r2, #24
 80024fc:	189b      	adds	r3, r3, r2
 80024fe:	19db      	adds	r3, r3, r7
 8002500:	2202      	movs	r2, #2
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e0ad      	b.n	8002662 <UART_SetConfig+0x22a>
 8002506:	231b      	movs	r3, #27
 8002508:	2218      	movs	r2, #24
 800250a:	189b      	adds	r3, r3, r2
 800250c:	19db      	adds	r3, r3, r7
 800250e:	2204      	movs	r2, #4
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e0a6      	b.n	8002662 <UART_SetConfig+0x22a>
 8002514:	231b      	movs	r3, #27
 8002516:	2218      	movs	r2, #24
 8002518:	189b      	adds	r3, r3, r2
 800251a:	19db      	adds	r3, r3, r7
 800251c:	2208      	movs	r2, #8
 800251e:	701a      	strb	r2, [r3, #0]
 8002520:	e09f      	b.n	8002662 <UART_SetConfig+0x22a>
 8002522:	231b      	movs	r3, #27
 8002524:	2218      	movs	r2, #24
 8002526:	189b      	adds	r3, r3, r2
 8002528:	19db      	adds	r3, r3, r7
 800252a:	2210      	movs	r2, #16
 800252c:	701a      	strb	r2, [r3, #0]
 800252e:	e098      	b.n	8002662 <UART_SetConfig+0x22a>
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a96      	ldr	r2, [pc, #600]	; (8002790 <UART_SetConfig+0x358>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d131      	bne.n	800259e <UART_SetConfig+0x166>
 800253a:	4b94      	ldr	r3, [pc, #592]	; (800278c <UART_SetConfig+0x354>)
 800253c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800253e:	220c      	movs	r2, #12
 8002540:	4013      	ands	r3, r2
 8002542:	2b0c      	cmp	r3, #12
 8002544:	d01d      	beq.n	8002582 <UART_SetConfig+0x14a>
 8002546:	d823      	bhi.n	8002590 <UART_SetConfig+0x158>
 8002548:	2b08      	cmp	r3, #8
 800254a:	d00c      	beq.n	8002566 <UART_SetConfig+0x12e>
 800254c:	d820      	bhi.n	8002590 <UART_SetConfig+0x158>
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <UART_SetConfig+0x120>
 8002552:	2b04      	cmp	r3, #4
 8002554:	d00e      	beq.n	8002574 <UART_SetConfig+0x13c>
 8002556:	e01b      	b.n	8002590 <UART_SetConfig+0x158>
 8002558:	231b      	movs	r3, #27
 800255a:	2218      	movs	r2, #24
 800255c:	189b      	adds	r3, r3, r2
 800255e:	19db      	adds	r3, r3, r7
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
 8002564:	e07d      	b.n	8002662 <UART_SetConfig+0x22a>
 8002566:	231b      	movs	r3, #27
 8002568:	2218      	movs	r2, #24
 800256a:	189b      	adds	r3, r3, r2
 800256c:	19db      	adds	r3, r3, r7
 800256e:	2202      	movs	r2, #2
 8002570:	701a      	strb	r2, [r3, #0]
 8002572:	e076      	b.n	8002662 <UART_SetConfig+0x22a>
 8002574:	231b      	movs	r3, #27
 8002576:	2218      	movs	r2, #24
 8002578:	189b      	adds	r3, r3, r2
 800257a:	19db      	adds	r3, r3, r7
 800257c:	2204      	movs	r2, #4
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e06f      	b.n	8002662 <UART_SetConfig+0x22a>
 8002582:	231b      	movs	r3, #27
 8002584:	2218      	movs	r2, #24
 8002586:	189b      	adds	r3, r3, r2
 8002588:	19db      	adds	r3, r3, r7
 800258a:	2208      	movs	r2, #8
 800258c:	701a      	strb	r2, [r3, #0]
 800258e:	e068      	b.n	8002662 <UART_SetConfig+0x22a>
 8002590:	231b      	movs	r3, #27
 8002592:	2218      	movs	r2, #24
 8002594:	189b      	adds	r3, r3, r2
 8002596:	19db      	adds	r3, r3, r7
 8002598:	2210      	movs	r2, #16
 800259a:	701a      	strb	r2, [r3, #0]
 800259c:	e061      	b.n	8002662 <UART_SetConfig+0x22a>
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a7c      	ldr	r2, [pc, #496]	; (8002794 <UART_SetConfig+0x35c>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d106      	bne.n	80025b6 <UART_SetConfig+0x17e>
 80025a8:	231b      	movs	r3, #27
 80025aa:	2218      	movs	r2, #24
 80025ac:	189b      	adds	r3, r3, r2
 80025ae:	19db      	adds	r3, r3, r7
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
 80025b4:	e055      	b.n	8002662 <UART_SetConfig+0x22a>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a77      	ldr	r2, [pc, #476]	; (8002798 <UART_SetConfig+0x360>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d106      	bne.n	80025ce <UART_SetConfig+0x196>
 80025c0:	231b      	movs	r3, #27
 80025c2:	2218      	movs	r2, #24
 80025c4:	189b      	adds	r3, r3, r2
 80025c6:	19db      	adds	r3, r3, r7
 80025c8:	2200      	movs	r2, #0
 80025ca:	701a      	strb	r2, [r3, #0]
 80025cc:	e049      	b.n	8002662 <UART_SetConfig+0x22a>
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a6b      	ldr	r2, [pc, #428]	; (8002780 <UART_SetConfig+0x348>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d13e      	bne.n	8002656 <UART_SetConfig+0x21e>
 80025d8:	4b6c      	ldr	r3, [pc, #432]	; (800278c <UART_SetConfig+0x354>)
 80025da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025dc:	23c0      	movs	r3, #192	; 0xc0
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	4013      	ands	r3, r2
 80025e2:	22c0      	movs	r2, #192	; 0xc0
 80025e4:	0112      	lsls	r2, r2, #4
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d027      	beq.n	800263a <UART_SetConfig+0x202>
 80025ea:	22c0      	movs	r2, #192	; 0xc0
 80025ec:	0112      	lsls	r2, r2, #4
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d82a      	bhi.n	8002648 <UART_SetConfig+0x210>
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	0112      	lsls	r2, r2, #4
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d011      	beq.n	800261e <UART_SetConfig+0x1e6>
 80025fa:	2280      	movs	r2, #128	; 0x80
 80025fc:	0112      	lsls	r2, r2, #4
 80025fe:	4293      	cmp	r3, r2
 8002600:	d822      	bhi.n	8002648 <UART_SetConfig+0x210>
 8002602:	2b00      	cmp	r3, #0
 8002604:	d004      	beq.n	8002610 <UART_SetConfig+0x1d8>
 8002606:	2280      	movs	r2, #128	; 0x80
 8002608:	00d2      	lsls	r2, r2, #3
 800260a:	4293      	cmp	r3, r2
 800260c:	d00e      	beq.n	800262c <UART_SetConfig+0x1f4>
 800260e:	e01b      	b.n	8002648 <UART_SetConfig+0x210>
 8002610:	231b      	movs	r3, #27
 8002612:	2218      	movs	r2, #24
 8002614:	189b      	adds	r3, r3, r2
 8002616:	19db      	adds	r3, r3, r7
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e021      	b.n	8002662 <UART_SetConfig+0x22a>
 800261e:	231b      	movs	r3, #27
 8002620:	2218      	movs	r2, #24
 8002622:	189b      	adds	r3, r3, r2
 8002624:	19db      	adds	r3, r3, r7
 8002626:	2202      	movs	r2, #2
 8002628:	701a      	strb	r2, [r3, #0]
 800262a:	e01a      	b.n	8002662 <UART_SetConfig+0x22a>
 800262c:	231b      	movs	r3, #27
 800262e:	2218      	movs	r2, #24
 8002630:	189b      	adds	r3, r3, r2
 8002632:	19db      	adds	r3, r3, r7
 8002634:	2204      	movs	r2, #4
 8002636:	701a      	strb	r2, [r3, #0]
 8002638:	e013      	b.n	8002662 <UART_SetConfig+0x22a>
 800263a:	231b      	movs	r3, #27
 800263c:	2218      	movs	r2, #24
 800263e:	189b      	adds	r3, r3, r2
 8002640:	19db      	adds	r3, r3, r7
 8002642:	2208      	movs	r2, #8
 8002644:	701a      	strb	r2, [r3, #0]
 8002646:	e00c      	b.n	8002662 <UART_SetConfig+0x22a>
 8002648:	231b      	movs	r3, #27
 800264a:	2218      	movs	r2, #24
 800264c:	189b      	adds	r3, r3, r2
 800264e:	19db      	adds	r3, r3, r7
 8002650:	2210      	movs	r2, #16
 8002652:	701a      	strb	r2, [r3, #0]
 8002654:	e005      	b.n	8002662 <UART_SetConfig+0x22a>
 8002656:	231b      	movs	r3, #27
 8002658:	2218      	movs	r2, #24
 800265a:	189b      	adds	r3, r3, r2
 800265c:	19db      	adds	r3, r3, r7
 800265e:	2210      	movs	r2, #16
 8002660:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a46      	ldr	r2, [pc, #280]	; (8002780 <UART_SetConfig+0x348>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d000      	beq.n	800266e <UART_SetConfig+0x236>
 800266c:	e09a      	b.n	80027a4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800266e:	231b      	movs	r3, #27
 8002670:	2218      	movs	r2, #24
 8002672:	189b      	adds	r3, r3, r2
 8002674:	19db      	adds	r3, r3, r7
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b08      	cmp	r3, #8
 800267a:	d01d      	beq.n	80026b8 <UART_SetConfig+0x280>
 800267c:	dc20      	bgt.n	80026c0 <UART_SetConfig+0x288>
 800267e:	2b04      	cmp	r3, #4
 8002680:	d015      	beq.n	80026ae <UART_SetConfig+0x276>
 8002682:	dc1d      	bgt.n	80026c0 <UART_SetConfig+0x288>
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <UART_SetConfig+0x256>
 8002688:	2b02      	cmp	r3, #2
 800268a:	d005      	beq.n	8002698 <UART_SetConfig+0x260>
 800268c:	e018      	b.n	80026c0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800268e:	f7ff fa59 	bl	8001b44 <HAL_RCC_GetPCLK1Freq>
 8002692:	0003      	movs	r3, r0
 8002694:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002696:	e01c      	b.n	80026d2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002698:	4b3c      	ldr	r3, [pc, #240]	; (800278c <UART_SetConfig+0x354>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2210      	movs	r2, #16
 800269e:	4013      	ands	r3, r2
 80026a0:	d002      	beq.n	80026a8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80026a2:	4b3e      	ldr	r3, [pc, #248]	; (800279c <UART_SetConfig+0x364>)
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80026a6:	e014      	b.n	80026d2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80026a8:	4b3d      	ldr	r3, [pc, #244]	; (80027a0 <UART_SetConfig+0x368>)
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80026ac:	e011      	b.n	80026d2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026ae:	f7ff f999 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 80026b2:	0003      	movs	r3, r0
 80026b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80026b6:	e00c      	b.n	80026d2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	021b      	lsls	r3, r3, #8
 80026bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80026be:	e008      	b.n	80026d2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80026c4:	231a      	movs	r3, #26
 80026c6:	2218      	movs	r2, #24
 80026c8:	189b      	adds	r3, r3, r2
 80026ca:	19db      	adds	r3, r3, r7
 80026cc:	2201      	movs	r2, #1
 80026ce:	701a      	strb	r2, [r3, #0]
        break;
 80026d0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80026d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d100      	bne.n	80026da <UART_SetConfig+0x2a2>
 80026d8:	e134      	b.n	8002944 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	0013      	movs	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	189b      	adds	r3, r3, r2
 80026e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d305      	bcc.n	80026f6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80026f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d906      	bls.n	8002704 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80026f6:	231a      	movs	r3, #26
 80026f8:	2218      	movs	r2, #24
 80026fa:	189b      	adds	r3, r3, r2
 80026fc:	19db      	adds	r3, r3, r7
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	e11f      	b.n	8002944 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002706:	613b      	str	r3, [r7, #16]
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	6939      	ldr	r1, [r7, #16]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	000b      	movs	r3, r1
 8002712:	0e1b      	lsrs	r3, r3, #24
 8002714:	0010      	movs	r0, r2
 8002716:	0205      	lsls	r5, r0, #8
 8002718:	431d      	orrs	r5, r3
 800271a:	000b      	movs	r3, r1
 800271c:	021c      	lsls	r4, r3, #8
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	085b      	lsrs	r3, r3, #1
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68b8      	ldr	r0, [r7, #8]
 800272c:	68f9      	ldr	r1, [r7, #12]
 800272e:	1900      	adds	r0, r0, r4
 8002730:	4169      	adcs	r1, r5
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	2300      	movs	r3, #0
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f7fd fd80 	bl	8000244 <__aeabi_uldivmod>
 8002744:	0002      	movs	r2, r0
 8002746:	000b      	movs	r3, r1
 8002748:	0013      	movs	r3, r2
 800274a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800274c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800274e:	23c0      	movs	r3, #192	; 0xc0
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	429a      	cmp	r2, r3
 8002754:	d309      	bcc.n	800276a <UART_SetConfig+0x332>
 8002756:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	035b      	lsls	r3, r3, #13
 800275c:	429a      	cmp	r2, r3
 800275e:	d204      	bcs.n	800276a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	e0ec      	b.n	8002944 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800276a:	231a      	movs	r3, #26
 800276c:	2218      	movs	r2, #24
 800276e:	189b      	adds	r3, r3, r2
 8002770:	19db      	adds	r3, r3, r7
 8002772:	2201      	movs	r2, #1
 8002774:	701a      	strb	r2, [r3, #0]
 8002776:	e0e5      	b.n	8002944 <UART_SetConfig+0x50c>
 8002778:	efff69f3 	.word	0xefff69f3
 800277c:	ffffcfff 	.word	0xffffcfff
 8002780:	40004800 	.word	0x40004800
 8002784:	fffff4ff 	.word	0xfffff4ff
 8002788:	40013800 	.word	0x40013800
 800278c:	40021000 	.word	0x40021000
 8002790:	40004400 	.word	0x40004400
 8002794:	40004c00 	.word	0x40004c00
 8002798:	40005000 	.word	0x40005000
 800279c:	003d0900 	.word	0x003d0900
 80027a0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	69da      	ldr	r2, [r3, #28]
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d000      	beq.n	80027b2 <UART_SetConfig+0x37a>
 80027b0:	e071      	b.n	8002896 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80027b2:	231b      	movs	r3, #27
 80027b4:	2218      	movs	r2, #24
 80027b6:	189b      	adds	r3, r3, r2
 80027b8:	19db      	adds	r3, r3, r7
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d822      	bhi.n	8002806 <UART_SetConfig+0x3ce>
 80027c0:	009a      	lsls	r2, r3, #2
 80027c2:	4b68      	ldr	r3, [pc, #416]	; (8002964 <UART_SetConfig+0x52c>)
 80027c4:	18d3      	adds	r3, r2, r3
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027ca:	f7ff f9bb 	bl	8001b44 <HAL_RCC_GetPCLK1Freq>
 80027ce:	0003      	movs	r3, r0
 80027d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027d2:	e021      	b.n	8002818 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027d4:	f7ff f9cc 	bl	8001b70 <HAL_RCC_GetPCLK2Freq>
 80027d8:	0003      	movs	r3, r0
 80027da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027dc:	e01c      	b.n	8002818 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027de:	4b62      	ldr	r3, [pc, #392]	; (8002968 <UART_SetConfig+0x530>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2210      	movs	r2, #16
 80027e4:	4013      	ands	r3, r2
 80027e6:	d002      	beq.n	80027ee <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80027e8:	4b60      	ldr	r3, [pc, #384]	; (800296c <UART_SetConfig+0x534>)
 80027ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80027ec:	e014      	b.n	8002818 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80027ee:	4b60      	ldr	r3, [pc, #384]	; (8002970 <UART_SetConfig+0x538>)
 80027f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027f2:	e011      	b.n	8002818 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027f4:	f7ff f8f6 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 80027f8:	0003      	movs	r3, r0
 80027fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027fc:	e00c      	b.n	8002818 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	021b      	lsls	r3, r3, #8
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002804:	e008      	b.n	8002818 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8002806:	2300      	movs	r3, #0
 8002808:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800280a:	231a      	movs	r3, #26
 800280c:	2218      	movs	r2, #24
 800280e:	189b      	adds	r3, r3, r2
 8002810:	19db      	adds	r3, r3, r7
 8002812:	2201      	movs	r2, #1
 8002814:	701a      	strb	r2, [r3, #0]
        break;
 8002816:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281a:	2b00      	cmp	r3, #0
 800281c:	d100      	bne.n	8002820 <UART_SetConfig+0x3e8>
 800281e:	e091      	b.n	8002944 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002822:	005a      	lsls	r2, r3, #1
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	085b      	lsrs	r3, r3, #1
 800282a:	18d2      	adds	r2, r2, r3
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	0019      	movs	r1, r3
 8002832:	0010      	movs	r0, r2
 8002834:	f7fd fc7a 	bl	800012c <__udivsi3>
 8002838:	0003      	movs	r3, r0
 800283a:	b29b      	uxth	r3, r3
 800283c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800283e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002840:	2b0f      	cmp	r3, #15
 8002842:	d921      	bls.n	8002888 <UART_SetConfig+0x450>
 8002844:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	025b      	lsls	r3, r3, #9
 800284a:	429a      	cmp	r2, r3
 800284c:	d21c      	bcs.n	8002888 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800284e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002850:	b29a      	uxth	r2, r3
 8002852:	200e      	movs	r0, #14
 8002854:	2418      	movs	r4, #24
 8002856:	1903      	adds	r3, r0, r4
 8002858:	19db      	adds	r3, r3, r7
 800285a:	210f      	movs	r1, #15
 800285c:	438a      	bics	r2, r1
 800285e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002862:	085b      	lsrs	r3, r3, #1
 8002864:	b29b      	uxth	r3, r3
 8002866:	2207      	movs	r2, #7
 8002868:	4013      	ands	r3, r2
 800286a:	b299      	uxth	r1, r3
 800286c:	1903      	adds	r3, r0, r4
 800286e:	19db      	adds	r3, r3, r7
 8002870:	1902      	adds	r2, r0, r4
 8002872:	19d2      	adds	r2, r2, r7
 8002874:	8812      	ldrh	r2, [r2, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	1902      	adds	r2, r0, r4
 8002880:	19d2      	adds	r2, r2, r7
 8002882:	8812      	ldrh	r2, [r2, #0]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	e05d      	b.n	8002944 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8002888:	231a      	movs	r3, #26
 800288a:	2218      	movs	r2, #24
 800288c:	189b      	adds	r3, r3, r2
 800288e:	19db      	adds	r3, r3, r7
 8002890:	2201      	movs	r2, #1
 8002892:	701a      	strb	r2, [r3, #0]
 8002894:	e056      	b.n	8002944 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002896:	231b      	movs	r3, #27
 8002898:	2218      	movs	r2, #24
 800289a:	189b      	adds	r3, r3, r2
 800289c:	19db      	adds	r3, r3, r7
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d822      	bhi.n	80028ea <UART_SetConfig+0x4b2>
 80028a4:	009a      	lsls	r2, r3, #2
 80028a6:	4b33      	ldr	r3, [pc, #204]	; (8002974 <UART_SetConfig+0x53c>)
 80028a8:	18d3      	adds	r3, r2, r3
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028ae:	f7ff f949 	bl	8001b44 <HAL_RCC_GetPCLK1Freq>
 80028b2:	0003      	movs	r3, r0
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028b6:	e021      	b.n	80028fc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028b8:	f7ff f95a 	bl	8001b70 <HAL_RCC_GetPCLK2Freq>
 80028bc:	0003      	movs	r3, r0
 80028be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028c0:	e01c      	b.n	80028fc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028c2:	4b29      	ldr	r3, [pc, #164]	; (8002968 <UART_SetConfig+0x530>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2210      	movs	r2, #16
 80028c8:	4013      	ands	r3, r2
 80028ca:	d002      	beq.n	80028d2 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80028cc:	4b27      	ldr	r3, [pc, #156]	; (800296c <UART_SetConfig+0x534>)
 80028ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80028d0:	e014      	b.n	80028fc <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 80028d2:	4b27      	ldr	r3, [pc, #156]	; (8002970 <UART_SetConfig+0x538>)
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028d6:	e011      	b.n	80028fc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028d8:	f7ff f884 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 80028dc:	0003      	movs	r3, r0
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028e0:	e00c      	b.n	80028fc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	021b      	lsls	r3, r3, #8
 80028e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028e8:	e008      	b.n	80028fc <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80028ee:	231a      	movs	r3, #26
 80028f0:	2218      	movs	r2, #24
 80028f2:	189b      	adds	r3, r3, r2
 80028f4:	19db      	adds	r3, r3, r7
 80028f6:	2201      	movs	r2, #1
 80028f8:	701a      	strb	r2, [r3, #0]
        break;
 80028fa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80028fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d020      	beq.n	8002944 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	085a      	lsrs	r2, r3, #1
 8002908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800290a:	18d2      	adds	r2, r2, r3
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	0019      	movs	r1, r3
 8002912:	0010      	movs	r0, r2
 8002914:	f7fd fc0a 	bl	800012c <__udivsi3>
 8002918:	0003      	movs	r3, r0
 800291a:	b29b      	uxth	r3, r3
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800291e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002920:	2b0f      	cmp	r3, #15
 8002922:	d909      	bls.n	8002938 <UART_SetConfig+0x500>
 8002924:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	025b      	lsls	r3, r3, #9
 800292a:	429a      	cmp	r2, r3
 800292c:	d204      	bcs.n	8002938 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	e005      	b.n	8002944 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8002938:	231a      	movs	r3, #26
 800293a:	2218      	movs	r2, #24
 800293c:	189b      	adds	r3, r3, r2
 800293e:	19db      	adds	r3, r3, r7
 8002940:	2201      	movs	r2, #1
 8002942:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2200      	movs	r2, #0
 8002948:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	2200      	movs	r2, #0
 800294e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002950:	231a      	movs	r3, #26
 8002952:	2218      	movs	r2, #24
 8002954:	189b      	adds	r3, r3, r2
 8002956:	19db      	adds	r3, r3, r7
 8002958:	781b      	ldrb	r3, [r3, #0]
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b00e      	add	sp, #56	; 0x38
 8002960:	bdb0      	pop	{r4, r5, r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	08003714 	.word	0x08003714
 8002968:	40021000 	.word	0x40021000
 800296c:	003d0900 	.word	0x003d0900
 8002970:	00f42400 	.word	0x00f42400
 8002974:	08003738 	.word	0x08003738

08002978 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	2201      	movs	r2, #1
 8002986:	4013      	ands	r3, r2
 8002988:	d00b      	beq.n	80029a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4a4a      	ldr	r2, [pc, #296]	; (8002abc <UART_AdvFeatureConfig+0x144>)
 8002992:	4013      	ands	r3, r2
 8002994:	0019      	movs	r1, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a6:	2202      	movs	r2, #2
 80029a8:	4013      	ands	r3, r2
 80029aa:	d00b      	beq.n	80029c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4a43      	ldr	r2, [pc, #268]	; (8002ac0 <UART_AdvFeatureConfig+0x148>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	0019      	movs	r1, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	2204      	movs	r2, #4
 80029ca:	4013      	ands	r3, r2
 80029cc:	d00b      	beq.n	80029e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4a3b      	ldr	r2, [pc, #236]	; (8002ac4 <UART_AdvFeatureConfig+0x14c>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ea:	2208      	movs	r2, #8
 80029ec:	4013      	ands	r3, r2
 80029ee:	d00b      	beq.n	8002a08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4a34      	ldr	r2, [pc, #208]	; (8002ac8 <UART_AdvFeatureConfig+0x150>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0c:	2210      	movs	r2, #16
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d00b      	beq.n	8002a2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	4a2c      	ldr	r2, [pc, #176]	; (8002acc <UART_AdvFeatureConfig+0x154>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2e:	2220      	movs	r2, #32
 8002a30:	4013      	ands	r3, r2
 8002a32:	d00b      	beq.n	8002a4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	4a25      	ldr	r2, [pc, #148]	; (8002ad0 <UART_AdvFeatureConfig+0x158>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	0019      	movs	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	2240      	movs	r2, #64	; 0x40
 8002a52:	4013      	ands	r3, r2
 8002a54:	d01d      	beq.n	8002a92 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	4a1d      	ldr	r2, [pc, #116]	; (8002ad4 <UART_AdvFeatureConfig+0x15c>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	035b      	lsls	r3, r3, #13
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d10b      	bne.n	8002a92 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	4a15      	ldr	r2, [pc, #84]	; (8002ad8 <UART_AdvFeatureConfig+0x160>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	0019      	movs	r1, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a96:	2280      	movs	r2, #128	; 0x80
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d00b      	beq.n	8002ab4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4a0e      	ldr	r2, [pc, #56]	; (8002adc <UART_AdvFeatureConfig+0x164>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	0019      	movs	r1, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]
  }
}
 8002ab4:	46c0      	nop			; (mov r8, r8)
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	b002      	add	sp, #8
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	fffdffff 	.word	0xfffdffff
 8002ac0:	fffeffff 	.word	0xfffeffff
 8002ac4:	fffbffff 	.word	0xfffbffff
 8002ac8:	ffff7fff 	.word	0xffff7fff
 8002acc:	ffffefff 	.word	0xffffefff
 8002ad0:	ffffdfff 	.word	0xffffdfff
 8002ad4:	ffefffff 	.word	0xffefffff
 8002ad8:	ff9fffff 	.word	0xff9fffff
 8002adc:	fff7ffff 	.word	0xfff7ffff

08002ae0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af02      	add	r7, sp, #8
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2280      	movs	r2, #128	; 0x80
 8002aec:	2100      	movs	r1, #0
 8002aee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002af0:	f7fd ffee 	bl	8000ad0 <HAL_GetTick>
 8002af4:	0003      	movs	r3, r0
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2208      	movs	r2, #8
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d10c      	bne.n	8002b20 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2280      	movs	r2, #128	; 0x80
 8002b0a:	0391      	lsls	r1, r2, #14
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <UART_CheckIdleState+0x8c>)
 8002b10:	9200      	str	r2, [sp, #0]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f000 f82c 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 8002b18:	1e03      	subs	r3, r0, #0
 8002b1a:	d001      	beq.n	8002b20 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e021      	b.n	8002b64 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2204      	movs	r2, #4
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d10c      	bne.n	8002b48 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2280      	movs	r2, #128	; 0x80
 8002b32:	03d1      	lsls	r1, r2, #15
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <UART_CheckIdleState+0x8c>)
 8002b38:	9200      	str	r2, [sp, #0]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f000 f818 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 8002b40:	1e03      	subs	r3, r0, #0
 8002b42:	d001      	beq.n	8002b48 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e00d      	b.n	8002b64 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2274      	movs	r2, #116	; 0x74
 8002b5e:	2100      	movs	r1, #0
 8002b60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	0018      	movs	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b004      	add	sp, #16
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	01ffffff 	.word	0x01ffffff

08002b70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b094      	sub	sp, #80	; 0x50
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	1dfb      	adds	r3, r7, #7
 8002b7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b80:	e0a3      	b.n	8002cca <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b84:	3301      	adds	r3, #1
 8002b86:	d100      	bne.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x1a>
 8002b88:	e09f      	b.n	8002cca <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8a:	f7fd ffa1 	bl	8000ad0 <HAL_GetTick>
 8002b8e:	0002      	movs	r2, r0
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d302      	bcc.n	8002ba0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d13d      	bne.n	8002c1c <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ba0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ba8:	647b      	str	r3, [r7, #68]	; 0x44
 8002baa:	2301      	movs	r3, #1
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb0:	f383 8810 	msr	PRIMASK, r3
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	494c      	ldr	r1, [pc, #304]	; (8002cf4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002bc2:	400a      	ands	r2, r1
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bc8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bcc:	f383 8810 	msr	PRIMASK, r3
}
 8002bd0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd2:	f3ef 8310 	mrs	r3, PRIMASK
 8002bd6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bda:	643b      	str	r3, [r7, #64]	; 0x40
 8002bdc:	2301      	movs	r3, #1
 8002bde:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be2:	f383 8810 	msr	PRIMASK, r3
}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	438a      	bics	r2, r1
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bfe:	f383 8810 	msr	PRIMASK, r3
}
 8002c02:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2220      	movs	r2, #32
 8002c08:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2274      	movs	r2, #116	; 0x74
 8002c14:	2100      	movs	r1, #0
 8002c16:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e067      	b.n	8002cec <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2204      	movs	r2, #4
 8002c24:	4013      	ands	r3, r2
 8002c26:	d050      	beq.n	8002cca <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	69da      	ldr	r2, [r3, #28]
 8002c2e:	2380      	movs	r3, #128	; 0x80
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	401a      	ands	r2, r3
 8002c34:	2380      	movs	r3, #128	; 0x80
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d146      	bne.n	8002cca <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2280      	movs	r2, #128	; 0x80
 8002c42:	0112      	lsls	r2, r2, #4
 8002c44:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c46:	f3ef 8310 	mrs	r3, PRIMASK
 8002c4a:	613b      	str	r3, [r7, #16]
  return(result);
 8002c4c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c50:	2301      	movs	r3, #1
 8002c52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f383 8810 	msr	PRIMASK, r3
}
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4923      	ldr	r1, [pc, #140]	; (8002cf4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002c68:	400a      	ands	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c6e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	f383 8810 	msr	PRIMASK, r3
}
 8002c76:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c78:	f3ef 8310 	mrs	r3, PRIMASK
 8002c7c:	61fb      	str	r3, [r7, #28]
  return(result);
 8002c7e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c80:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c82:	2301      	movs	r3, #1
 8002c84:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	f383 8810 	msr	PRIMASK, r3
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	438a      	bics	r2, r1
 8002c9c:	609a      	str	r2, [r3, #8]
 8002c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ca0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	f383 8810 	msr	PRIMASK, r3
}
 8002ca8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2220      	movs	r2, #32
 8002cae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2280      	movs	r2, #128	; 0x80
 8002cba:	2120      	movs	r1, #32
 8002cbc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2274      	movs	r2, #116	; 0x74
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e010      	b.n	8002cec <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	425a      	negs	r2, r3
 8002cda:	4153      	adcs	r3, r2
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	001a      	movs	r2, r3
 8002ce0:	1dfb      	adds	r3, r7, #7
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d100      	bne.n	8002cea <UART_WaitOnFlagUntilTimeout+0x17a>
 8002ce8:	e74b      	b.n	8002b82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	0018      	movs	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b014      	add	sp, #80	; 0x50
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	fffffe5f 	.word	0xfffffe5f

08002cf8 <__errno>:
 8002cf8:	4b01      	ldr	r3, [pc, #4]	; (8002d00 <__errno+0x8>)
 8002cfa:	6818      	ldr	r0, [r3, #0]
 8002cfc:	4770      	bx	lr
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	20000014 	.word	0x20000014

08002d04 <__libc_init_array>:
 8002d04:	b570      	push	{r4, r5, r6, lr}
 8002d06:	2600      	movs	r6, #0
 8002d08:	4d0c      	ldr	r5, [pc, #48]	; (8002d3c <__libc_init_array+0x38>)
 8002d0a:	4c0d      	ldr	r4, [pc, #52]	; (8002d40 <__libc_init_array+0x3c>)
 8002d0c:	1b64      	subs	r4, r4, r5
 8002d0e:	10a4      	asrs	r4, r4, #2
 8002d10:	42a6      	cmp	r6, r4
 8002d12:	d109      	bne.n	8002d28 <__libc_init_array+0x24>
 8002d14:	2600      	movs	r6, #0
 8002d16:	f000 fcaf 	bl	8003678 <_init>
 8002d1a:	4d0a      	ldr	r5, [pc, #40]	; (8002d44 <__libc_init_array+0x40>)
 8002d1c:	4c0a      	ldr	r4, [pc, #40]	; (8002d48 <__libc_init_array+0x44>)
 8002d1e:	1b64      	subs	r4, r4, r5
 8002d20:	10a4      	asrs	r4, r4, #2
 8002d22:	42a6      	cmp	r6, r4
 8002d24:	d105      	bne.n	8002d32 <__libc_init_array+0x2e>
 8002d26:	bd70      	pop	{r4, r5, r6, pc}
 8002d28:	00b3      	lsls	r3, r6, #2
 8002d2a:	58eb      	ldr	r3, [r5, r3]
 8002d2c:	4798      	blx	r3
 8002d2e:	3601      	adds	r6, #1
 8002d30:	e7ee      	b.n	8002d10 <__libc_init_array+0xc>
 8002d32:	00b3      	lsls	r3, r6, #2
 8002d34:	58eb      	ldr	r3, [r5, r3]
 8002d36:	4798      	blx	r3
 8002d38:	3601      	adds	r6, #1
 8002d3a:	e7f2      	b.n	8002d22 <__libc_init_array+0x1e>
 8002d3c:	08003798 	.word	0x08003798
 8002d40:	08003798 	.word	0x08003798
 8002d44:	08003798 	.word	0x08003798
 8002d48:	0800379c 	.word	0x0800379c

08002d4c <malloc>:
 8002d4c:	b510      	push	{r4, lr}
 8002d4e:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <malloc+0x10>)
 8002d50:	0001      	movs	r1, r0
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	f000 f882 	bl	8002e5c <_malloc_r>
 8002d58:	bd10      	pop	{r4, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	20000014 	.word	0x20000014

08002d60 <free>:
 8002d60:	b510      	push	{r4, lr}
 8002d62:	4b03      	ldr	r3, [pc, #12]	; (8002d70 <free+0x10>)
 8002d64:	0001      	movs	r1, r0
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	f000 f80c 	bl	8002d84 <_free_r>
 8002d6c:	bd10      	pop	{r4, pc}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	20000014 	.word	0x20000014

08002d74 <memset>:
 8002d74:	0003      	movs	r3, r0
 8002d76:	1882      	adds	r2, r0, r2
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d100      	bne.n	8002d7e <memset+0xa>
 8002d7c:	4770      	bx	lr
 8002d7e:	7019      	strb	r1, [r3, #0]
 8002d80:	3301      	adds	r3, #1
 8002d82:	e7f9      	b.n	8002d78 <memset+0x4>

08002d84 <_free_r>:
 8002d84:	b570      	push	{r4, r5, r6, lr}
 8002d86:	0005      	movs	r5, r0
 8002d88:	2900      	cmp	r1, #0
 8002d8a:	d010      	beq.n	8002dae <_free_r+0x2a>
 8002d8c:	1f0c      	subs	r4, r1, #4
 8002d8e:	6823      	ldr	r3, [r4, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	da00      	bge.n	8002d96 <_free_r+0x12>
 8002d94:	18e4      	adds	r4, r4, r3
 8002d96:	0028      	movs	r0, r5
 8002d98:	f000 f91a 	bl	8002fd0 <__malloc_lock>
 8002d9c:	4a1d      	ldr	r2, [pc, #116]	; (8002e14 <_free_r+0x90>)
 8002d9e:	6813      	ldr	r3, [r2, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d105      	bne.n	8002db0 <_free_r+0x2c>
 8002da4:	6063      	str	r3, [r4, #4]
 8002da6:	6014      	str	r4, [r2, #0]
 8002da8:	0028      	movs	r0, r5
 8002daa:	f000 f919 	bl	8002fe0 <__malloc_unlock>
 8002dae:	bd70      	pop	{r4, r5, r6, pc}
 8002db0:	42a3      	cmp	r3, r4
 8002db2:	d908      	bls.n	8002dc6 <_free_r+0x42>
 8002db4:	6821      	ldr	r1, [r4, #0]
 8002db6:	1860      	adds	r0, r4, r1
 8002db8:	4283      	cmp	r3, r0
 8002dba:	d1f3      	bne.n	8002da4 <_free_r+0x20>
 8002dbc:	6818      	ldr	r0, [r3, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	1841      	adds	r1, r0, r1
 8002dc2:	6021      	str	r1, [r4, #0]
 8002dc4:	e7ee      	b.n	8002da4 <_free_r+0x20>
 8002dc6:	001a      	movs	r2, r3
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <_free_r+0x4e>
 8002dce:	42a3      	cmp	r3, r4
 8002dd0:	d9f9      	bls.n	8002dc6 <_free_r+0x42>
 8002dd2:	6811      	ldr	r1, [r2, #0]
 8002dd4:	1850      	adds	r0, r2, r1
 8002dd6:	42a0      	cmp	r0, r4
 8002dd8:	d10b      	bne.n	8002df2 <_free_r+0x6e>
 8002dda:	6820      	ldr	r0, [r4, #0]
 8002ddc:	1809      	adds	r1, r1, r0
 8002dde:	1850      	adds	r0, r2, r1
 8002de0:	6011      	str	r1, [r2, #0]
 8002de2:	4283      	cmp	r3, r0
 8002de4:	d1e0      	bne.n	8002da8 <_free_r+0x24>
 8002de6:	6818      	ldr	r0, [r3, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	1841      	adds	r1, r0, r1
 8002dec:	6011      	str	r1, [r2, #0]
 8002dee:	6053      	str	r3, [r2, #4]
 8002df0:	e7da      	b.n	8002da8 <_free_r+0x24>
 8002df2:	42a0      	cmp	r0, r4
 8002df4:	d902      	bls.n	8002dfc <_free_r+0x78>
 8002df6:	230c      	movs	r3, #12
 8002df8:	602b      	str	r3, [r5, #0]
 8002dfa:	e7d5      	b.n	8002da8 <_free_r+0x24>
 8002dfc:	6821      	ldr	r1, [r4, #0]
 8002dfe:	1860      	adds	r0, r4, r1
 8002e00:	4283      	cmp	r3, r0
 8002e02:	d103      	bne.n	8002e0c <_free_r+0x88>
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	1841      	adds	r1, r0, r1
 8002e0a:	6021      	str	r1, [r4, #0]
 8002e0c:	6063      	str	r3, [r4, #4]
 8002e0e:	6054      	str	r4, [r2, #4]
 8002e10:	e7ca      	b.n	8002da8 <_free_r+0x24>
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	20000148 	.word	0x20000148

08002e18 <sbrk_aligned>:
 8002e18:	b570      	push	{r4, r5, r6, lr}
 8002e1a:	4e0f      	ldr	r6, [pc, #60]	; (8002e58 <sbrk_aligned+0x40>)
 8002e1c:	000d      	movs	r5, r1
 8002e1e:	6831      	ldr	r1, [r6, #0]
 8002e20:	0004      	movs	r4, r0
 8002e22:	2900      	cmp	r1, #0
 8002e24:	d102      	bne.n	8002e2c <sbrk_aligned+0x14>
 8002e26:	f000 f88f 	bl	8002f48 <_sbrk_r>
 8002e2a:	6030      	str	r0, [r6, #0]
 8002e2c:	0029      	movs	r1, r5
 8002e2e:	0020      	movs	r0, r4
 8002e30:	f000 f88a 	bl	8002f48 <_sbrk_r>
 8002e34:	1c43      	adds	r3, r0, #1
 8002e36:	d00a      	beq.n	8002e4e <sbrk_aligned+0x36>
 8002e38:	2303      	movs	r3, #3
 8002e3a:	1cc5      	adds	r5, r0, #3
 8002e3c:	439d      	bics	r5, r3
 8002e3e:	42a8      	cmp	r0, r5
 8002e40:	d007      	beq.n	8002e52 <sbrk_aligned+0x3a>
 8002e42:	1a29      	subs	r1, r5, r0
 8002e44:	0020      	movs	r0, r4
 8002e46:	f000 f87f 	bl	8002f48 <_sbrk_r>
 8002e4a:	1c43      	adds	r3, r0, #1
 8002e4c:	d101      	bne.n	8002e52 <sbrk_aligned+0x3a>
 8002e4e:	2501      	movs	r5, #1
 8002e50:	426d      	negs	r5, r5
 8002e52:	0028      	movs	r0, r5
 8002e54:	bd70      	pop	{r4, r5, r6, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	2000014c 	.word	0x2000014c

08002e5c <_malloc_r>:
 8002e5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e5e:	2203      	movs	r2, #3
 8002e60:	1ccb      	adds	r3, r1, #3
 8002e62:	4393      	bics	r3, r2
 8002e64:	3308      	adds	r3, #8
 8002e66:	0006      	movs	r6, r0
 8002e68:	001f      	movs	r7, r3
 8002e6a:	2b0c      	cmp	r3, #12
 8002e6c:	d232      	bcs.n	8002ed4 <_malloc_r+0x78>
 8002e6e:	270c      	movs	r7, #12
 8002e70:	42b9      	cmp	r1, r7
 8002e72:	d831      	bhi.n	8002ed8 <_malloc_r+0x7c>
 8002e74:	0030      	movs	r0, r6
 8002e76:	f000 f8ab 	bl	8002fd0 <__malloc_lock>
 8002e7a:	4d32      	ldr	r5, [pc, #200]	; (8002f44 <_malloc_r+0xe8>)
 8002e7c:	682b      	ldr	r3, [r5, #0]
 8002e7e:	001c      	movs	r4, r3
 8002e80:	2c00      	cmp	r4, #0
 8002e82:	d12e      	bne.n	8002ee2 <_malloc_r+0x86>
 8002e84:	0039      	movs	r1, r7
 8002e86:	0030      	movs	r0, r6
 8002e88:	f7ff ffc6 	bl	8002e18 <sbrk_aligned>
 8002e8c:	0004      	movs	r4, r0
 8002e8e:	1c43      	adds	r3, r0, #1
 8002e90:	d11e      	bne.n	8002ed0 <_malloc_r+0x74>
 8002e92:	682c      	ldr	r4, [r5, #0]
 8002e94:	0025      	movs	r5, r4
 8002e96:	2d00      	cmp	r5, #0
 8002e98:	d14a      	bne.n	8002f30 <_malloc_r+0xd4>
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	0029      	movs	r1, r5
 8002e9e:	18e3      	adds	r3, r4, r3
 8002ea0:	0030      	movs	r0, r6
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	f000 f850 	bl	8002f48 <_sbrk_r>
 8002ea8:	9b01      	ldr	r3, [sp, #4]
 8002eaa:	4283      	cmp	r3, r0
 8002eac:	d143      	bne.n	8002f36 <_malloc_r+0xda>
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	3703      	adds	r7, #3
 8002eb2:	1aff      	subs	r7, r7, r3
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	439f      	bics	r7, r3
 8002eb8:	3708      	adds	r7, #8
 8002eba:	2f0c      	cmp	r7, #12
 8002ebc:	d200      	bcs.n	8002ec0 <_malloc_r+0x64>
 8002ebe:	270c      	movs	r7, #12
 8002ec0:	0039      	movs	r1, r7
 8002ec2:	0030      	movs	r0, r6
 8002ec4:	f7ff ffa8 	bl	8002e18 <sbrk_aligned>
 8002ec8:	1c43      	adds	r3, r0, #1
 8002eca:	d034      	beq.n	8002f36 <_malloc_r+0xda>
 8002ecc:	6823      	ldr	r3, [r4, #0]
 8002ece:	19df      	adds	r7, r3, r7
 8002ed0:	6027      	str	r7, [r4, #0]
 8002ed2:	e013      	b.n	8002efc <_malloc_r+0xa0>
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	dacb      	bge.n	8002e70 <_malloc_r+0x14>
 8002ed8:	230c      	movs	r3, #12
 8002eda:	2500      	movs	r5, #0
 8002edc:	6033      	str	r3, [r6, #0]
 8002ede:	0028      	movs	r0, r5
 8002ee0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ee2:	6822      	ldr	r2, [r4, #0]
 8002ee4:	1bd1      	subs	r1, r2, r7
 8002ee6:	d420      	bmi.n	8002f2a <_malloc_r+0xce>
 8002ee8:	290b      	cmp	r1, #11
 8002eea:	d917      	bls.n	8002f1c <_malloc_r+0xc0>
 8002eec:	19e2      	adds	r2, r4, r7
 8002eee:	6027      	str	r7, [r4, #0]
 8002ef0:	42a3      	cmp	r3, r4
 8002ef2:	d111      	bne.n	8002f18 <_malloc_r+0xbc>
 8002ef4:	602a      	str	r2, [r5, #0]
 8002ef6:	6863      	ldr	r3, [r4, #4]
 8002ef8:	6011      	str	r1, [r2, #0]
 8002efa:	6053      	str	r3, [r2, #4]
 8002efc:	0030      	movs	r0, r6
 8002efe:	0025      	movs	r5, r4
 8002f00:	f000 f86e 	bl	8002fe0 <__malloc_unlock>
 8002f04:	2207      	movs	r2, #7
 8002f06:	350b      	adds	r5, #11
 8002f08:	1d23      	adds	r3, r4, #4
 8002f0a:	4395      	bics	r5, r2
 8002f0c:	1aea      	subs	r2, r5, r3
 8002f0e:	429d      	cmp	r5, r3
 8002f10:	d0e5      	beq.n	8002ede <_malloc_r+0x82>
 8002f12:	1b5b      	subs	r3, r3, r5
 8002f14:	50a3      	str	r3, [r4, r2]
 8002f16:	e7e2      	b.n	8002ede <_malloc_r+0x82>
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	e7ec      	b.n	8002ef6 <_malloc_r+0x9a>
 8002f1c:	6862      	ldr	r2, [r4, #4]
 8002f1e:	42a3      	cmp	r3, r4
 8002f20:	d101      	bne.n	8002f26 <_malloc_r+0xca>
 8002f22:	602a      	str	r2, [r5, #0]
 8002f24:	e7ea      	b.n	8002efc <_malloc_r+0xa0>
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	e7e8      	b.n	8002efc <_malloc_r+0xa0>
 8002f2a:	0023      	movs	r3, r4
 8002f2c:	6864      	ldr	r4, [r4, #4]
 8002f2e:	e7a7      	b.n	8002e80 <_malloc_r+0x24>
 8002f30:	002c      	movs	r4, r5
 8002f32:	686d      	ldr	r5, [r5, #4]
 8002f34:	e7af      	b.n	8002e96 <_malloc_r+0x3a>
 8002f36:	230c      	movs	r3, #12
 8002f38:	0030      	movs	r0, r6
 8002f3a:	6033      	str	r3, [r6, #0]
 8002f3c:	f000 f850 	bl	8002fe0 <__malloc_unlock>
 8002f40:	e7cd      	b.n	8002ede <_malloc_r+0x82>
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	20000148 	.word	0x20000148

08002f48 <_sbrk_r>:
 8002f48:	2300      	movs	r3, #0
 8002f4a:	b570      	push	{r4, r5, r6, lr}
 8002f4c:	4d06      	ldr	r5, [pc, #24]	; (8002f68 <_sbrk_r+0x20>)
 8002f4e:	0004      	movs	r4, r0
 8002f50:	0008      	movs	r0, r1
 8002f52:	602b      	str	r3, [r5, #0]
 8002f54:	f7fd fcf0 	bl	8000938 <_sbrk>
 8002f58:	1c43      	adds	r3, r0, #1
 8002f5a:	d103      	bne.n	8002f64 <_sbrk_r+0x1c>
 8002f5c:	682b      	ldr	r3, [r5, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d000      	beq.n	8002f64 <_sbrk_r+0x1c>
 8002f62:	6023      	str	r3, [r4, #0]
 8002f64:	bd70      	pop	{r4, r5, r6, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	20000150 	.word	0x20000150

08002f6c <siprintf>:
 8002f6c:	b40e      	push	{r1, r2, r3}
 8002f6e:	b500      	push	{lr}
 8002f70:	490b      	ldr	r1, [pc, #44]	; (8002fa0 <siprintf+0x34>)
 8002f72:	b09c      	sub	sp, #112	; 0x70
 8002f74:	ab1d      	add	r3, sp, #116	; 0x74
 8002f76:	9002      	str	r0, [sp, #8]
 8002f78:	9006      	str	r0, [sp, #24]
 8002f7a:	9107      	str	r1, [sp, #28]
 8002f7c:	9104      	str	r1, [sp, #16]
 8002f7e:	4809      	ldr	r0, [pc, #36]	; (8002fa4 <siprintf+0x38>)
 8002f80:	4909      	ldr	r1, [pc, #36]	; (8002fa8 <siprintf+0x3c>)
 8002f82:	cb04      	ldmia	r3!, {r2}
 8002f84:	9105      	str	r1, [sp, #20]
 8002f86:	6800      	ldr	r0, [r0, #0]
 8002f88:	a902      	add	r1, sp, #8
 8002f8a:	9301      	str	r3, [sp, #4]
 8002f8c:	f000 f892 	bl	80030b4 <_svfiprintf_r>
 8002f90:	2300      	movs	r3, #0
 8002f92:	9a02      	ldr	r2, [sp, #8]
 8002f94:	7013      	strb	r3, [r2, #0]
 8002f96:	b01c      	add	sp, #112	; 0x70
 8002f98:	bc08      	pop	{r3}
 8002f9a:	b003      	add	sp, #12
 8002f9c:	4718      	bx	r3
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	7fffffff 	.word	0x7fffffff
 8002fa4:	20000014 	.word	0x20000014
 8002fa8:	ffff0208 	.word	0xffff0208

08002fac <strncmp>:
 8002fac:	b530      	push	{r4, r5, lr}
 8002fae:	0005      	movs	r5, r0
 8002fb0:	1e10      	subs	r0, r2, #0
 8002fb2:	d008      	beq.n	8002fc6 <strncmp+0x1a>
 8002fb4:	2400      	movs	r4, #0
 8002fb6:	3a01      	subs	r2, #1
 8002fb8:	5d2b      	ldrb	r3, [r5, r4]
 8002fba:	5d08      	ldrb	r0, [r1, r4]
 8002fbc:	4283      	cmp	r3, r0
 8002fbe:	d101      	bne.n	8002fc4 <strncmp+0x18>
 8002fc0:	4294      	cmp	r4, r2
 8002fc2:	d101      	bne.n	8002fc8 <strncmp+0x1c>
 8002fc4:	1a18      	subs	r0, r3, r0
 8002fc6:	bd30      	pop	{r4, r5, pc}
 8002fc8:	3401      	adds	r4, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f4      	bne.n	8002fb8 <strncmp+0xc>
 8002fce:	e7f9      	b.n	8002fc4 <strncmp+0x18>

08002fd0 <__malloc_lock>:
 8002fd0:	b510      	push	{r4, lr}
 8002fd2:	4802      	ldr	r0, [pc, #8]	; (8002fdc <__malloc_lock+0xc>)
 8002fd4:	f000 faf0 	bl	80035b8 <__retarget_lock_acquire_recursive>
 8002fd8:	bd10      	pop	{r4, pc}
 8002fda:	46c0      	nop			; (mov r8, r8)
 8002fdc:	20000154 	.word	0x20000154

08002fe0 <__malloc_unlock>:
 8002fe0:	b510      	push	{r4, lr}
 8002fe2:	4802      	ldr	r0, [pc, #8]	; (8002fec <__malloc_unlock+0xc>)
 8002fe4:	f000 fae9 	bl	80035ba <__retarget_lock_release_recursive>
 8002fe8:	bd10      	pop	{r4, pc}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	20000154 	.word	0x20000154

08002ff0 <__ssputs_r>:
 8002ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff2:	688e      	ldr	r6, [r1, #8]
 8002ff4:	b085      	sub	sp, #20
 8002ff6:	0007      	movs	r7, r0
 8002ff8:	000c      	movs	r4, r1
 8002ffa:	9203      	str	r2, [sp, #12]
 8002ffc:	9301      	str	r3, [sp, #4]
 8002ffe:	429e      	cmp	r6, r3
 8003000:	d83c      	bhi.n	800307c <__ssputs_r+0x8c>
 8003002:	2390      	movs	r3, #144	; 0x90
 8003004:	898a      	ldrh	r2, [r1, #12]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	421a      	tst	r2, r3
 800300a:	d034      	beq.n	8003076 <__ssputs_r+0x86>
 800300c:	6909      	ldr	r1, [r1, #16]
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	6960      	ldr	r0, [r4, #20]
 8003012:	1a5b      	subs	r3, r3, r1
 8003014:	9302      	str	r3, [sp, #8]
 8003016:	2303      	movs	r3, #3
 8003018:	4343      	muls	r3, r0
 800301a:	0fdd      	lsrs	r5, r3, #31
 800301c:	18ed      	adds	r5, r5, r3
 800301e:	9b01      	ldr	r3, [sp, #4]
 8003020:	9802      	ldr	r0, [sp, #8]
 8003022:	3301      	adds	r3, #1
 8003024:	181b      	adds	r3, r3, r0
 8003026:	106d      	asrs	r5, r5, #1
 8003028:	42ab      	cmp	r3, r5
 800302a:	d900      	bls.n	800302e <__ssputs_r+0x3e>
 800302c:	001d      	movs	r5, r3
 800302e:	0553      	lsls	r3, r2, #21
 8003030:	d532      	bpl.n	8003098 <__ssputs_r+0xa8>
 8003032:	0029      	movs	r1, r5
 8003034:	0038      	movs	r0, r7
 8003036:	f7ff ff11 	bl	8002e5c <_malloc_r>
 800303a:	1e06      	subs	r6, r0, #0
 800303c:	d109      	bne.n	8003052 <__ssputs_r+0x62>
 800303e:	230c      	movs	r3, #12
 8003040:	603b      	str	r3, [r7, #0]
 8003042:	2340      	movs	r3, #64	; 0x40
 8003044:	2001      	movs	r0, #1
 8003046:	89a2      	ldrh	r2, [r4, #12]
 8003048:	4240      	negs	r0, r0
 800304a:	4313      	orrs	r3, r2
 800304c:	81a3      	strh	r3, [r4, #12]
 800304e:	b005      	add	sp, #20
 8003050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003052:	9a02      	ldr	r2, [sp, #8]
 8003054:	6921      	ldr	r1, [r4, #16]
 8003056:	f000 fabc 	bl	80035d2 <memcpy>
 800305a:	89a3      	ldrh	r3, [r4, #12]
 800305c:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <__ssputs_r+0xc0>)
 800305e:	401a      	ands	r2, r3
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	4313      	orrs	r3, r2
 8003064:	81a3      	strh	r3, [r4, #12]
 8003066:	9b02      	ldr	r3, [sp, #8]
 8003068:	6126      	str	r6, [r4, #16]
 800306a:	18f6      	adds	r6, r6, r3
 800306c:	6026      	str	r6, [r4, #0]
 800306e:	6165      	str	r5, [r4, #20]
 8003070:	9e01      	ldr	r6, [sp, #4]
 8003072:	1aed      	subs	r5, r5, r3
 8003074:	60a5      	str	r5, [r4, #8]
 8003076:	9b01      	ldr	r3, [sp, #4]
 8003078:	429e      	cmp	r6, r3
 800307a:	d900      	bls.n	800307e <__ssputs_r+0x8e>
 800307c:	9e01      	ldr	r6, [sp, #4]
 800307e:	0032      	movs	r2, r6
 8003080:	9903      	ldr	r1, [sp, #12]
 8003082:	6820      	ldr	r0, [r4, #0]
 8003084:	f000 faae 	bl	80035e4 <memmove>
 8003088:	68a3      	ldr	r3, [r4, #8]
 800308a:	2000      	movs	r0, #0
 800308c:	1b9b      	subs	r3, r3, r6
 800308e:	60a3      	str	r3, [r4, #8]
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	199e      	adds	r6, r3, r6
 8003094:	6026      	str	r6, [r4, #0]
 8003096:	e7da      	b.n	800304e <__ssputs_r+0x5e>
 8003098:	002a      	movs	r2, r5
 800309a:	0038      	movs	r0, r7
 800309c:	f000 fab5 	bl	800360a <_realloc_r>
 80030a0:	1e06      	subs	r6, r0, #0
 80030a2:	d1e0      	bne.n	8003066 <__ssputs_r+0x76>
 80030a4:	0038      	movs	r0, r7
 80030a6:	6921      	ldr	r1, [r4, #16]
 80030a8:	f7ff fe6c 	bl	8002d84 <_free_r>
 80030ac:	e7c7      	b.n	800303e <__ssputs_r+0x4e>
 80030ae:	46c0      	nop			; (mov r8, r8)
 80030b0:	fffffb7f 	.word	0xfffffb7f

080030b4 <_svfiprintf_r>:
 80030b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b6:	b0a1      	sub	sp, #132	; 0x84
 80030b8:	9003      	str	r0, [sp, #12]
 80030ba:	001d      	movs	r5, r3
 80030bc:	898b      	ldrh	r3, [r1, #12]
 80030be:	000f      	movs	r7, r1
 80030c0:	0016      	movs	r6, r2
 80030c2:	061b      	lsls	r3, r3, #24
 80030c4:	d511      	bpl.n	80030ea <_svfiprintf_r+0x36>
 80030c6:	690b      	ldr	r3, [r1, #16]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10e      	bne.n	80030ea <_svfiprintf_r+0x36>
 80030cc:	2140      	movs	r1, #64	; 0x40
 80030ce:	f7ff fec5 	bl	8002e5c <_malloc_r>
 80030d2:	6038      	str	r0, [r7, #0]
 80030d4:	6138      	str	r0, [r7, #16]
 80030d6:	2800      	cmp	r0, #0
 80030d8:	d105      	bne.n	80030e6 <_svfiprintf_r+0x32>
 80030da:	230c      	movs	r3, #12
 80030dc:	9a03      	ldr	r2, [sp, #12]
 80030de:	3801      	subs	r0, #1
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	b021      	add	sp, #132	; 0x84
 80030e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030e6:	2340      	movs	r3, #64	; 0x40
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	2300      	movs	r3, #0
 80030ec:	ac08      	add	r4, sp, #32
 80030ee:	6163      	str	r3, [r4, #20]
 80030f0:	3320      	adds	r3, #32
 80030f2:	7663      	strb	r3, [r4, #25]
 80030f4:	3310      	adds	r3, #16
 80030f6:	76a3      	strb	r3, [r4, #26]
 80030f8:	9507      	str	r5, [sp, #28]
 80030fa:	0035      	movs	r5, r6
 80030fc:	782b      	ldrb	r3, [r5, #0]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <_svfiprintf_r+0x52>
 8003102:	2b25      	cmp	r3, #37	; 0x25
 8003104:	d147      	bne.n	8003196 <_svfiprintf_r+0xe2>
 8003106:	1bab      	subs	r3, r5, r6
 8003108:	9305      	str	r3, [sp, #20]
 800310a:	42b5      	cmp	r5, r6
 800310c:	d00c      	beq.n	8003128 <_svfiprintf_r+0x74>
 800310e:	0032      	movs	r2, r6
 8003110:	0039      	movs	r1, r7
 8003112:	9803      	ldr	r0, [sp, #12]
 8003114:	f7ff ff6c 	bl	8002ff0 <__ssputs_r>
 8003118:	1c43      	adds	r3, r0, #1
 800311a:	d100      	bne.n	800311e <_svfiprintf_r+0x6a>
 800311c:	e0ae      	b.n	800327c <_svfiprintf_r+0x1c8>
 800311e:	6962      	ldr	r2, [r4, #20]
 8003120:	9b05      	ldr	r3, [sp, #20]
 8003122:	4694      	mov	ip, r2
 8003124:	4463      	add	r3, ip
 8003126:	6163      	str	r3, [r4, #20]
 8003128:	782b      	ldrb	r3, [r5, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d100      	bne.n	8003130 <_svfiprintf_r+0x7c>
 800312e:	e0a5      	b.n	800327c <_svfiprintf_r+0x1c8>
 8003130:	2201      	movs	r2, #1
 8003132:	2300      	movs	r3, #0
 8003134:	4252      	negs	r2, r2
 8003136:	6062      	str	r2, [r4, #4]
 8003138:	a904      	add	r1, sp, #16
 800313a:	3254      	adds	r2, #84	; 0x54
 800313c:	1852      	adds	r2, r2, r1
 800313e:	1c6e      	adds	r6, r5, #1
 8003140:	6023      	str	r3, [r4, #0]
 8003142:	60e3      	str	r3, [r4, #12]
 8003144:	60a3      	str	r3, [r4, #8]
 8003146:	7013      	strb	r3, [r2, #0]
 8003148:	65a3      	str	r3, [r4, #88]	; 0x58
 800314a:	2205      	movs	r2, #5
 800314c:	7831      	ldrb	r1, [r6, #0]
 800314e:	4854      	ldr	r0, [pc, #336]	; (80032a0 <_svfiprintf_r+0x1ec>)
 8003150:	f000 fa34 	bl	80035bc <memchr>
 8003154:	1c75      	adds	r5, r6, #1
 8003156:	2800      	cmp	r0, #0
 8003158:	d11f      	bne.n	800319a <_svfiprintf_r+0xe6>
 800315a:	6822      	ldr	r2, [r4, #0]
 800315c:	06d3      	lsls	r3, r2, #27
 800315e:	d504      	bpl.n	800316a <_svfiprintf_r+0xb6>
 8003160:	2353      	movs	r3, #83	; 0x53
 8003162:	a904      	add	r1, sp, #16
 8003164:	185b      	adds	r3, r3, r1
 8003166:	2120      	movs	r1, #32
 8003168:	7019      	strb	r1, [r3, #0]
 800316a:	0713      	lsls	r3, r2, #28
 800316c:	d504      	bpl.n	8003178 <_svfiprintf_r+0xc4>
 800316e:	2353      	movs	r3, #83	; 0x53
 8003170:	a904      	add	r1, sp, #16
 8003172:	185b      	adds	r3, r3, r1
 8003174:	212b      	movs	r1, #43	; 0x2b
 8003176:	7019      	strb	r1, [r3, #0]
 8003178:	7833      	ldrb	r3, [r6, #0]
 800317a:	2b2a      	cmp	r3, #42	; 0x2a
 800317c:	d016      	beq.n	80031ac <_svfiprintf_r+0xf8>
 800317e:	0035      	movs	r5, r6
 8003180:	2100      	movs	r1, #0
 8003182:	200a      	movs	r0, #10
 8003184:	68e3      	ldr	r3, [r4, #12]
 8003186:	782a      	ldrb	r2, [r5, #0]
 8003188:	1c6e      	adds	r6, r5, #1
 800318a:	3a30      	subs	r2, #48	; 0x30
 800318c:	2a09      	cmp	r2, #9
 800318e:	d94e      	bls.n	800322e <_svfiprintf_r+0x17a>
 8003190:	2900      	cmp	r1, #0
 8003192:	d111      	bne.n	80031b8 <_svfiprintf_r+0x104>
 8003194:	e017      	b.n	80031c6 <_svfiprintf_r+0x112>
 8003196:	3501      	adds	r5, #1
 8003198:	e7b0      	b.n	80030fc <_svfiprintf_r+0x48>
 800319a:	4b41      	ldr	r3, [pc, #260]	; (80032a0 <_svfiprintf_r+0x1ec>)
 800319c:	6822      	ldr	r2, [r4, #0]
 800319e:	1ac0      	subs	r0, r0, r3
 80031a0:	2301      	movs	r3, #1
 80031a2:	4083      	lsls	r3, r0
 80031a4:	4313      	orrs	r3, r2
 80031a6:	002e      	movs	r6, r5
 80031a8:	6023      	str	r3, [r4, #0]
 80031aa:	e7ce      	b.n	800314a <_svfiprintf_r+0x96>
 80031ac:	9b07      	ldr	r3, [sp, #28]
 80031ae:	1d19      	adds	r1, r3, #4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	9107      	str	r1, [sp, #28]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	db01      	blt.n	80031bc <_svfiprintf_r+0x108>
 80031b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80031ba:	e004      	b.n	80031c6 <_svfiprintf_r+0x112>
 80031bc:	425b      	negs	r3, r3
 80031be:	60e3      	str	r3, [r4, #12]
 80031c0:	2302      	movs	r3, #2
 80031c2:	4313      	orrs	r3, r2
 80031c4:	6023      	str	r3, [r4, #0]
 80031c6:	782b      	ldrb	r3, [r5, #0]
 80031c8:	2b2e      	cmp	r3, #46	; 0x2e
 80031ca:	d10a      	bne.n	80031e2 <_svfiprintf_r+0x12e>
 80031cc:	786b      	ldrb	r3, [r5, #1]
 80031ce:	2b2a      	cmp	r3, #42	; 0x2a
 80031d0:	d135      	bne.n	800323e <_svfiprintf_r+0x18a>
 80031d2:	9b07      	ldr	r3, [sp, #28]
 80031d4:	3502      	adds	r5, #2
 80031d6:	1d1a      	adds	r2, r3, #4
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	9207      	str	r2, [sp, #28]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	db2b      	blt.n	8003238 <_svfiprintf_r+0x184>
 80031e0:	9309      	str	r3, [sp, #36]	; 0x24
 80031e2:	4e30      	ldr	r6, [pc, #192]	; (80032a4 <_svfiprintf_r+0x1f0>)
 80031e4:	2203      	movs	r2, #3
 80031e6:	0030      	movs	r0, r6
 80031e8:	7829      	ldrb	r1, [r5, #0]
 80031ea:	f000 f9e7 	bl	80035bc <memchr>
 80031ee:	2800      	cmp	r0, #0
 80031f0:	d006      	beq.n	8003200 <_svfiprintf_r+0x14c>
 80031f2:	2340      	movs	r3, #64	; 0x40
 80031f4:	1b80      	subs	r0, r0, r6
 80031f6:	4083      	lsls	r3, r0
 80031f8:	6822      	ldr	r2, [r4, #0]
 80031fa:	3501      	adds	r5, #1
 80031fc:	4313      	orrs	r3, r2
 80031fe:	6023      	str	r3, [r4, #0]
 8003200:	7829      	ldrb	r1, [r5, #0]
 8003202:	2206      	movs	r2, #6
 8003204:	4828      	ldr	r0, [pc, #160]	; (80032a8 <_svfiprintf_r+0x1f4>)
 8003206:	1c6e      	adds	r6, r5, #1
 8003208:	7621      	strb	r1, [r4, #24]
 800320a:	f000 f9d7 	bl	80035bc <memchr>
 800320e:	2800      	cmp	r0, #0
 8003210:	d03c      	beq.n	800328c <_svfiprintf_r+0x1d8>
 8003212:	4b26      	ldr	r3, [pc, #152]	; (80032ac <_svfiprintf_r+0x1f8>)
 8003214:	2b00      	cmp	r3, #0
 8003216:	d125      	bne.n	8003264 <_svfiprintf_r+0x1b0>
 8003218:	2207      	movs	r2, #7
 800321a:	9b07      	ldr	r3, [sp, #28]
 800321c:	3307      	adds	r3, #7
 800321e:	4393      	bics	r3, r2
 8003220:	3308      	adds	r3, #8
 8003222:	9307      	str	r3, [sp, #28]
 8003224:	6963      	ldr	r3, [r4, #20]
 8003226:	9a04      	ldr	r2, [sp, #16]
 8003228:	189b      	adds	r3, r3, r2
 800322a:	6163      	str	r3, [r4, #20]
 800322c:	e765      	b.n	80030fa <_svfiprintf_r+0x46>
 800322e:	4343      	muls	r3, r0
 8003230:	0035      	movs	r5, r6
 8003232:	2101      	movs	r1, #1
 8003234:	189b      	adds	r3, r3, r2
 8003236:	e7a6      	b.n	8003186 <_svfiprintf_r+0xd2>
 8003238:	2301      	movs	r3, #1
 800323a:	425b      	negs	r3, r3
 800323c:	e7d0      	b.n	80031e0 <_svfiprintf_r+0x12c>
 800323e:	2300      	movs	r3, #0
 8003240:	200a      	movs	r0, #10
 8003242:	001a      	movs	r2, r3
 8003244:	3501      	adds	r5, #1
 8003246:	6063      	str	r3, [r4, #4]
 8003248:	7829      	ldrb	r1, [r5, #0]
 800324a:	1c6e      	adds	r6, r5, #1
 800324c:	3930      	subs	r1, #48	; 0x30
 800324e:	2909      	cmp	r1, #9
 8003250:	d903      	bls.n	800325a <_svfiprintf_r+0x1a6>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0c5      	beq.n	80031e2 <_svfiprintf_r+0x12e>
 8003256:	9209      	str	r2, [sp, #36]	; 0x24
 8003258:	e7c3      	b.n	80031e2 <_svfiprintf_r+0x12e>
 800325a:	4342      	muls	r2, r0
 800325c:	0035      	movs	r5, r6
 800325e:	2301      	movs	r3, #1
 8003260:	1852      	adds	r2, r2, r1
 8003262:	e7f1      	b.n	8003248 <_svfiprintf_r+0x194>
 8003264:	ab07      	add	r3, sp, #28
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	003a      	movs	r2, r7
 800326a:	0021      	movs	r1, r4
 800326c:	4b10      	ldr	r3, [pc, #64]	; (80032b0 <_svfiprintf_r+0x1fc>)
 800326e:	9803      	ldr	r0, [sp, #12]
 8003270:	e000      	b.n	8003274 <_svfiprintf_r+0x1c0>
 8003272:	bf00      	nop
 8003274:	9004      	str	r0, [sp, #16]
 8003276:	9b04      	ldr	r3, [sp, #16]
 8003278:	3301      	adds	r3, #1
 800327a:	d1d3      	bne.n	8003224 <_svfiprintf_r+0x170>
 800327c:	89bb      	ldrh	r3, [r7, #12]
 800327e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003280:	065b      	lsls	r3, r3, #25
 8003282:	d400      	bmi.n	8003286 <_svfiprintf_r+0x1d2>
 8003284:	e72d      	b.n	80030e2 <_svfiprintf_r+0x2e>
 8003286:	2001      	movs	r0, #1
 8003288:	4240      	negs	r0, r0
 800328a:	e72a      	b.n	80030e2 <_svfiprintf_r+0x2e>
 800328c:	ab07      	add	r3, sp, #28
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	003a      	movs	r2, r7
 8003292:	0021      	movs	r1, r4
 8003294:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <_svfiprintf_r+0x1fc>)
 8003296:	9803      	ldr	r0, [sp, #12]
 8003298:	f000 f87c 	bl	8003394 <_printf_i>
 800329c:	e7ea      	b.n	8003274 <_svfiprintf_r+0x1c0>
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	0800375c 	.word	0x0800375c
 80032a4:	08003762 	.word	0x08003762
 80032a8:	08003766 	.word	0x08003766
 80032ac:	00000000 	.word	0x00000000
 80032b0:	08002ff1 	.word	0x08002ff1

080032b4 <_printf_common>:
 80032b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032b6:	0015      	movs	r5, r2
 80032b8:	9301      	str	r3, [sp, #4]
 80032ba:	688a      	ldr	r2, [r1, #8]
 80032bc:	690b      	ldr	r3, [r1, #16]
 80032be:	000c      	movs	r4, r1
 80032c0:	9000      	str	r0, [sp, #0]
 80032c2:	4293      	cmp	r3, r2
 80032c4:	da00      	bge.n	80032c8 <_printf_common+0x14>
 80032c6:	0013      	movs	r3, r2
 80032c8:	0022      	movs	r2, r4
 80032ca:	602b      	str	r3, [r5, #0]
 80032cc:	3243      	adds	r2, #67	; 0x43
 80032ce:	7812      	ldrb	r2, [r2, #0]
 80032d0:	2a00      	cmp	r2, #0
 80032d2:	d001      	beq.n	80032d8 <_printf_common+0x24>
 80032d4:	3301      	adds	r3, #1
 80032d6:	602b      	str	r3, [r5, #0]
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	069b      	lsls	r3, r3, #26
 80032dc:	d502      	bpl.n	80032e4 <_printf_common+0x30>
 80032de:	682b      	ldr	r3, [r5, #0]
 80032e0:	3302      	adds	r3, #2
 80032e2:	602b      	str	r3, [r5, #0]
 80032e4:	6822      	ldr	r2, [r4, #0]
 80032e6:	2306      	movs	r3, #6
 80032e8:	0017      	movs	r7, r2
 80032ea:	401f      	ands	r7, r3
 80032ec:	421a      	tst	r2, r3
 80032ee:	d027      	beq.n	8003340 <_printf_common+0x8c>
 80032f0:	0023      	movs	r3, r4
 80032f2:	3343      	adds	r3, #67	; 0x43
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	1e5a      	subs	r2, r3, #1
 80032f8:	4193      	sbcs	r3, r2
 80032fa:	6822      	ldr	r2, [r4, #0]
 80032fc:	0692      	lsls	r2, r2, #26
 80032fe:	d430      	bmi.n	8003362 <_printf_common+0xae>
 8003300:	0022      	movs	r2, r4
 8003302:	9901      	ldr	r1, [sp, #4]
 8003304:	9800      	ldr	r0, [sp, #0]
 8003306:	9e08      	ldr	r6, [sp, #32]
 8003308:	3243      	adds	r2, #67	; 0x43
 800330a:	47b0      	blx	r6
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d025      	beq.n	800335c <_printf_common+0xa8>
 8003310:	2306      	movs	r3, #6
 8003312:	6820      	ldr	r0, [r4, #0]
 8003314:	682a      	ldr	r2, [r5, #0]
 8003316:	68e1      	ldr	r1, [r4, #12]
 8003318:	2500      	movs	r5, #0
 800331a:	4003      	ands	r3, r0
 800331c:	2b04      	cmp	r3, #4
 800331e:	d103      	bne.n	8003328 <_printf_common+0x74>
 8003320:	1a8d      	subs	r5, r1, r2
 8003322:	43eb      	mvns	r3, r5
 8003324:	17db      	asrs	r3, r3, #31
 8003326:	401d      	ands	r5, r3
 8003328:	68a3      	ldr	r3, [r4, #8]
 800332a:	6922      	ldr	r2, [r4, #16]
 800332c:	4293      	cmp	r3, r2
 800332e:	dd01      	ble.n	8003334 <_printf_common+0x80>
 8003330:	1a9b      	subs	r3, r3, r2
 8003332:	18ed      	adds	r5, r5, r3
 8003334:	2700      	movs	r7, #0
 8003336:	42bd      	cmp	r5, r7
 8003338:	d120      	bne.n	800337c <_printf_common+0xc8>
 800333a:	2000      	movs	r0, #0
 800333c:	e010      	b.n	8003360 <_printf_common+0xac>
 800333e:	3701      	adds	r7, #1
 8003340:	68e3      	ldr	r3, [r4, #12]
 8003342:	682a      	ldr	r2, [r5, #0]
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	42bb      	cmp	r3, r7
 8003348:	ddd2      	ble.n	80032f0 <_printf_common+0x3c>
 800334a:	0022      	movs	r2, r4
 800334c:	2301      	movs	r3, #1
 800334e:	9901      	ldr	r1, [sp, #4]
 8003350:	9800      	ldr	r0, [sp, #0]
 8003352:	9e08      	ldr	r6, [sp, #32]
 8003354:	3219      	adds	r2, #25
 8003356:	47b0      	blx	r6
 8003358:	1c43      	adds	r3, r0, #1
 800335a:	d1f0      	bne.n	800333e <_printf_common+0x8a>
 800335c:	2001      	movs	r0, #1
 800335e:	4240      	negs	r0, r0
 8003360:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003362:	2030      	movs	r0, #48	; 0x30
 8003364:	18e1      	adds	r1, r4, r3
 8003366:	3143      	adds	r1, #67	; 0x43
 8003368:	7008      	strb	r0, [r1, #0]
 800336a:	0021      	movs	r1, r4
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	3145      	adds	r1, #69	; 0x45
 8003370:	7809      	ldrb	r1, [r1, #0]
 8003372:	18a2      	adds	r2, r4, r2
 8003374:	3243      	adds	r2, #67	; 0x43
 8003376:	3302      	adds	r3, #2
 8003378:	7011      	strb	r1, [r2, #0]
 800337a:	e7c1      	b.n	8003300 <_printf_common+0x4c>
 800337c:	0022      	movs	r2, r4
 800337e:	2301      	movs	r3, #1
 8003380:	9901      	ldr	r1, [sp, #4]
 8003382:	9800      	ldr	r0, [sp, #0]
 8003384:	9e08      	ldr	r6, [sp, #32]
 8003386:	321a      	adds	r2, #26
 8003388:	47b0      	blx	r6
 800338a:	1c43      	adds	r3, r0, #1
 800338c:	d0e6      	beq.n	800335c <_printf_common+0xa8>
 800338e:	3701      	adds	r7, #1
 8003390:	e7d1      	b.n	8003336 <_printf_common+0x82>
	...

08003394 <_printf_i>:
 8003394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003396:	b08b      	sub	sp, #44	; 0x2c
 8003398:	9206      	str	r2, [sp, #24]
 800339a:	000a      	movs	r2, r1
 800339c:	3243      	adds	r2, #67	; 0x43
 800339e:	9307      	str	r3, [sp, #28]
 80033a0:	9005      	str	r0, [sp, #20]
 80033a2:	9204      	str	r2, [sp, #16]
 80033a4:	7e0a      	ldrb	r2, [r1, #24]
 80033a6:	000c      	movs	r4, r1
 80033a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033aa:	2a78      	cmp	r2, #120	; 0x78
 80033ac:	d807      	bhi.n	80033be <_printf_i+0x2a>
 80033ae:	2a62      	cmp	r2, #98	; 0x62
 80033b0:	d809      	bhi.n	80033c6 <_printf_i+0x32>
 80033b2:	2a00      	cmp	r2, #0
 80033b4:	d100      	bne.n	80033b8 <_printf_i+0x24>
 80033b6:	e0c1      	b.n	800353c <_printf_i+0x1a8>
 80033b8:	2a58      	cmp	r2, #88	; 0x58
 80033ba:	d100      	bne.n	80033be <_printf_i+0x2a>
 80033bc:	e08c      	b.n	80034d8 <_printf_i+0x144>
 80033be:	0026      	movs	r6, r4
 80033c0:	3642      	adds	r6, #66	; 0x42
 80033c2:	7032      	strb	r2, [r6, #0]
 80033c4:	e022      	b.n	800340c <_printf_i+0x78>
 80033c6:	0010      	movs	r0, r2
 80033c8:	3863      	subs	r0, #99	; 0x63
 80033ca:	2815      	cmp	r0, #21
 80033cc:	d8f7      	bhi.n	80033be <_printf_i+0x2a>
 80033ce:	f7fc fea3 	bl	8000118 <__gnu_thumb1_case_shi>
 80033d2:	0016      	.short	0x0016
 80033d4:	fff6001f 	.word	0xfff6001f
 80033d8:	fff6fff6 	.word	0xfff6fff6
 80033dc:	001ffff6 	.word	0x001ffff6
 80033e0:	fff6fff6 	.word	0xfff6fff6
 80033e4:	fff6fff6 	.word	0xfff6fff6
 80033e8:	003600a8 	.word	0x003600a8
 80033ec:	fff6009a 	.word	0xfff6009a
 80033f0:	00b9fff6 	.word	0x00b9fff6
 80033f4:	0036fff6 	.word	0x0036fff6
 80033f8:	fff6fff6 	.word	0xfff6fff6
 80033fc:	009e      	.short	0x009e
 80033fe:	0026      	movs	r6, r4
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	3642      	adds	r6, #66	; 0x42
 8003404:	1d11      	adds	r1, r2, #4
 8003406:	6019      	str	r1, [r3, #0]
 8003408:	6813      	ldr	r3, [r2, #0]
 800340a:	7033      	strb	r3, [r6, #0]
 800340c:	2301      	movs	r3, #1
 800340e:	e0a7      	b.n	8003560 <_printf_i+0x1cc>
 8003410:	6808      	ldr	r0, [r1, #0]
 8003412:	6819      	ldr	r1, [r3, #0]
 8003414:	1d0a      	adds	r2, r1, #4
 8003416:	0605      	lsls	r5, r0, #24
 8003418:	d50b      	bpl.n	8003432 <_printf_i+0x9e>
 800341a:	680d      	ldr	r5, [r1, #0]
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	2d00      	cmp	r5, #0
 8003420:	da03      	bge.n	800342a <_printf_i+0x96>
 8003422:	232d      	movs	r3, #45	; 0x2d
 8003424:	9a04      	ldr	r2, [sp, #16]
 8003426:	426d      	negs	r5, r5
 8003428:	7013      	strb	r3, [r2, #0]
 800342a:	4b61      	ldr	r3, [pc, #388]	; (80035b0 <_printf_i+0x21c>)
 800342c:	270a      	movs	r7, #10
 800342e:	9303      	str	r3, [sp, #12]
 8003430:	e01b      	b.n	800346a <_printf_i+0xd6>
 8003432:	680d      	ldr	r5, [r1, #0]
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	0641      	lsls	r1, r0, #25
 8003438:	d5f1      	bpl.n	800341e <_printf_i+0x8a>
 800343a:	b22d      	sxth	r5, r5
 800343c:	e7ef      	b.n	800341e <_printf_i+0x8a>
 800343e:	680d      	ldr	r5, [r1, #0]
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	1d08      	adds	r0, r1, #4
 8003444:	6018      	str	r0, [r3, #0]
 8003446:	062e      	lsls	r6, r5, #24
 8003448:	d501      	bpl.n	800344e <_printf_i+0xba>
 800344a:	680d      	ldr	r5, [r1, #0]
 800344c:	e003      	b.n	8003456 <_printf_i+0xc2>
 800344e:	066d      	lsls	r5, r5, #25
 8003450:	d5fb      	bpl.n	800344a <_printf_i+0xb6>
 8003452:	680d      	ldr	r5, [r1, #0]
 8003454:	b2ad      	uxth	r5, r5
 8003456:	4b56      	ldr	r3, [pc, #344]	; (80035b0 <_printf_i+0x21c>)
 8003458:	2708      	movs	r7, #8
 800345a:	9303      	str	r3, [sp, #12]
 800345c:	2a6f      	cmp	r2, #111	; 0x6f
 800345e:	d000      	beq.n	8003462 <_printf_i+0xce>
 8003460:	3702      	adds	r7, #2
 8003462:	0023      	movs	r3, r4
 8003464:	2200      	movs	r2, #0
 8003466:	3343      	adds	r3, #67	; 0x43
 8003468:	701a      	strb	r2, [r3, #0]
 800346a:	6863      	ldr	r3, [r4, #4]
 800346c:	60a3      	str	r3, [r4, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	db03      	blt.n	800347a <_printf_i+0xe6>
 8003472:	2204      	movs	r2, #4
 8003474:	6821      	ldr	r1, [r4, #0]
 8003476:	4391      	bics	r1, r2
 8003478:	6021      	str	r1, [r4, #0]
 800347a:	2d00      	cmp	r5, #0
 800347c:	d102      	bne.n	8003484 <_printf_i+0xf0>
 800347e:	9e04      	ldr	r6, [sp, #16]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00c      	beq.n	800349e <_printf_i+0x10a>
 8003484:	9e04      	ldr	r6, [sp, #16]
 8003486:	0028      	movs	r0, r5
 8003488:	0039      	movs	r1, r7
 800348a:	f7fc fed5 	bl	8000238 <__aeabi_uidivmod>
 800348e:	9b03      	ldr	r3, [sp, #12]
 8003490:	3e01      	subs	r6, #1
 8003492:	5c5b      	ldrb	r3, [r3, r1]
 8003494:	7033      	strb	r3, [r6, #0]
 8003496:	002b      	movs	r3, r5
 8003498:	0005      	movs	r5, r0
 800349a:	429f      	cmp	r7, r3
 800349c:	d9f3      	bls.n	8003486 <_printf_i+0xf2>
 800349e:	2f08      	cmp	r7, #8
 80034a0:	d109      	bne.n	80034b6 <_printf_i+0x122>
 80034a2:	6823      	ldr	r3, [r4, #0]
 80034a4:	07db      	lsls	r3, r3, #31
 80034a6:	d506      	bpl.n	80034b6 <_printf_i+0x122>
 80034a8:	6863      	ldr	r3, [r4, #4]
 80034aa:	6922      	ldr	r2, [r4, #16]
 80034ac:	4293      	cmp	r3, r2
 80034ae:	dc02      	bgt.n	80034b6 <_printf_i+0x122>
 80034b0:	2330      	movs	r3, #48	; 0x30
 80034b2:	3e01      	subs	r6, #1
 80034b4:	7033      	strb	r3, [r6, #0]
 80034b6:	9b04      	ldr	r3, [sp, #16]
 80034b8:	1b9b      	subs	r3, r3, r6
 80034ba:	6123      	str	r3, [r4, #16]
 80034bc:	9b07      	ldr	r3, [sp, #28]
 80034be:	0021      	movs	r1, r4
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	9805      	ldr	r0, [sp, #20]
 80034c4:	9b06      	ldr	r3, [sp, #24]
 80034c6:	aa09      	add	r2, sp, #36	; 0x24
 80034c8:	f7ff fef4 	bl	80032b4 <_printf_common>
 80034cc:	1c43      	adds	r3, r0, #1
 80034ce:	d14c      	bne.n	800356a <_printf_i+0x1d6>
 80034d0:	2001      	movs	r0, #1
 80034d2:	4240      	negs	r0, r0
 80034d4:	b00b      	add	sp, #44	; 0x2c
 80034d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034d8:	3145      	adds	r1, #69	; 0x45
 80034da:	700a      	strb	r2, [r1, #0]
 80034dc:	4a34      	ldr	r2, [pc, #208]	; (80035b0 <_printf_i+0x21c>)
 80034de:	9203      	str	r2, [sp, #12]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	6821      	ldr	r1, [r4, #0]
 80034e4:	ca20      	ldmia	r2!, {r5}
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	0608      	lsls	r0, r1, #24
 80034ea:	d516      	bpl.n	800351a <_printf_i+0x186>
 80034ec:	07cb      	lsls	r3, r1, #31
 80034ee:	d502      	bpl.n	80034f6 <_printf_i+0x162>
 80034f0:	2320      	movs	r3, #32
 80034f2:	4319      	orrs	r1, r3
 80034f4:	6021      	str	r1, [r4, #0]
 80034f6:	2710      	movs	r7, #16
 80034f8:	2d00      	cmp	r5, #0
 80034fa:	d1b2      	bne.n	8003462 <_printf_i+0xce>
 80034fc:	2320      	movs	r3, #32
 80034fe:	6822      	ldr	r2, [r4, #0]
 8003500:	439a      	bics	r2, r3
 8003502:	6022      	str	r2, [r4, #0]
 8003504:	e7ad      	b.n	8003462 <_printf_i+0xce>
 8003506:	2220      	movs	r2, #32
 8003508:	6809      	ldr	r1, [r1, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	6022      	str	r2, [r4, #0]
 800350e:	0022      	movs	r2, r4
 8003510:	2178      	movs	r1, #120	; 0x78
 8003512:	3245      	adds	r2, #69	; 0x45
 8003514:	7011      	strb	r1, [r2, #0]
 8003516:	4a27      	ldr	r2, [pc, #156]	; (80035b4 <_printf_i+0x220>)
 8003518:	e7e1      	b.n	80034de <_printf_i+0x14a>
 800351a:	0648      	lsls	r0, r1, #25
 800351c:	d5e6      	bpl.n	80034ec <_printf_i+0x158>
 800351e:	b2ad      	uxth	r5, r5
 8003520:	e7e4      	b.n	80034ec <_printf_i+0x158>
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	680d      	ldr	r5, [r1, #0]
 8003526:	1d10      	adds	r0, r2, #4
 8003528:	6949      	ldr	r1, [r1, #20]
 800352a:	6018      	str	r0, [r3, #0]
 800352c:	6813      	ldr	r3, [r2, #0]
 800352e:	062e      	lsls	r6, r5, #24
 8003530:	d501      	bpl.n	8003536 <_printf_i+0x1a2>
 8003532:	6019      	str	r1, [r3, #0]
 8003534:	e002      	b.n	800353c <_printf_i+0x1a8>
 8003536:	066d      	lsls	r5, r5, #25
 8003538:	d5fb      	bpl.n	8003532 <_printf_i+0x19e>
 800353a:	8019      	strh	r1, [r3, #0]
 800353c:	2300      	movs	r3, #0
 800353e:	9e04      	ldr	r6, [sp, #16]
 8003540:	6123      	str	r3, [r4, #16]
 8003542:	e7bb      	b.n	80034bc <_printf_i+0x128>
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	1d11      	adds	r1, r2, #4
 8003548:	6019      	str	r1, [r3, #0]
 800354a:	6816      	ldr	r6, [r2, #0]
 800354c:	2100      	movs	r1, #0
 800354e:	0030      	movs	r0, r6
 8003550:	6862      	ldr	r2, [r4, #4]
 8003552:	f000 f833 	bl	80035bc <memchr>
 8003556:	2800      	cmp	r0, #0
 8003558:	d001      	beq.n	800355e <_printf_i+0x1ca>
 800355a:	1b80      	subs	r0, r0, r6
 800355c:	6060      	str	r0, [r4, #4]
 800355e:	6863      	ldr	r3, [r4, #4]
 8003560:	6123      	str	r3, [r4, #16]
 8003562:	2300      	movs	r3, #0
 8003564:	9a04      	ldr	r2, [sp, #16]
 8003566:	7013      	strb	r3, [r2, #0]
 8003568:	e7a8      	b.n	80034bc <_printf_i+0x128>
 800356a:	6923      	ldr	r3, [r4, #16]
 800356c:	0032      	movs	r2, r6
 800356e:	9906      	ldr	r1, [sp, #24]
 8003570:	9805      	ldr	r0, [sp, #20]
 8003572:	9d07      	ldr	r5, [sp, #28]
 8003574:	47a8      	blx	r5
 8003576:	1c43      	adds	r3, r0, #1
 8003578:	d0aa      	beq.n	80034d0 <_printf_i+0x13c>
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	079b      	lsls	r3, r3, #30
 800357e:	d415      	bmi.n	80035ac <_printf_i+0x218>
 8003580:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003582:	68e0      	ldr	r0, [r4, #12]
 8003584:	4298      	cmp	r0, r3
 8003586:	daa5      	bge.n	80034d4 <_printf_i+0x140>
 8003588:	0018      	movs	r0, r3
 800358a:	e7a3      	b.n	80034d4 <_printf_i+0x140>
 800358c:	0022      	movs	r2, r4
 800358e:	2301      	movs	r3, #1
 8003590:	9906      	ldr	r1, [sp, #24]
 8003592:	9805      	ldr	r0, [sp, #20]
 8003594:	9e07      	ldr	r6, [sp, #28]
 8003596:	3219      	adds	r2, #25
 8003598:	47b0      	blx	r6
 800359a:	1c43      	adds	r3, r0, #1
 800359c:	d098      	beq.n	80034d0 <_printf_i+0x13c>
 800359e:	3501      	adds	r5, #1
 80035a0:	68e3      	ldr	r3, [r4, #12]
 80035a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035a4:	1a9b      	subs	r3, r3, r2
 80035a6:	42ab      	cmp	r3, r5
 80035a8:	dcf0      	bgt.n	800358c <_printf_i+0x1f8>
 80035aa:	e7e9      	b.n	8003580 <_printf_i+0x1ec>
 80035ac:	2500      	movs	r5, #0
 80035ae:	e7f7      	b.n	80035a0 <_printf_i+0x20c>
 80035b0:	0800376d 	.word	0x0800376d
 80035b4:	0800377e 	.word	0x0800377e

080035b8 <__retarget_lock_acquire_recursive>:
 80035b8:	4770      	bx	lr

080035ba <__retarget_lock_release_recursive>:
 80035ba:	4770      	bx	lr

080035bc <memchr>:
 80035bc:	b2c9      	uxtb	r1, r1
 80035be:	1882      	adds	r2, r0, r2
 80035c0:	4290      	cmp	r0, r2
 80035c2:	d101      	bne.n	80035c8 <memchr+0xc>
 80035c4:	2000      	movs	r0, #0
 80035c6:	4770      	bx	lr
 80035c8:	7803      	ldrb	r3, [r0, #0]
 80035ca:	428b      	cmp	r3, r1
 80035cc:	d0fb      	beq.n	80035c6 <memchr+0xa>
 80035ce:	3001      	adds	r0, #1
 80035d0:	e7f6      	b.n	80035c0 <memchr+0x4>

080035d2 <memcpy>:
 80035d2:	2300      	movs	r3, #0
 80035d4:	b510      	push	{r4, lr}
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d100      	bne.n	80035dc <memcpy+0xa>
 80035da:	bd10      	pop	{r4, pc}
 80035dc:	5ccc      	ldrb	r4, [r1, r3]
 80035de:	54c4      	strb	r4, [r0, r3]
 80035e0:	3301      	adds	r3, #1
 80035e2:	e7f8      	b.n	80035d6 <memcpy+0x4>

080035e4 <memmove>:
 80035e4:	b510      	push	{r4, lr}
 80035e6:	4288      	cmp	r0, r1
 80035e8:	d902      	bls.n	80035f0 <memmove+0xc>
 80035ea:	188b      	adds	r3, r1, r2
 80035ec:	4298      	cmp	r0, r3
 80035ee:	d303      	bcc.n	80035f8 <memmove+0x14>
 80035f0:	2300      	movs	r3, #0
 80035f2:	e007      	b.n	8003604 <memmove+0x20>
 80035f4:	5c8b      	ldrb	r3, [r1, r2]
 80035f6:	5483      	strb	r3, [r0, r2]
 80035f8:	3a01      	subs	r2, #1
 80035fa:	d2fb      	bcs.n	80035f4 <memmove+0x10>
 80035fc:	bd10      	pop	{r4, pc}
 80035fe:	5ccc      	ldrb	r4, [r1, r3]
 8003600:	54c4      	strb	r4, [r0, r3]
 8003602:	3301      	adds	r3, #1
 8003604:	429a      	cmp	r2, r3
 8003606:	d1fa      	bne.n	80035fe <memmove+0x1a>
 8003608:	e7f8      	b.n	80035fc <memmove+0x18>

0800360a <_realloc_r>:
 800360a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800360c:	0007      	movs	r7, r0
 800360e:	000e      	movs	r6, r1
 8003610:	0014      	movs	r4, r2
 8003612:	2900      	cmp	r1, #0
 8003614:	d105      	bne.n	8003622 <_realloc_r+0x18>
 8003616:	0011      	movs	r1, r2
 8003618:	f7ff fc20 	bl	8002e5c <_malloc_r>
 800361c:	0005      	movs	r5, r0
 800361e:	0028      	movs	r0, r5
 8003620:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003622:	2a00      	cmp	r2, #0
 8003624:	d103      	bne.n	800362e <_realloc_r+0x24>
 8003626:	f7ff fbad 	bl	8002d84 <_free_r>
 800362a:	0025      	movs	r5, r4
 800362c:	e7f7      	b.n	800361e <_realloc_r+0x14>
 800362e:	f000 f81b 	bl	8003668 <_malloc_usable_size_r>
 8003632:	9001      	str	r0, [sp, #4]
 8003634:	4284      	cmp	r4, r0
 8003636:	d803      	bhi.n	8003640 <_realloc_r+0x36>
 8003638:	0035      	movs	r5, r6
 800363a:	0843      	lsrs	r3, r0, #1
 800363c:	42a3      	cmp	r3, r4
 800363e:	d3ee      	bcc.n	800361e <_realloc_r+0x14>
 8003640:	0021      	movs	r1, r4
 8003642:	0038      	movs	r0, r7
 8003644:	f7ff fc0a 	bl	8002e5c <_malloc_r>
 8003648:	1e05      	subs	r5, r0, #0
 800364a:	d0e8      	beq.n	800361e <_realloc_r+0x14>
 800364c:	9b01      	ldr	r3, [sp, #4]
 800364e:	0022      	movs	r2, r4
 8003650:	429c      	cmp	r4, r3
 8003652:	d900      	bls.n	8003656 <_realloc_r+0x4c>
 8003654:	001a      	movs	r2, r3
 8003656:	0031      	movs	r1, r6
 8003658:	0028      	movs	r0, r5
 800365a:	f7ff ffba 	bl	80035d2 <memcpy>
 800365e:	0031      	movs	r1, r6
 8003660:	0038      	movs	r0, r7
 8003662:	f7ff fb8f 	bl	8002d84 <_free_r>
 8003666:	e7da      	b.n	800361e <_realloc_r+0x14>

08003668 <_malloc_usable_size_r>:
 8003668:	1f0b      	subs	r3, r1, #4
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	1f18      	subs	r0, r3, #4
 800366e:	2b00      	cmp	r3, #0
 8003670:	da01      	bge.n	8003676 <_malloc_usable_size_r+0xe>
 8003672:	580b      	ldr	r3, [r1, r0]
 8003674:	18c0      	adds	r0, r0, r3
 8003676:	4770      	bx	lr

08003678 <_init>:
 8003678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800367e:	bc08      	pop	{r3}
 8003680:	469e      	mov	lr, r3
 8003682:	4770      	bx	lr

08003684 <_fini>:
 8003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800368a:	bc08      	pop	{r3}
 800368c:	469e      	mov	lr, r3
 800368e:	4770      	bx	lr
