#ifndef __ASM_OFFSETS_H__
#define __ASM_OFFSETS_H__
/*
 * DO NOT MODIFY.
 *
 * This file was generated by Kbuild
 */

#define CPUINFO_x86 0 /* offsetof(struct cpuinfo_x86, x86) */
#define CPUINFO_x86_vendor 1 /* offsetof(struct cpuinfo_x86, x86_vendor) */
#define CPUINFO_x86_model 2 /* offsetof(struct cpuinfo_x86, x86_model) */
#define CPUINFO_x86_stepping 3 /* offsetof(struct cpuinfo_x86, x86_stepping) */
#define CPUINFO_cpuid_level 24 /* offsetof(struct cpuinfo_x86, cpuid_level) */
#define CPUINFO_x86_capability 28 /* offsetof(struct cpuinfo_x86, x86_capability) */
#define CPUINFO_x86_vendor_id 108 /* offsetof(struct cpuinfo_x86, x86_vendor_id) */

#define PT_EBX 0 /* offsetof(struct pt_regs, bx) */
#define PT_ECX 4 /* offsetof(struct pt_regs, cx) */
#define PT_EDX 8 /* offsetof(struct pt_regs, dx) */
#define PT_ESI 12 /* offsetof(struct pt_regs, si) */
#define PT_EDI 16 /* offsetof(struct pt_regs, di) */
#define PT_EBP 20 /* offsetof(struct pt_regs, bp) */
#define PT_EAX 24 /* offsetof(struct pt_regs, ax) */
#define PT_DS 28 /* offsetof(struct pt_regs, ds) */
#define PT_ES 32 /* offsetof(struct pt_regs, es) */
#define PT_FS 36 /* offsetof(struct pt_regs, fs) */
#define PT_GS 40 /* offsetof(struct pt_regs, gs) */
#define PT_ORIG_EAX 44 /* offsetof(struct pt_regs, orig_ax) */
#define PT_EIP 48 /* offsetof(struct pt_regs, ip) */
#define PT_CS 52 /* offsetof(struct pt_regs, cs) */
#define PT_EFLAGS 56 /* offsetof(struct pt_regs, flags) */
#define PT_OLDESP 60 /* offsetof(struct pt_regs, sp) */
#define PT_OLDSS 64 /* offsetof(struct pt_regs, ss) */

#define saved_context_gdt_desc 33 /* offsetof(struct saved_context, gdt_desc) */

#define TSS_entry2task_stack 8204 /* offsetof(struct cpu_entry_area, tss.x86_tss.sp1) - offsetofend(struct cpu_entry_area, entry_stack_page.stack) */

#define stack_canary_offset 20 /* offsetof(struct stack_canary, canary) */

#define EFI_svam 40 /* offsetof(efi_runtime_services_t, set_virtual_address_map) */

#define TASK_threadsp 1820 /* offsetof(struct task_struct, thread.sp) */
#define TASK_stack_canary 920 /* offsetof(struct task_struct, stack_canary) */

#define TASK_addr_limit 1880 /* offsetof(struct task_struct, thread.addr_limit) */

#define crypto_tfm_ctx_offset 16 /* offsetof(struct crypto_tfm, __crt_ctx) */

#define pbe_address 0 /* offsetof(struct pbe, address) */
#define pbe_orig_address 4 /* offsetof(struct pbe, orig_address) */
#define pbe_next 8 /* offsetof(struct pbe, next) */

#define IA32_SIGCONTEXT_ax 44 /* offsetof(struct sigcontext_32, ax) */
#define IA32_SIGCONTEXT_bx 32 /* offsetof(struct sigcontext_32, bx) */
#define IA32_SIGCONTEXT_cx 40 /* offsetof(struct sigcontext_32, cx) */
#define IA32_SIGCONTEXT_dx 36 /* offsetof(struct sigcontext_32, dx) */
#define IA32_SIGCONTEXT_si 20 /* offsetof(struct sigcontext_32, si) */
#define IA32_SIGCONTEXT_di 16 /* offsetof(struct sigcontext_32, di) */
#define IA32_SIGCONTEXT_bp 24 /* offsetof(struct sigcontext_32, bp) */
#define IA32_SIGCONTEXT_sp 28 /* offsetof(struct sigcontext_32, sp) */
#define IA32_SIGCONTEXT_ip 56 /* offsetof(struct sigcontext_32, ip) */

#define IA32_RT_SIGFRAME_sigcontext 164 /* offsetof(struct rt_sigframe, uc.uc_mcontext) */

#define PV_IRQ_irq_disable 148 /* offsetof(struct paravirt_patch_template, irq.irq_disable) */
#define PV_IRQ_irq_enable 152 /* offsetof(struct paravirt_patch_template, irq.irq_enable) */
#define PV_CPU_iret 124 /* offsetof(struct paravirt_patch_template, cpu.iret) */
#define PV_MMU_read_cr2 188 /* offsetof(struct paravirt_patch_template, mmu.read_cr2) */

#define XEN_vcpu_info_mask 1 /* offsetof(struct vcpu_info, evtchn_upcall_mask) */
#define XEN_vcpu_info_pending 0 /* offsetof(struct vcpu_info, evtchn_upcall_pending) */
#define XEN_vcpu_info_arch_cr2 8 /* offsetof(struct vcpu_info, arch.cr2) */

#define BP_scratch 484 /* offsetof(struct boot_params, scratch) */
#define BP_secure_boot 492 /* offsetof(struct boot_params, secure_boot) */
#define BP_loadflags 529 /* offsetof(struct boot_params, hdr.loadflags) */
#define BP_hardware_subarch 572 /* offsetof(struct boot_params, hdr.hardware_subarch) */
#define BP_version 518 /* offsetof(struct boot_params, hdr.version) */
#define BP_kernel_alignment 560 /* offsetof(struct boot_params, hdr.kernel_alignment) */
#define BP_init_size 608 /* offsetof(struct boot_params, hdr.init_size) */
#define BP_pref_address 600 /* offsetof(struct boot_params, hdr.pref_address) */

#define PTREGS_SIZE 68 /* sizeof(struct pt_regs) */
#define TLB_STATE_user_pcid_flush_mask 14 /* offsetof(struct tlb_state, user_pcid_flush_mask) */
#define CPU_ENTRY_AREA_entry_stack 8192 /* offsetof(struct cpu_entry_area, entry_stack_page) */
#define SIZEOF_entry_stack 4096 /* sizeof(struct entry_stack) */
#define MASK_entry_stack -4096 /* (~(sizeof(struct entry_stack) - 1)) */
#define TSS_sp0 4 /* offsetof(struct tss_struct, x86_tss.sp0) */
#define TSS_sp1 12 /* offsetof(struct tss_struct, x86_tss.sp1) */
#define TSS_sp2 20 /* offsetof(struct tss_struct, x86_tss.sp2) */

#endif
