/**
 * Memory
 */
`define	AddrStart	32'h00000000

/**
 * instruction Constants
 */
`define SPECIAL		6'b000000
	`define AND 	6'b100100
	`define OR 		6'b100101
	`define XOR 	6'b100110
	`define NOR 	6'b100111

	`define SLL		6'b000000
	`define SRL		6'b000010
	`define SRA		6'b000011
	`define SLLV	6'b000100
	`define SRLV	6'b000110
	`define SRAV	6'b000111

	`define SYNC	6'b001111

	`define MOVZ	6'b001010
	`define MOVN	6'b001011
	`define MFHI	6'b010000
	`define MTHI	6'b010001
	`define MFLO	6'b010010
	`define MTLO	6'b010011

	`define ADD 	6'b100000
	`define ADDU 	6'b100001
	`define	SUB 	6'b100010
	`define	SUBU 	6'b100011
	`define SLT		6'b101010
	`define SLTU	6'b101011

	`define MULT 	6'b011000
	`define MULTU	6'b011001

	`define DIV 	6'b011010
	`define DIVU 	6'b011011

`define ANDI		6'b001100
`define	ORI			6'b001101
`define XORI		6'b001110
`define LUI			6'b001111

`define PREF		6'b110011

`define ADDI		6'b001000
`define ADDIU		6'b001001
`define SLTI		6'b001010
`define SLTIU		6'b001011

`define SPECIAL2	6'b011100
	`define CLZ		6'b100000
	`define CLO		6'b100001
	`define MUL 	6'b000010
	`define MADD	6'b000000
	`define MADDU	6'b000001
	`define MSUB	6'b000100
	`define MSUBU	6'b000101

//ALU operaiton type
`define AND_OP		8'b00100100
`define OR_OP		8'b00100101
`define XOR_OP		8'b00100110
`define NOR_OP		8'b00100111
`define	SLL_OP		8'b00000000
`define SRL_OP		8'b00000010
`define SRA_OP		8'b00000011

`define MOVZ_OP		8'b00001010
`define MOVN_OP		8'b00001011
`define MFHI_OP		8'b00010000
`define MTHI_OP		8'b00010001
`define MFLO_OP		8'b00010010
`define MTLO_OP		8'b00010011

`define ADD_OP 		8'b00100000
`define ADDU_OP 	8'b00100001
`define	SUB_OP		8'b00100010
`define	SUBU_OP 	8'b00100011
`define SLT_OP		8'b00101010
`define SLTU_OP		8'b00101011

`define MULT_OP 	8'b00011000
`define MULTU_OP	8'b00011001
`define DIV_OP 		8'b00011010
`define DIVU_OP		8'b00011011

`define ADDI_OP		8'b00001000
`define ADDIU_OP	8'b00001001

`define CLZ_OP      8'b01100000
`define CLO_OP      8'b01100001
`define MUL_OP      8'b01100010
`define MADD_OP		8'b01000000
`define MADDU_OP	8'b01000001
`define MSUB_OP		8'b01000100
`define MSUBU_OP	8'b01000101

`define NOP_OP		8'b00000000

//ALU selection
`define RES_LOGIC		3'b001
`define RES_SHIFT		3'b010
`define RES_MOVE		3'b011
`define RES_ARITHMETIC	3'b100
`define RES_MUL			3'b101
`define RES_NOP			3'b000


/**
 * Global Marco Constants
 */
`define ZeroWord		32'h00000000
`define True			1'b1
`define False			1'b0
`define	RstEnable		1'b1
`define	RstDisable		1'b0
`define ChipEnable		1'b1
`define ChipDisable		1'b0
`define WriteEnable		1'b1
`define WriteDisable	1'b0
`define ReadEnable		1'b1
`define ReadDisable		1'b0
`define AluOpBus		7:0
`define AluSelBus		2:0
`define InstValid		1'b0
`define InstInvalid		1'b1
`define Stop 			1'b1
`define NoStop 			1'b0

/**
 * ROM Constants
 */
`define InstAddrBus 		31:0		// width of ROM Address Bus
`define InstBus 			31:0 		// width of ROM data Bus
`define InstMemNum 			1023		// size of ROM
`define InstMemNumLog2		10

/**
 * Register Constants	
 */
`define RegAddrBus			4:0			//Regfile模块的地址线宽度  
`define RegBus 				31:0		//Regfile模块的数据线宽度  
`define DoubleRegBus		63:0 		//两倍Regfile模块的数据线宽度  
`define RegWidth 			32			//通用寄存器的宽度
`define RegNum  			32			//通用寄存器的数量  
`define RegNumLog2 			5			//寻址通用寄存器使用的地址位数  
`define NOPRegAddr 			5'b00000  

/**
 * Division Constant
 */
`define DivFree          	2'b00  
`define DivByZero        	2'b01  
`define DivOn            	2'b10  
`define DivEnd           	2'b11  
`define DivResultReady   	1'b1  
`define DivResultNotReady	1'b0  
`define DivStart         	1'b1  
`define DivStop          	1'b0  
