#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Aug 06 15:20:21 2020
# Process ID: 15796
# Current directory: F:/FPGA/turorial_ms/clock_IP/clock_IP.runs/clk_div_synth_1
# Command line: vivado.exe -log clk_div.vds -mode batch -messageDb vivado.pb -notrace -source clk_div.tcl
# Log file: F:/FPGA/turorial_ms/clock_IP/clock_IP.runs/clk_div_synth_1/clk_div.vds
# Journal file: F:/FPGA/turorial_ms/clock_IP/clock_IP.runs/clk_div_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_div.tcl -notrace
