$date
	Fri May 13 23:26:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controller_tb $end
$var wire 8 ! pc [7:0] $end
$upscope $end
$scope module controller_tb $end
$var reg 1 " clk $end
$upscope $end
$scope module controller_tb $end
$var reg 16 # instruction [15:0] $end
$upscope $end
$scope module controller_tb $end
$var reg 2 $ flags [1:0] $end
$upscope $end
$scope module controller_tb $end
$var wire 1 % be $end
$upscope $end
$scope module controller_tb $end
$var wire 1 & rw $end
$upscope $end
$scope module controller_tb $end
$var wire 1 ' mmuxsel $end
$upscope $end
$scope module controller_tb $end
$var wire 1 ( je $end
$upscope $end
$scope module controller_tb $end
$var wire 1 ) re0 $end
$upscope $end
$scope module controller_tb $end
$var wire 1 * memwrite $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
bx $
b1111111111111111 #
0"
b11111111 !
$end
#10
1%
b0 !
b1010101010101010 #
1"
#12
1&
#14
0%
0&
#20
0"
#30
1%
b1 !
1"
#32
1&
#34
0%
0&
#40
0"
#50
1%
b10 !
1"
#52
1&
#54
0%
0&
#60
0"
#70
1%
b11 !
1"
#72
1&
#74
0%
0&
#80
0"
#90
1%
b100 !
1"
#92
1&
#94
0%
0&
#100
0"
b0 $
b0 #
#110
