// Seed: 3642720427
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input id_10
    , id_14,
    input id_11,
    output id_12,
    input id_13
);
  always @(posedge id_0 or posedge id_4) begin
    id_1 <= id_8;
    id_6 <= 1;
  end
endmodule
