[
    {
        "content": "<p>cfallin labeled <a href=\"https://github.com/bytecodealliance/wasmtime/issues/1077\">issue #1077</a>:</p>\n<blockquote>\n<p>Some architectures make use of branch delay slots, such as MIPS and SPARC; some even more exotic ones have load delay slots as well. Often enough there are also instructions with results only usable after certain number of cycles.</p>\n<p>I'm trying to port Cranelift to MIPS64. I glanced over the codebase and found no support for filling the delay slots; I had to emit NOPs after every branch in the meantime. (Indeed I didn't expect any because all currently supported architectures have no delay slots.)</p>\n<p>So what's the current plan regarding this? A roadmap or implementation guide would be great!</p>\n</blockquote>",
        "id": 281214452,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1651695754
    },
    {
        "content": "<p>cfallin labeled <a href=\"https://github.com/bytecodealliance/wasmtime/issues/1077\">issue #1077</a>:</p>\n<blockquote>\n<p>Some architectures make use of branch delay slots, such as MIPS and SPARC; some even more exotic ones have load delay slots as well. Often enough there are also instructions with results only usable after certain number of cycles.</p>\n<p>I'm trying to port Cranelift to MIPS64. I glanced over the codebase and found no support for filling the delay slots; I had to emit NOPs after every branch in the meantime. (Indeed I didn't expect any because all currently supported architectures have no delay slots.)</p>\n<p>So what's the current plan regarding this? A roadmap or implementation guide would be great!</p>\n</blockquote>",
        "id": 281214456,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1651695758
    }
]