# do /usr/local/lib/python3.6/dist-packages/vunit/tcl_read_eval_loop.tcl
# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_add16(tb) -L vunit_lib -L lib -g/tb_add16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/,use_color : true" 
# Start time: 09:04:07 on Mar 15,2019
# ** Warning: Design size of 20832 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_add16/mapping/q(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 1
#    Time: 200 ps  Iteration: 0  Process: /tb_add16/main File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_Add16.vhd
# Break in Process main at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_Add16.vhd line 39
# Stopped at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_Add16.vhd line 39
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_Add16.vhd 39 return [address 0xf6c3b125] Process main
# 
# 
# Surrounding code from 'see' command
#   34 :     test_runner_setup(runner, runner_cfg);
#   35 : 
#   36 :       -- Teste: 1
#   37 :       inA <= "0000000000000000"; inB<= "0000000000000001";
#   38 :       wait for 200 ps;
# ->39 :       assert(outQ = "0000000000000001")  report "Falha em teste: 1" severity error;
#   40 : 
#   41 :       -- Teste: 2
#   42 :       inA <= "0000000000000000"; inB<= "1111111111111111";
#   43 :       wait for 200 ps;
# 
# End time: 09:04:07 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_comparador16.all_53751435b7028e85b030e707046b124bb6cda23d/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_comparador16(tb) -L vunit_lib -L lib -g/tb_comparador16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_comparador16.all_53751435b7028e85b030e707046b124bb6cda23d/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/,use_color : true" 
# Start time: 09:04:07 on Mar 15,2019
# ** Warning: Design size of 20830 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_comparador16/cmp16/zr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_comparador16/cmp16/ng has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: zr não é 0 quando a=0000
#    Time: 40 ns  Iteration: 1  Process: /tb_comparador16/main File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_comparador16.vhd
# Break in Process main at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_comparador16.vhd line 45
# Stopped at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_comparador16.vhd line 45
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/tests/tst/tb_comparador16.vhd 45 return [address 0xf6c3b2b6] Process main
# 
# 
# Surrounding code from 'see' command
#   40 :   begin
#   41 :     test_runner_setup(runner, runner_cfg);
#   42 :     wait until clk'event and clk='1';
#   43 :     a <= x"0000";
#   44 :     wait until clk'event and clk='1';
# ->45 :     assert(zr = '1') report "zr não é 0 quando a=0000";
#   46 :     assert(ng = '0') report "ng não é 0 quando a=0000";
#   47 :     wait until clk'event and clk='1';
#   48 :     a <= x"8000";
#   49 :     wait until clk'event and clk='1';
# 
# End time: 09:04:07 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
