// Seed: 77168214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_9 = id_2 == id_8;
  always disable id_10;
  wire id_11;
  logic [7:0] id_12;
  assign id_12[1'h0] = 1'b0;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_10,
      id_10,
      id_5,
      id_6,
      id_10,
      id_10
  );
  wire id_11;
endmodule
