@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":247:0:247:5|Found inferred clock iddrx2f|sync_clk which controls 25 sequential elements including Inst_rxdll_sync.cs_rx_sync[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
