<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="An interpreter for the RISC-V 32IM instruction set, following the specification on riscv.org."><title>o1vm::interpreters::riscv32im - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="o1vm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (59aa1e873 2025-06-03)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../o1vm/index.html">o1vm</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module riscv32im</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#constants" title="Constants">Constants</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In o1vm::<wbr>interpreters</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">o1vm</a>::<wbr><a href="../index.html">interpreters</a></div><h1>Module <span>riscv32im</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/o1vm/interpreters/riscv32im/mod.rs.html#1-25">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>An interpreter for the RISC-V 32IM instruction set, following the specification
on
<a href="https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf">riscv.org</a>.</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="column/index.html" title="mod o1vm::interpreters::riscv32im::column">column</a></dt><dd>List all columns used by the interpreter</dd><dt><a class="mod" href="constraints/index.html" title="mod o1vm::interpreters::riscv32im::constraints">constraints</a></dt><dt><a class="mod" href="interpreter/index.html" title="mod o1vm::interpreters::riscv32im::interpreter">interpreter</a></dt><dd>This module implement an interpreter for the RISCV32 IM instruction set
architecture.</dd><dt><a class="mod" href="registers/index.html" title="mod o1vm::interpreters::riscv32im::registers">registers</a></dt><dd>All the registers used by the ISA</dd><dt><a class="mod" href="witness/index.html" title="mod o1vm::interpreters::riscv32im::witness">witness</a></dt></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="constant" href="constant.INSTRUCTION_SET_SIZE.html" title="constant o1vm::interpreters::riscv32im::INSTRUCTION_SET_SIZE">INSTRUCTION_<wbr>SET_<wbr>SIZE</a></dt><dd>Number of instructions in the ISA</dd><dt><a class="constant" href="constant.PAGE_ADDRESS_MASK.html" title="constant o1vm::interpreters::riscv32im::PAGE_ADDRESS_MASK">PAGE_<wbr>ADDRESS_<wbr>MASK</a></dt><dt><a class="constant" href="constant.PAGE_ADDRESS_SIZE.html" title="constant o1vm::interpreters::riscv32im::PAGE_ADDRESS_SIZE">PAGE_<wbr>ADDRESS_<wbr>SIZE</a></dt><dt><a class="constant" href="constant.PAGE_SIZE.html" title="constant o1vm::interpreters::riscv32im::PAGE_SIZE">PAGE_<wbr>SIZE</a></dt><dt><a class="constant" href="constant.SCRATCH_SIZE.html" title="constant o1vm::interpreters::riscv32im::SCRATCH_SIZE">SCRATCH_<wbr>SIZE</a></dt><dd>The minimal number of columns required for the VM</dd><dt><a class="constant" href="constant.SCRATCH_SIZE_INVERSE.html" title="constant o1vm::interpreters::riscv32im::SCRATCH_SIZE_INVERSE">SCRATCH_<wbr>SIZE_<wbr>INVERSE</a></dt></dl></section></div></main></body></html>