

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>2D Convolution Optimization &mdash; tvm 0.6.dev documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
        <script type="text/javascript" src="../../_static/language_data.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/gallery.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/tvm_theme.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Deploy and Integration" href="../../deploy/index.html" />
    <link rel="prev" title="ResNet Inference Example" href="resnet.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html">
          

          
            
            <img src="../../_static/tvm-logo-small.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
              <div class="version">
                0.6.dev
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../install/index.html">Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tutorials/index.html">Tutorials</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">VTA: Deep Learning Accelerator Stack</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../install.html">VTA Installation Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dev/index.html">VTA Design and Developer Guide</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">VTA Tutorials</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="vta_get_started.html">Get Started with VTA</a></li>
<li class="toctree-l3"><a class="reference internal" href="matrix_multiply.html">Simple Matrix Multiply</a></li>
<li class="toctree-l3"><a class="reference internal" href="matrix_multiply_opt.html">Matrix Multiply Blocking</a></li>
<li class="toctree-l3"><a class="reference internal" href="resnet.html">ResNet Inference Example</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">2D Convolution Optimization</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rpc-setup">RPC Setup</a></li>
<li class="toctree-l4"><a class="reference internal" href="#computation-declaration">Computation Declaration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#scheduling-the-computation">Scheduling the Computation</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tvm-compilation-and-verification">TVM Compilation and Verification</a></li>
<li class="toctree-l4"><a class="reference internal" href="#summary">Summary</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#literature">Literature</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../deploy/index.html">Deploy and Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../contribute/index.html">Contribute to TVM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../faq.html">Frequently Asked Questions</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../langref/index.html">Language Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../api/python/index.html">Python API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../api_links.html">Links to API References</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../dev/index.html">Design and Developer Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nnvm_top.html">NNVM Core Tensor Operators</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../genindex.html">Index</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">tvm</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../index.html">VTA: Deep Learning Accelerator Stack</a> &raquo;</li>
        
          <li><a href="index.html">VTA Tutorials</a> &raquo;</li>
        
      <li>2D Convolution Optimization</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/vta/tutorials/convolution_opt.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="sphx-glr-download-link-note admonition note">
<p class="first admonition-title">Note</p>
<p class="last">Click <a class="reference internal" href="#sphx-glr-download-vta-tutorials-convolution-opt-py"><span class="std std-ref">here</span></a> to download the full example code</p>
</div>
<div class="sphx-glr-example-title section" id="d-convolution-optimization">
<span id="sphx-glr-vta-tutorials-convolution-opt-py"></span><h1>2D Convolution Optimization<a class="headerlink" href="#d-convolution-optimization" title="Permalink to this headline">¶</a></h1>
<p><strong>Author</strong>: <a class="reference external" href="https://homes.cs.washington.edu/~moreau/">Thierry Moreau</a></p>
<p>This tutorial provides an overview on how to use TVM to map a 2D convolution
workload efficiently on the VTA design.
We recommend covering the <a class="reference internal" href="matrix_multiply_opt.html#vta-mat-mult-opt"><span class="std std-ref">Matrix Multiply Blocking</span></a> tutorial first.</p>
<p>2D convolution is dominant in most computer vision deep neural networks.
In this tutorial, we will demonstrate TVM schedule optimizations to map
2D convolution operators in NCHW layout onto VTA.
We also introduce the notion of latency hiding, which allows us to
maximize VTA’s compute and memory resource utilization.</p>
<div class="section" id="rpc-setup">
<h2>RPC Setup<a class="headerlink" href="#rpc-setup" title="Permalink to this headline">¶</a></h2>
<p>We start by programming the Pynq’s FPGA and building its RPC runtime.</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">__future__</span> <span class="kn">import</span> <span class="n">absolute_import</span><span class="p">,</span> <span class="n">print_function</span>

<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">tvm</span>
<span class="kn">import</span> <span class="nn">vta</span>
<span class="kn">import</span> <span class="nn">numpy</span> <span class="kn">as</span> <span class="nn">np</span>

<span class="kn">from</span> <span class="nn">tvm</span> <span class="kn">import</span> <span class="n">rpc</span>
<span class="kn">from</span> <span class="nn">tvm.contrib</span> <span class="kn">import</span> <span class="n">util</span>
<span class="kn">from</span> <span class="nn">vta.testing</span> <span class="kn">import</span> <span class="n">simulator</span>

<span class="c1"># Load VTA parameters from the vta/config/vta_config.json file</span>
<span class="n">env</span> <span class="o">=</span> <span class="n">vta</span><span class="o">.</span><span class="n">get_env</span><span class="p">()</span>

<span class="c1"># We read the Pynq RPC host IP address and port number from the OS environment</span>
<span class="n">host</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">environ</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">&quot;VTA_PYNQ_RPC_HOST&quot;</span><span class="p">,</span> <span class="s2">&quot;192.168.2.99&quot;</span><span class="p">)</span>
<span class="n">port</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">environ</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">&quot;VTA_PYNQ_RPC_PORT&quot;</span><span class="p">,</span> <span class="s2">&quot;9091&quot;</span><span class="p">))</span>

<span class="c1"># We configure both the bitstream and the runtime system on the Pynq</span>
<span class="c1"># to match the VTA configuration specified by the vta_config.json file.</span>
<span class="k">if</span> <span class="n">env</span><span class="o">.</span><span class="n">TARGET</span> <span class="o">==</span> <span class="s2">&quot;pynq&quot;</span><span class="p">:</span>

    <span class="c1"># Make sure that TVM was compiled with RPC=1</span>
    <span class="k">assert</span> <span class="n">tvm</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">enabled</span><span class="p">(</span><span class="s2">&quot;rpc&quot;</span><span class="p">)</span>
    <span class="n">remote</span> <span class="o">=</span> <span class="n">rpc</span><span class="o">.</span><span class="n">connect</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">port</span><span class="p">)</span>

    <span class="c1"># Reconfigure the JIT runtime</span>
    <span class="n">vta</span><span class="o">.</span><span class="n">reconfig_runtime</span><span class="p">(</span><span class="n">remote</span><span class="p">)</span>

    <span class="c1"># Program the FPGA with a pre-compiled VTA bitstream.</span>
    <span class="c1"># You can program the FPGA with your own custom bitstream</span>
    <span class="c1"># by passing the path to the bitstream file instead of None.</span>
    <span class="n">vta</span><span class="o">.</span><span class="n">program_fpga</span><span class="p">(</span><span class="n">remote</span><span class="p">,</span> <span class="n">bitstream</span><span class="o">=</span><span class="bp">None</span><span class="p">)</span>

<span class="c1"># In simulation mode, host the RPC server locally.</span>
<span class="k">elif</span> <span class="n">env</span><span class="o">.</span><span class="n">TARGET</span> <span class="o">==</span> <span class="s2">&quot;sim&quot;</span><span class="p">:</span>
    <span class="n">remote</span> <span class="o">=</span> <span class="n">rpc</span><span class="o">.</span><span class="n">LocalSession</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="section" id="computation-declaration">
<h2>Computation Declaration<a class="headerlink" href="#computation-declaration" title="Permalink to this headline">¶</a></h2>
<p>As a first step, we need to describe our 2D convolution computation
in NCHW format.</p>
<p>We define the 2D convolution shape by the batch size,
spatial dimensions, input channels, output channels, kernel dimensions,
kernel dimensions, padding dimensions, and stride dimensions.</p>
<p>We pick the shape of the 9th convolutional layer of the ResNet-18
architecture as our convolution workload parameters.</p>
<p>We’ve added extra operators to the 2D convolution that apply
shifting and clipping to the output in order to mimic a fixed-point
convolution followed by a rectified linear activation.
We describe the TVM dataflow graph of the 2D convolution layer below:</p>
<img alt="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/conv2d_dataflow.png" class="align-center" src="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/conv2d_dataflow.png" />
<p>This computation is intentionally too large to fit onto VTA’s on-chip
buffers all at once. Therefore in the scheduling phase we’ll
rely on computation blocking strategies to break the computation down into
manageable chunks.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p><em>Spatial padding</em></p>
<p>Note that we’ll need to import the TOPI library to apply spatial padding
on the input feature map tensor.
Spatial padding facilitates blocking in the context of 2D convolutions
due to the fact that the same (x, y) spatial location of the input
feature map of any given layer is read more than once if the convolution
kernel window size is greater than one.
On CPUs, and GPUs, one way to increase efficiency of memory accesses
when parallelizing work is spatial packing, which requires data re-layout.
VTA load DMA engine can insert padding automatically so that the original
input feature map does not have to be re-packed in memory.</p>
<p>We show the effect of VTA’s on the fly spatial padding when data is being
loaded from DRAM into VTA’s SRAM, following a 2D strided and padded memory
read.</p>
<a class="last reference internal image-reference" href="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/padding.png"><img alt="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/padding.png" class="align-center" src="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/padding.png" style="width: 480px;" /></a>
</div>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">topi</span>

<span class="c1"># 2D convolution layer dimensions taken from ResNet-18 architecture</span>
<span class="c1"># (9th convolutional layer)</span>
<span class="n">batch_size</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">height</span> <span class="o">=</span> <span class="mi">14</span>
<span class="n">width</span> <span class="o">=</span> <span class="mi">14</span>
<span class="n">in_channels</span> <span class="o">=</span> <span class="mi">256</span>
<span class="n">out_channels</span> <span class="o">=</span> <span class="mi">256</span>
<span class="n">kernel_h</span> <span class="o">=</span> <span class="mi">3</span>
<span class="n">kernel_w</span> <span class="o">=</span> <span class="mi">3</span>
<span class="n">pad_h</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">pad_w</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">stride_h</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">stride_w</span> <span class="o">=</span> <span class="mi">1</span>
<span class="k">assert</span> <span class="n">batch_size</span> <span class="o">%</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span> <span class="o">==</span> <span class="mi">0</span>
<span class="k">assert</span> <span class="n">in_channels</span> <span class="o">%</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span> <span class="o">==</span> <span class="mi">0</span>
<span class="k">assert</span> <span class="n">out_channels</span> <span class="o">%</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span> <span class="o">==</span> <span class="mi">0</span>

<span class="c1"># Input feature map: (N, IC, H, W, n, ic)</span>
<span class="n">data_shape</span> <span class="o">=</span> <span class="p">(</span><span class="n">batch_size</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
              <span class="n">in_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
              <span class="n">height</span><span class="p">,</span>
              <span class="n">width</span><span class="p">,</span>
              <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
              <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">)</span>
<span class="c1"># Kernel: (OC, IC, H, W, oc, ic)</span>
<span class="n">kernel_shape</span> <span class="o">=</span> <span class="p">(</span><span class="n">out_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                <span class="n">in_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
                <span class="n">kernel_h</span><span class="p">,</span>
                <span class="n">kernel_w</span><span class="p">,</span>
                <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">)</span>
<span class="c1"># Derive output feature map dimensions</span>
<span class="n">fout_height</span> <span class="o">=</span> <span class="p">(</span><span class="n">height</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">pad_h</span> <span class="o">-</span> <span class="n">kernel_h</span><span class="p">)</span> <span class="o">//</span> <span class="n">stride_h</span> <span class="o">+</span> <span class="mi">1</span>
<span class="n">fout_width</span> <span class="o">=</span> <span class="p">(</span><span class="n">width</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">pad_w</span> <span class="o">-</span> <span class="n">kernel_w</span><span class="p">)</span> <span class="o">//</span> <span class="n">stride_w</span> <span class="o">+</span> <span class="mi">1</span>
<span class="c1"># Output feature map: (N, OC, H, W, n, oc)</span>
<span class="n">output_shape</span> <span class="o">=</span> <span class="p">(</span><span class="n">batch_size</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                <span class="n">out_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                <span class="n">fout_height</span><span class="p">,</span>
                <span class="n">fout_width</span><span class="p">,</span>
                <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">)</span>

<span class="c1"># Convolution reduction axes</span>
<span class="n">dy</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">reduce_axis</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="n">kernel_h</span><span class="p">),</span> <span class="n">name</span><span class="o">=</span><span class="s1">&#39;dy&#39;</span><span class="p">)</span>
<span class="n">dx</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">reduce_axis</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="n">kernel_w</span><span class="p">),</span> <span class="n">name</span><span class="o">=</span><span class="s1">&#39;dx&#39;</span><span class="p">)</span>
<span class="n">ic</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">reduce_axis</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="n">in_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">),</span> <span class="n">name</span><span class="o">=</span><span class="s1">&#39;ic&#39;</span><span class="p">)</span>
<span class="n">ic_tns</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">reduce_axis</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">),</span> <span class="n">name</span><span class="o">=</span><span class="s1">&#39;ic_tns&#39;</span><span class="p">)</span>

<span class="c1"># Input placeholder tensors</span>
<span class="n">data</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">placeholder</span><span class="p">(</span><span class="n">data_shape</span><span class="p">,</span>
                       <span class="n">name</span><span class="o">=</span><span class="s2">&quot;data&quot;</span><span class="p">,</span>
                       <span class="n">dtype</span><span class="o">=</span><span class="n">env</span><span class="o">.</span><span class="n">inp_dtype</span><span class="p">)</span>
<span class="n">kernel</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">placeholder</span><span class="p">(</span><span class="n">kernel_shape</span><span class="p">,</span>
                         <span class="n">name</span><span class="o">=</span><span class="s2">&quot;kernel&quot;</span><span class="p">,</span>
                         <span class="n">dtype</span><span class="o">=</span><span class="n">env</span><span class="o">.</span><span class="n">wgt_dtype</span><span class="p">)</span>

<span class="c1"># Copy buffers:</span>
<span class="c1">#   Apply spatial padding to input feature map</span>
<span class="n">data_buf</span> <span class="o">=</span> <span class="n">topi</span><span class="o">.</span><span class="n">nn</span><span class="o">.</span><span class="n">pad</span><span class="p">(</span><span class="n">data</span><span class="p">,</span>
                       <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pad_h</span><span class="p">,</span> <span class="n">pad_w</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">],</span>
                       <span class="n">name</span><span class="o">=</span><span class="s2">&quot;data_buf&quot;</span><span class="p">)</span>
<span class="n">kernel_buf</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span><span class="n">kernel_shape</span><span class="p">,</span> <span class="k">lambda</span> <span class="o">*</span><span class="n">i</span><span class="p">:</span> <span class="n">kernel</span><span class="p">(</span><span class="o">*</span><span class="n">i</span><span class="p">),</span> <span class="s2">&quot;kernel_buf&quot;</span><span class="p">)</span>

<span class="c1"># Declare 2D convolution</span>
<span class="n">res_conv</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span>
    <span class="n">output_shape</span><span class="p">,</span>
    <span class="k">lambda</span> <span class="n">bo</span><span class="p">,</span> <span class="n">co</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">ci</span><span class="p">:</span> <span class="n">tvm</span><span class="o">.</span><span class="n">sum</span><span class="p">(</span>
      <span class="n">data_buf</span><span class="p">[</span><span class="n">bo</span><span class="p">,</span> <span class="n">ic</span><span class="p">,</span> <span class="n">i</span><span class="o">*</span><span class="n">stride_h</span><span class="o">+</span><span class="n">dy</span><span class="p">,</span> <span class="n">j</span><span class="o">*</span><span class="n">stride_w</span><span class="o">+</span><span class="n">dx</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">ic_tns</span><span class="p">]</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_dtype</span><span class="p">)</span> <span class="o">*</span>
      <span class="n">kernel_buf</span><span class="p">[</span><span class="n">co</span><span class="p">,</span> <span class="n">ic</span><span class="p">,</span> <span class="n">dy</span><span class="p">,</span> <span class="n">dx</span><span class="p">,</span> <span class="n">ci</span><span class="p">,</span> <span class="n">ic_tns</span><span class="p">]</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_dtype</span><span class="p">),</span>
    <span class="n">axis</span><span class="o">=</span><span class="p">[</span><span class="n">ic</span><span class="p">,</span> <span class="n">dy</span><span class="p">,</span> <span class="n">dx</span><span class="p">,</span> <span class="n">ic_tns</span><span class="p">]),</span>
    <span class="n">name</span><span class="o">=</span><span class="s2">&quot;res_conv&quot;</span><span class="p">)</span>

<span class="c1"># Add shift stage for fix-point normalization</span>
<span class="n">res_shr</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span><span class="n">output_shape</span><span class="p">,</span>
                      <span class="k">lambda</span> <span class="o">*</span><span class="n">i</span><span class="p">:</span> <span class="n">res_conv</span><span class="p">(</span><span class="o">*</span><span class="n">i</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span>
                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;res_shr&quot;</span><span class="p">)</span>

<span class="c1"># Apply clipping between (0, input max value)</span>
<span class="n">inp_max</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">INP_WIDTH</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span>
<span class="n">res_max</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span><span class="n">output_shape</span><span class="p">,</span>
                      <span class="k">lambda</span> <span class="o">*</span><span class="n">i</span><span class="p">:</span> <span class="n">tvm</span><span class="o">.</span><span class="n">max</span><span class="p">(</span><span class="n">res_shr</span><span class="p">(</span><span class="o">*</span><span class="n">i</span><span class="p">),</span> <span class="mi">0</span><span class="p">),</span>
                      <span class="s2">&quot;res_max&quot;</span><span class="p">)</span>
<span class="n">res_min</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span><span class="n">output_shape</span><span class="p">,</span>
                      <span class="k">lambda</span> <span class="o">*</span><span class="n">i</span><span class="p">:</span> <span class="n">tvm</span><span class="o">.</span><span class="n">min</span><span class="p">(</span><span class="n">res_max</span><span class="p">(</span><span class="o">*</span><span class="n">i</span><span class="p">),</span> <span class="n">inp_max</span><span class="p">),</span>
                      <span class="s2">&quot;res_min&quot;</span><span class="p">)</span>

<span class="c1"># Result Tensor</span>
<span class="n">res</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">compute</span><span class="p">(</span><span class="n">output_shape</span><span class="p">,</span>
                  <span class="k">lambda</span> <span class="o">*</span><span class="n">i</span><span class="p">:</span> <span class="n">res_min</span><span class="p">(</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">inp_dtype</span><span class="p">),</span>
                  <span class="n">name</span><span class="o">=</span><span class="s2">&quot;res&quot;</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="scheduling-the-computation">
<h2>Scheduling the Computation<a class="headerlink" href="#scheduling-the-computation" title="Permalink to this headline">¶</a></h2>
<p>We’ll look at a set of schedule transformations necessary to map the
2D convolution onto VTA in an efficient fashion.
Those include:</p>
<ul class="simple">
<li>Computation blocking</li>
<li>Virtual threading to increase compute utilization</li>
<li>Lowering to VTA hardware intrinsics</li>
</ul>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Create TVM schedule</span>
<span class="n">s</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">create_schedule</span><span class="p">(</span><span class="n">res</span><span class="o">.</span><span class="n">op</span><span class="p">)</span>
<span class="c1"># Let&#39;s look at the default TVM schedule</span>
<span class="k">print</span><span class="p">(</span><span class="n">tvm</span><span class="o">.</span><span class="n">lower</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="p">[</span><span class="n">data</span><span class="p">,</span> <span class="n">kernel</span><span class="p">,</span> <span class="n">res</span><span class="p">],</span> <span class="n">simple_mode</span><span class="o">=</span><span class="bp">True</span><span class="p">))</span>
</pre></div>
</div>
<p class="sphx-glr-script-out">Out:</p>
<div class="sphx-glr-script-out highlight-none notranslate"><div class="highlight"><pre><span></span>// attr [data_buf] storage_scope = &quot;global&quot;
allocate data_buf[int8 * 65536]
// attr [kernel_buf] storage_scope = &quot;global&quot;
allocate kernel_buf[int8 * 589824]
// attr [res_conv] storage_scope = &quot;global&quot;
allocate res_conv[int32 * 50176]
produce data_buf {
  for (i1, 0, 16) {
    for (i2, 0, 16) {
      for (i3, 0, 16) {
        for (i5, 0, 16) {
          data_buf[((((((i1*16) + i2)*16) + i3)*16) + i5)] = tvm_if_then_else(((((1 &lt;= i2) &amp;&amp; (i2 &lt; 15)) &amp;&amp; (1 &lt;= i3)) &amp;&amp; (i3 &lt; 15)), data[(((((((i1*14) + i2)*14) + i3)*16) + i5) + -240)], (int8)0)
        }
      }
    }
  }
}
produce kernel_buf {
  for (i0, 0, 16) {
    for (i1, 0, 16) {
      for (i2, 0, 3) {
        for (i3, 0, 3) {
          for (i4, 0, 16) {
            for (i5, 0, 16) {
              kernel_buf[((((((((((i0*16) + i1)*3) + i2)*3) + i3)*16) + i4)*16) + i5)] = kernel[((((((((((i0*16) + i1)*3) + i2)*3) + i3)*16) + i4)*16) + i5)]
            }
          }
        }
      }
    }
  }
}
produce res_conv {
  for (co, 0, 16) {
    for (i, 0, 14) {
      for (j, 0, 14) {
        for (ci, 0, 16) {
          res_conv[((((((co*14) + i)*14) + j)*16) + ci)] = 0
          for (ic, 0, 16) {
            for (dy, 0, 3) {
              for (dx, 0, 3) {
                for (ic_tns, 0, 16) {
                  res_conv[((((((co*14) + i)*14) + j)*16) + ci)] = (res_conv[((((((co*14) + i)*14) + j)*16) + ci)] + (int32(data_buf[((((((((ic*16) + i) + dy)*16) + j) + dx)*16) + ic_tns)])*int32(kernel_buf[((((((((((co*16) + ic)*3) + dy)*3) + dx)*16) + ci)*16) + ic_tns)])))
                }
              }
            }
          }
        }
      }
    }
  }
}
produce res_shr {
  for (i1, 0, 16) {
    for (i2, 0, 14) {
      for (i3, 0, 14) {
        for (i5, 0, 16) {
          res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)] = shift_right(res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)], 8)
        }
      }
    }
  }
}
produce res_max {
  for (i1, 0, 16) {
    for (i2, 0, 14) {
      for (i3, 0, 14) {
        for (i5, 0, 16) {
          res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)] = max(res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)], 0)
        }
      }
    }
  }
}
produce res_min {
  for (i1, 0, 16) {
    for (i2, 0, 14) {
      for (i3, 0, 14) {
        for (i5, 0, 16) {
          res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)] = min(res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)], 127)
        }
      }
    }
  }
}
produce res {
  for (i1, 0, 16) {
    for (i2, 0, 14) {
      for (i3, 0, 14) {
        for (i5, 0, 16) {
          res[((((((i1*14) + i2)*14) + i3)*16) + i5)] = int8(res_conv[((((((i1*14) + i2)*14) + i3)*16) + i5)])
        }
      }
    }
  }
}
</pre></div>
</div>
<div class="section" id="blocking-the-computation">
<h3>Blocking the Computation<a class="headerlink" href="#blocking-the-computation" title="Permalink to this headline">¶</a></h3>
<p>The 2D convolution is by default too large for activations or kernel weights
to fit on VTA’s on-chip buffers all at once.
We apply blocking along input channels, output channels, and along
the height spatial dimensions.
We don’t apply blocking along the width spatial dimension since it’s
the innermost dimension in the NCHW layout (and consequently to increase
locality, it’s best not to block along the innermost dimension).</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Let&#39;s define tiling sizes</span>
<span class="n">b_block</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span>
<span class="n">oc_block</span> <span class="o">=</span> <span class="mi">128</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span>
<span class="n">ic_block</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span>
<span class="n">h_block</span> <span class="o">=</span> <span class="mi">7</span>
<span class="n">w_block</span> <span class="o">=</span> <span class="mi">14</span>

<span class="c1"># Tile the output tensor along the spatial and output channel dimensions</span>
<span class="c1"># (since by default we are doing single batch inference, the split along</span>
<span class="c1">#  the batch dimension has no effect)</span>
<span class="n">b</span><span class="p">,</span> <span class="n">oc</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">b_tns</span><span class="p">,</span> <span class="n">oc_tns</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span>
<span class="n">b_out</span><span class="p">,</span> <span class="n">b_inn</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">b_block</span><span class="p">)</span>
<span class="n">oc_out</span><span class="p">,</span> <span class="n">oc_inn</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">oc</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">oc_block</span><span class="p">)</span>
<span class="n">y_out</span><span class="p">,</span> <span class="n">y_inn</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">y</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">h_block</span><span class="p">)</span>
<span class="n">x_out</span><span class="p">,</span> <span class="n">x_inn</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">w_block</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">reorder</span><span class="p">(</span><span class="n">b_out</span><span class="p">,</span> <span class="n">oc_out</span><span class="p">,</span> <span class="n">y_out</span><span class="p">,</span> <span class="n">x_out</span><span class="p">,</span> <span class="n">b_inn</span><span class="p">,</span> <span class="n">oc_inn</span><span class="p">,</span> <span class="n">y_inn</span><span class="p">,</span> <span class="n">x_inn</span><span class="p">,</span> <span class="n">b_tns</span><span class="p">,</span> <span class="n">oc_tns</span><span class="p">)</span>

<span class="c1"># Move intermediate computation into each output compute tile</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">],</span> <span class="n">x_out</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_shr</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">],</span> <span class="n">x_out</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_max</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">],</span> <span class="n">x_out</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_min</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">],</span> <span class="n">x_out</span><span class="p">)</span>

<span class="c1"># Apply additional loop split along reduction axis (input channel)</span>
<span class="n">b_inn</span><span class="p">,</span> <span class="n">oc_inn</span><span class="p">,</span> <span class="n">y_inn</span><span class="p">,</span> <span class="n">x_inn</span><span class="p">,</span> <span class="n">b_tns</span><span class="p">,</span> <span class="n">oc_tns</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span>
<span class="n">ic_out</span><span class="p">,</span> <span class="n">ic_inn</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">ic</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">ic_block</span><span class="p">)</span>

<span class="c1"># Reorder axes.</span>
<span class="c1"># 1) Group the VTA tensor axes in the inner most position: b_tns, oc_tns, ic_tns</span>
<span class="c1">#    to allow TVM to tensorize.</span>
<span class="c1"># 2) We move the ic_out axis all the way out of the convolution loop to block</span>
<span class="c1">#    along the reduction axis.</span>
<span class="c1"># 3) Now we re-order the block axes: b_inn, oc_inn, y_inn, x_inn, ic_inn, dy, dx.</span>
<span class="c1">#    VTA runtime/hardware requires us to write to a different output feature map</span>
<span class="c1">#    location for every VTA tensor operation.</span>
<span class="c1">#    This restriction requires us to order one of oc_inn, y_inn or x_inn right</span>
<span class="c1">#    before b_tns, since they all affect output feature map indexing.</span>
<span class="c1">#    Therefore, we choose to bring x_inn inside as shown below.</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">reorder</span><span class="p">(</span><span class="n">ic_out</span><span class="p">,</span> <span class="n">b_inn</span><span class="p">,</span> <span class="n">oc_inn</span><span class="p">,</span> <span class="n">y_inn</span><span class="p">,</span> <span class="n">ic_inn</span><span class="p">,</span> <span class="n">dy</span><span class="p">,</span> <span class="n">dx</span><span class="p">,</span> <span class="n">x_inn</span><span class="p">,</span> <span class="n">b_tns</span><span class="p">,</span> <span class="n">oc_tns</span><span class="p">,</span> <span class="n">ic_tns</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="virtual-threading">
<h3>Virtual Threading<a class="headerlink" href="#virtual-threading" title="Permalink to this headline">¶</a></h3>
<p>Virtual threading is a mechanism that increases task-level pipeline
parallelism in the VTA hardware design.
Put it another way, it increases compute resource utilization by hiding
memory access latency.</p>
<p>In the implementation below, virtual threading distributes work across two
threads split along the output channel axis.
We show how work is split when computing the 2D convolution in the figure
below.</p>
<a class="reference internal image-reference" href="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/virtual_threading.png"><img alt="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/virtual_threading.png" class="align-center" src="https://raw.githubusercontent.com/uwsaml/web-data/master/vta/tutorial/virtual_threading.png" style="width: 480px;" /></a>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># VTA only supports 2 virtual threads</span>
<span class="n">v_threads</span> <span class="o">=</span> <span class="mi">2</span>

<span class="c1"># Perform virtual thread split along output channel outer axis</span>
<span class="n">_</span><span class="p">,</span> <span class="n">tx</span> <span class="o">=</span> <span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="n">oc_out</span><span class="p">,</span> <span class="n">factor</span><span class="o">=</span><span class="n">v_threads</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">reorder</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">b_out</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">bind</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">tvm</span><span class="o">.</span><span class="n">thread_axis</span><span class="p">(</span><span class="s2">&quot;cthread&quot;</span><span class="p">))</span>

<span class="c1"># Let&#39;s look at the current TVM schedule after blocking and virtual threading</span>
<span class="k">print</span><span class="p">(</span><span class="n">tvm</span><span class="o">.</span><span class="n">lower</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="p">[</span><span class="n">data</span><span class="p">,</span> <span class="n">kernel</span><span class="p">,</span> <span class="n">res</span><span class="p">],</span> <span class="n">simple_mode</span><span class="o">=</span><span class="bp">True</span><span class="p">))</span>
</pre></div>
</div>
<p class="sphx-glr-script-out">Out:</p>
<div class="sphx-glr-script-out highlight-none notranslate"><div class="highlight"><pre><span></span>// attr [data_buf] storage_scope = &quot;global&quot;
allocate data_buf[int8 * 65536]
// attr [kernel_buf] storage_scope = &quot;global&quot;
allocate kernel_buf[int8 * 589824]
// attr [res_conv] storage_scope = &quot;global&quot;
allocate res_conv[int32 * 25088]
produce data_buf {
  for (i1, 0, 16) {
    for (i2, 0, 16) {
      for (i3, 0, 16) {
        for (i5, 0, 16) {
          data_buf[((((((i1*16) + i2)*16) + i3)*16) + i5)] = tvm_if_then_else(((((1 &lt;= i2) &amp;&amp; (i2 &lt; 15)) &amp;&amp; (1 &lt;= i3)) &amp;&amp; (i3 &lt; 15)), data[(((((((i1*14) + i2)*14) + i3)*16) + i5) + -240)], (int8)0)
        }
      }
    }
  }
}
produce kernel_buf {
  for (i0, 0, 16) {
    for (i1, 0, 16) {
      for (i2, 0, 3) {
        for (i3, 0, 3) {
          for (i4, 0, 16) {
            for (i5, 0, 16) {
              kernel_buf[((((((((((i0*16) + i1)*3) + i2)*3) + i3)*16) + i4)*16) + i5)] = kernel[((((((((((i0*16) + i1)*3) + i2)*3) + i3)*16) + i4)*16) + i5)]
            }
          }
        }
      }
    }
  }
}
produce res {
  for (i2.outer, 0, 2) {
    produce res_conv {
      for (co.init, 0, 8) {
        for (i.init, 0, 7) {
          for (j.init, 0, 14) {
            for (ci.init, 0, 16) {
              res_conv[((((((co.init*7) + i.init)*14) + j.init)*16) + ci.init)] = 0
              res_conv[(((((((co.init*7) + i.init)*14) + j.init)*16) + ci.init) + 12544)] = 0
            }
          }
        }
      }
      for (ic.outer, 0, 16) {
        for (co, 0, 8) {
          for (i, 0, 7) {
            for (dy, 0, 3) {
              for (dx, 0, 3) {
                for (j, 0, 14) {
                  for (ci, 0, 16) {
                    for (ic_tns, 0, 16) {
                      res_conv[((((((co*7) + i)*14) + j)*16) + ci)] = (res_conv[((((((co*7) + i)*14) + j)*16) + ci)] + (int32(data_buf[(((((((ic.outer*4096) + (i2.outer*1792)) + (i*256)) + (dy*256)) + (j*16)) + (dx*16)) + ic_tns)])*int32(kernel_buf[((((((((((co*16) + ic.outer)*3) + dy)*3) + dx)*16) + ci)*16) + ic_tns)])))
                      res_conv[(((((((co*7) + i)*14) + j)*16) + ci) + 12544)] = (res_conv[(((((((co*7) + i)*14) + j)*16) + ci) + 12544)] + (int32(data_buf[(((((((ic.outer*4096) + (i2.outer*1792)) + (i*256)) + (dy*256)) + (j*16)) + (dx*16)) + ic_tns)])*int32(kernel_buf[(((((((((((co*16) + ic.outer)*3) + dy)*3) + dx)*16) + ci)*16) + ic_tns) + 294912)])))
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
    produce res_shr {
      for (i1, 0, 8) {
        for (i2, 0, 7) {
          for (i3, 0, 14) {
            for (i5, 0, 16) {
              res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)] = shift_right(res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)], 8)
              res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)] = shift_right(res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)], 8)
            }
          }
        }
      }
    }
    produce res_max {
      for (i1, 0, 8) {
        for (i2, 0, 7) {
          for (i3, 0, 14) {
            for (i5, 0, 16) {
              res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)] = max(res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)], 0)
              res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)] = max(res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)], 0)
            }
          }
        }
      }
    }
    produce res_min {
      for (i1, 0, 8) {
        for (i2, 0, 7) {
          for (i3, 0, 14) {
            for (i5, 0, 16) {
              res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)] = min(res_conv[((((((i1*7) + i2)*14) + i3)*16) + i5)], 127)
              res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)] = min(res_conv[(((((((i1*7) + i2)*14) + i3)*16) + i5) + 12544)], 127)
            }
          }
        }
      }
    }
    for (i1.inner, 0, 8) {
      for (i2.inner, 0, 7) {
        for (i3.inner, 0, 14) {
          for (i5, 0, 16) {
            res[((((((((i1.inner*2) + i2.outer)*7) + i2.inner)*14) + i3.inner)*16) + i5)] = int8(res_conv[((((((i1.inner*7) + i2.inner)*14) + i3.inner)*16) + i5)])
            res[(((((((((i1.inner*2) + i2.outer)*7) + i2.inner)*14) + i3.inner)*16) + i5) + 25088)] = int8(res_conv[(((((((i1.inner*7) + i2.inner)*14) + i3.inner)*16) + i5) + 12544)])
          }
        }
      }
    }
  }
}
</pre></div>
</div>
</div>
<div class="section" id="lowering-copies-to-dma-transfers">
<h3>Lowering Copies to DMA Transfers<a class="headerlink" href="#lowering-copies-to-dma-transfers" title="Permalink to this headline">¶</a></h3>
<p>Next we set the buffer scopes to the corresponding on-chip VTA SRAM buffers.
We move the load loops into the 2D convolution computation loop to stage
memory loads such that they fit in the on-chip SRAM buffers.
Finally we annotate the load/store loop outer axes with the DMA copy pragma
to perform bulk memory transfers on VTA.</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Set scope of SRAM buffers</span>
<span class="n">s</span><span class="p">[</span><span class="n">data_buf</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">inp_scope</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">kernel_buf</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">wgt_scope</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_scope</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_shr</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_scope</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_min</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_scope</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_max</span><span class="p">]</span><span class="o">.</span><span class="n">set_scope</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_scope</span><span class="p">)</span>

<span class="c1"># Block data and kernel cache reads</span>
<span class="n">s</span><span class="p">[</span><span class="n">data_buf</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">],</span> <span class="n">ic_out</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">kernel_buf</span><span class="p">]</span><span class="o">.</span><span class="n">compute_at</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">],</span> <span class="n">ic_out</span><span class="p">)</span>

<span class="c1"># Use DMA copy pragma on DRAM-&gt;SRAM operations</span>
<span class="n">s</span><span class="p">[</span><span class="n">data_buf</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">data_buf</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">dma_copy</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">kernel_buf</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">kernel_buf</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">dma_copy</span><span class="p">)</span>

<span class="c1"># Use DMA copy pragma on SRAM-&gt;DRAM operation in each result block</span>
<span class="c1"># (this implies that these copies should be performed along b_inn,</span>
<span class="c1"># or result axis 4)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">dma_copy</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="lowering-computation-to-vta-compute-intrinsics">
<h3>Lowering Computation to VTA Compute Intrinsics<a class="headerlink" href="#lowering-computation-to-vta-compute-intrinsics" title="Permalink to this headline">¶</a></h3>
<p>The last phase is to lower the computation loops down to VTA hardware
intrinsics by mapping the 2D convolution to tensor intrinsics,
and mapping the shift, and clipping computation to the vector ALU.</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Apply tensorization over the batch tensor tile axis</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_conv</span><span class="p">]</span><span class="o">.</span><span class="n">tensorize</span><span class="p">(</span><span class="n">b_tns</span><span class="p">,</span> <span class="n">env</span><span class="o">.</span><span class="n">gemm</span><span class="p">)</span>

<span class="c1"># Add an ALU pragma over the shift and clipping operations</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_shr</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res_shr</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">alu</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_min</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res_min</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">alu</span><span class="p">)</span>
<span class="n">s</span><span class="p">[</span><span class="n">res_max</span><span class="p">]</span><span class="o">.</span><span class="n">pragma</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="n">res_max</span><span class="p">]</span><span class="o">.</span><span class="n">op</span><span class="o">.</span><span class="n">axis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">env</span><span class="o">.</span><span class="n">alu</span><span class="p">)</span>

<span class="c1"># Let&#39;s look at the final lowered TVM schedule after lowering memory</span>
<span class="c1"># loads/stores down to DMA copy intrinsics, and the computation down to</span>
<span class="c1"># VTA compute intrinsics.</span>
<span class="k">print</span><span class="p">(</span><span class="n">vta</span><span class="o">.</span><span class="n">lower</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="p">[</span><span class="n">data</span><span class="p">,</span> <span class="n">kernel</span><span class="p">,</span> <span class="n">res</span><span class="p">],</span> <span class="n">simple_mode</span><span class="o">=</span><span class="bp">True</span><span class="p">))</span>
</pre></div>
</div>
<p class="sphx-glr-script-out">Out:</p>
<div class="sphx-glr-script-out highlight-none notranslate"><div class="highlight"><pre><span></span>// attr [res_conv] storage_scope = &quot;local.acc_buffer&quot;
// attr [data_buf] storage_scope = &quot;local.inp_buffer&quot;
// attr [kernel_buf] storage_scope = &quot;local.wgt_buffer&quot;
produce res {
  vta.coproc_dep_push(3, 2)
  vta.coproc_dep_push(3, 2)
  for (i2.outer, 0, 2) {
    produce res_conv {
      for (cthread.s, 0, 2) {
        // attr [iter_var(vta, , vta)] coproc_scope = 2
        vta.coproc_dep_pop(3, 2)
        // attr [iter_var(vta, , vta)] coproc_uop_scope = &quot;VTAPushGEMMOp&quot;
        VTAUopLoopBegin(8, 98, 0, 0)
        VTAUopLoopBegin(7, 14, 0, 0)
        for (j.init, 0, 14) {
          VTAUopPush(0, 1, ((cthread.s*784) + j.init), 0, 0, 0, 0, 0)
        }
        VTAUopLoopEnd()
        VTAUopLoopEnd()
        vta.coproc_dep_push(2, 1)
      }
      for (ic.outer, 0, 16) {
        // attr [iter_var(vta, , vta)] coproc_scope = 1
        vta.coproc_dep_pop(2, 1)
        produce data_buf {
          VTALoadBuffer2D(tvm_thread_context(VTATLSCommandHandle()), data, (((((ic.outer*2) + i2.outer)*7) - min((i2.outer*7), 1))*14), 14, ((min((i2.outer*7), 1) - max(((i2.outer*7) + -6), 0)) + 8), 14, 1, (1 - min((i2.outer*7), 1)), 1, max(((i2.outer*7) + -6), 0), 0, 2)
        }
        produce kernel_buf {
          VTALoadBuffer2D(tvm_thread_context(VTATLSCommandHandle()), kernel, (ic.outer*9), 9, 8, 144, 0, 0, 0, 0, 0, 1)
        }
        vta.coproc_dep_push(1, 2)
        // attr [iter_var(vta, , vta)] coproc_scope = 1
        vta.coproc_dep_pop(2, 1)
        produce data_buf {
          VTALoadBuffer2D(tvm_thread_context(VTATLSCommandHandle()), data, (((((ic.outer*2) + i2.outer)*7) - min((i2.outer*7), 1))*14), 14, ((min((i2.outer*7), 1) - max(((i2.outer*7) + -6), 0)) + 8), 14, 1, (1 - min((i2.outer*7), 1)), 1, max(((i2.outer*7) + -6), 0), 144, 2)
        }
        produce kernel_buf {
          VTALoadBuffer2D(tvm_thread_context(VTATLSCommandHandle()), kernel, ((ic.outer*9) + 1152), 9, 8, 144, 0, 0, 0, 0, 72, 1)
        }
        vta.coproc_dep_push(1, 2)
        for (cthread.s, 0, 2) {
          // attr [iter_var(vta, , vta)] coproc_scope = 2
          vta.coproc_dep_pop(1, 2)
          // attr [iter_var(vta, , vta)] coproc_uop_scope = &quot;VTAPushGEMMOp&quot;
          VTAUopLoopBegin(8, 98, 0, 9)
          VTAUopLoopBegin(7, 14, 16, 0)
          for (dy, 0, 3) {
            for (dx, 0, 3) {
              for (j, 0, 14) {
                VTAUopPush(0, 0, ((cthread.s*784) + j), ((cthread.s*144) + (((16*dy) + j) + dx)), ((cthread.s*72) + ((3*dy) + dx)), 0, 0, 0)
              }
            }
          }
          VTAUopLoopEnd()
          VTAUopLoopEnd()
          vta.coproc_dep_push(2, 1)
        }
      }
      vta.coproc_dep_pop(2, 1)
      vta.coproc_dep_pop(2, 1)
    }
    for (cthread.s, 0, 2) {
      // attr [iter_var(vta, , vta)] coproc_scope = 2
      // attr [iter_var(vta, , vta)] coproc_uop_scope = &quot;VTAPushALUOp&quot;
      produce res_shr {
        VTAUopLoopBegin(784, 1, 1, 0)
        VTAUopPush(1, 0, (cthread.s*784), (cthread.s*784), 0, 3, 1, 8)
        VTAUopLoopEnd()
      }
      // attr [iter_var(vta, , vta)] coproc_uop_scope = &quot;VTAPushALUOp&quot;
      produce res_max {
        VTAUopLoopBegin(784, 1, 1, 0)
        VTAUopPush(1, 0, (cthread.s*784), (cthread.s*784), 0, 1, 1, 0)
        VTAUopLoopEnd()
      }
      // attr [iter_var(vta, , vta)] coproc_uop_scope = &quot;VTAPushALUOp&quot;
      produce res_min {
        VTAUopLoopBegin(784, 1, 1, 0)
        VTAUopPush(1, 0, (cthread.s*784), (cthread.s*784), 0, 0, 1, 127)
        VTAUopLoopEnd()
      }
      vta.coproc_dep_push(2, 3)
    }
    for (cthread.s, 0, 2) {
      // attr [iter_var(vta, , vta)] coproc_scope = 3
      vta.coproc_dep_pop(2, 3)
      for (i1.inner, 0, 8) {
        for (i2.inner, 0, 7) {
          for (i3.inner, 0, 14) {
            VTAStoreBuffer2D(tvm_thread_context(VTATLSCommandHandle()), ((cthread.s*784) + ((((i1.inner*7) + i2.inner)*14) + i3.inner)), 4, res, ((((((((cthread.s*8) + i1.inner)*2) + i2.outer)*7) + i2.inner)*14) + i3.inner), 1, 1, 1)
          }
        }
      }
      vta.coproc_dep_push(3, 2)
    }
  }
  vta.coproc_dep_pop(3, 2)
  vta.coproc_dep_pop(3, 2)
}
vta.coproc_sync()
</pre></div>
</div>
</div>
</div>
<div class="section" id="tvm-compilation-and-verification">
<h2>TVM Compilation and Verification<a class="headerlink" href="#tvm-compilation-and-verification" title="Permalink to this headline">¶</a></h2>
<p>After specifying the schedule, we can compile it into a TVM function.
We save the module so we can send it over RPC.
We run the function and verify it against a numpy implementation to
ensure correctness.</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># This library facilitates 2D convolution testing</span>
<span class="kn">from</span> <span class="nn">topi.testing</span> <span class="kn">import</span> <span class="n">conv2d_nchw_python</span>

<span class="c1"># Compile the TVM module</span>
<span class="n">my_conv</span> <span class="o">=</span> <span class="n">vta</span><span class="o">.</span><span class="n">build</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="p">[</span><span class="n">data</span><span class="p">,</span> <span class="n">kernel</span><span class="p">,</span> <span class="n">res</span><span class="p">],</span> <span class="s2">&quot;ext_dev&quot;</span><span class="p">,</span> <span class="n">env</span><span class="o">.</span><span class="n">target_host</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="s2">&quot;my_conv&quot;</span><span class="p">)</span>
<span class="n">temp</span> <span class="o">=</span> <span class="n">util</span><span class="o">.</span><span class="n">tempdir</span><span class="p">()</span>
<span class="n">my_conv</span><span class="o">.</span><span class="n">save</span><span class="p">(</span><span class="n">temp</span><span class="o">.</span><span class="n">relpath</span><span class="p">(</span><span class="s2">&quot;conv2d.o&quot;</span><span class="p">))</span>
<span class="n">remote</span><span class="o">.</span><span class="n">upload</span><span class="p">(</span><span class="n">temp</span><span class="o">.</span><span class="n">relpath</span><span class="p">(</span><span class="s2">&quot;conv2d.o&quot;</span><span class="p">))</span>
<span class="n">f</span> <span class="o">=</span> <span class="n">remote</span><span class="o">.</span><span class="n">load_module</span><span class="p">(</span><span class="s2">&quot;conv2d.o&quot;</span><span class="p">)</span>

<span class="c1"># Get the remote device context</span>
<span class="n">ctx</span> <span class="o">=</span> <span class="n">remote</span><span class="o">.</span><span class="n">ext_dev</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>

<span class="c1"># Initialize the data and kernel arrays randomly in the int range</span>
<span class="c1"># of (-128, 128] in NCHW layout</span>
<span class="n">data_np</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span>
    <span class="o">-</span><span class="mi">128</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span>
    <span class="n">size</span><span class="o">=</span><span class="p">(</span><span class="n">batch_size</span><span class="p">,</span> <span class="n">in_channels</span><span class="p">,</span> <span class="n">height</span><span class="p">,</span> <span class="n">width</span><span class="p">))</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">data</span><span class="o">.</span><span class="n">dtype</span><span class="p">)</span>
<span class="n">kernel_np</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span>
    <span class="o">-</span><span class="mi">128</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span>
    <span class="n">size</span><span class="o">=</span><span class="p">(</span><span class="n">out_channels</span><span class="p">,</span> <span class="n">in_channels</span><span class="p">,</span> <span class="n">kernel_h</span><span class="p">,</span> <span class="n">kernel_w</span><span class="p">))</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">kernel</span><span class="o">.</span><span class="n">dtype</span><span class="p">)</span>

<span class="c1"># Apply packing to the data and kernel arrays from a 2D NCHW</span>
<span class="c1"># to a 4D NCHWnc packed layout</span>
<span class="n">data_packed</span> <span class="o">=</span> <span class="n">data_np</span><span class="o">.</span><span class="n">reshape</span><span class="p">(</span><span class="n">batch_size</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                              <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                              <span class="n">in_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
                              <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
                              <span class="n">height</span><span class="p">,</span>
                              <span class="n">width</span><span class="p">)</span><span class="o">.</span><span class="n">transpose</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span>

<span class="n">kernel_packed</span> <span class="o">=</span> <span class="n">kernel_np</span><span class="o">.</span><span class="n">reshape</span><span class="p">(</span><span class="n">out_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                                  <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                                  <span class="n">in_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
                                  <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_IN</span><span class="p">,</span>
                                  <span class="n">kernel_h</span><span class="p">,</span>
                                  <span class="n">kernel_w</span><span class="p">)</span><span class="o">.</span><span class="n">transpose</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span>

<span class="c1"># Format the input/output arrays with tvm.nd.array to the DLPack standard</span>
<span class="n">data_nd</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">nd</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">data_packed</span><span class="p">,</span> <span class="n">ctx</span><span class="p">)</span>
<span class="n">kernel_nd</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">nd</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">kernel_packed</span><span class="p">,</span> <span class="n">ctx</span><span class="p">)</span>
<span class="n">res_nd</span> <span class="o">=</span> <span class="n">tvm</span><span class="o">.</span><span class="n">nd</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">zeros</span><span class="p">(</span><span class="n">output_shape</span><span class="p">)</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">res</span><span class="o">.</span><span class="n">dtype</span><span class="p">),</span> <span class="n">ctx</span><span class="p">)</span>

<span class="c1"># Invoke the module to perform the computation</span>
<span class="n">f</span><span class="p">(</span><span class="n">data_nd</span><span class="p">,</span> <span class="n">kernel_nd</span><span class="p">,</span> <span class="n">res_nd</span><span class="p">)</span>

<span class="c1"># Verify against numpy implementation</span>
<span class="n">res_ref</span> <span class="o">=</span> <span class="n">conv2d_nchw_python</span><span class="p">(</span><span class="n">data_np</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_dtype</span><span class="p">),</span>
                            <span class="n">kernel_np</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_dtype</span><span class="p">),</span>
                            <span class="p">(</span><span class="n">stride_h</span><span class="p">,</span> <span class="n">stride_w</span><span class="p">),</span>
                            <span class="p">(</span><span class="n">pad_h</span><span class="p">,</span> <span class="n">pad_w</span><span class="p">))</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">acc_dtype</span><span class="p">)</span>
<span class="n">res_ref</span> <span class="o">=</span> <span class="n">res_ref</span> <span class="o">&gt;&gt;</span> <span class="n">env</span><span class="o">.</span><span class="n">INP_WIDTH</span>
<span class="n">res_ref</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">clip</span><span class="p">(</span><span class="n">res_ref</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">inp_max</span><span class="p">)</span>
<span class="n">res_ref</span> <span class="o">=</span> <span class="n">res_ref</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="n">res</span><span class="o">.</span><span class="n">dtype</span><span class="p">)</span>
<span class="n">res_ref</span> <span class="o">=</span> <span class="n">res_ref</span><span class="o">.</span><span class="n">reshape</span><span class="p">((</span><span class="n">batch_size</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                           <span class="n">env</span><span class="o">.</span><span class="n">BATCH</span><span class="p">,</span>
                           <span class="n">out_channels</span> <span class="o">//</span> <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                           <span class="n">env</span><span class="o">.</span><span class="n">BLOCK_OUT</span><span class="p">,</span>
                           <span class="n">fout_height</span><span class="p">,</span>
                           <span class="n">fout_width</span><span class="p">))</span><span class="o">.</span><span class="n">transpose</span><span class="p">((</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span>
<span class="n">tvm</span><span class="o">.</span><span class="n">testing</span><span class="o">.</span><span class="n">assert_allclose</span><span class="p">(</span><span class="n">res_ref</span><span class="p">,</span> <span class="n">res_nd</span><span class="o">.</span><span class="n">asnumpy</span><span class="p">())</span>
<span class="k">print</span><span class="p">(</span><span class="s2">&quot;Successful 2D convolution test!&quot;</span><span class="p">)</span>
</pre></div>
</div>
<p class="sphx-glr-script-out">Out:</p>
<div class="sphx-glr-script-out highlight-none notranslate"><div class="highlight"><pre><span></span>Successful 2D convolution test!
</pre></div>
</div>
</div>
<div class="section" id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Permalink to this headline">¶</a></h2>
<p>This tutorial demonstrates how TVM scheduling primitives can be used to
lower 2D convolution onto hardware accelerator intrinsics, making
use of hardware specific optimizations, such as latency hiding with
virtual threading.</p>
<p><strong>Total running time of the script:</strong> ( 0 minutes  1.947 seconds)</p>
<div class="sphx-glr-footer class sphx-glr-footer-example docutils container" id="sphx-glr-download-vta-tutorials-convolution-opt-py">
<div class="sphx-glr-download docutils container">
<a class="reference download internal" download="" href="../../_downloads/677ba767635bfb94434c14dcc697c076/convolution_opt.py"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Python</span> <span class="pre">source</span> <span class="pre">code:</span> <span class="pre">convolution_opt.py</span></code></a></div>
<div class="sphx-glr-download docutils container">
<a class="reference download internal" download="" href="../../_downloads/d3ccf8bd7c444c4831f4a92b007da552/convolution_opt.ipynb"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Jupyter</span> <span class="pre">notebook:</span> <span class="pre">convolution_opt.ipynb</span></code></a></div>
</div>
<p class="sphx-glr-signature"><a class="reference external" href="https://sphinx-gallery.readthedocs.io">Gallery generated by Sphinx-Gallery</a></p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../../deploy/index.html" class="btn btn-neutral float-right" title="Deploy and Integration" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="resnet.html" class="btn btn-neutral float-left" title="ResNet Inference Example" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, tvm developers

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
    <!-- Theme Analytics -->
    <script>
    (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
    })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

    ga('create', 'UA-75982049-2', 'auto');
    ga('send', 'pageview');
    </script>

    
   

</body>
</html>