// Seed: 3280470379
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  ;
  wire id_4;
  assign id_3 = 1 ? "" == 1'h0 : id_2;
  localparam id_5 = 1'b0;
  wire id_6 = id_2;
  final $clog2(28);
  ;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2
    , id_7,
    output wire id_3,
    input tri0 id_4,
    input wand id_5
);
  parameter id_8 = 1;
  reg id_9;
  logic id_10;
  wire [-1 : 1] id_11;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  initial begin : LABEL_0
    if ('b0) id_9 = -1'b0;
    $signed(72);
    ;
  end
endmodule
