Timing Analyzer report for trobina_controller
Sun Mar 07 21:39:41 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; trobina_controller                                  ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CEBA4F23C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  68.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                 ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+
; constrains/bladerf.sdc                                                                        ; OK     ; Sun Mar 07 21:37:11 2021 ;
; ../fpga/platforms/common/bladerf/constraints/ad9361.sdc                                       ; OK     ; Sun Mar 07 21:37:11 2021 ;
; ../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc                           ; OK     ; Sun Mar 07 21:37:11 2021 ;
; ../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc ; OK     ; Sun Mar 07 21:37:12 2021 ;
; ../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc                        ; OK     ; Sun Mar 07 21:37:12 2021 ;
; ../fpga/platforms/bladerf-micro/constraints/spi.sdc                                           ; OK     ; Sun Mar 07 21:37:12 2021 ;
; ../fpga/platforms/bladerf-micro/constraints/i2c.sdc                                           ; OK     ; Sun Mar 07 21:37:12 2021 ;
; nios_cpu/synthesis/submodules/altera_reset_controller.sdc                                     ; OK     ; Sun Mar 07 21:37:12 2021 ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc                                          ; OK     ; Sun Mar 07 21:37:12 2021 ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                             ; Type      ; Period   ; Frequency ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                               ; Source                                                                                                                                    ; Targets                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; adf_sclk_pin                                                                                                                           ; Generated ; 124.996  ; 8.0 MHz   ; 62.498 ; 124.996  ;            ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; peri_sclk_reg                                                                                                                        ; nios_cpu:U_nios_system|nios_cpu_peripheral_spi:peripheral_spi|SCLK_reg                                                                    ; { adf_sclk }                                                                                                                               ;
; adi_rx_clock                                                                                                                           ; Base      ; 4.000    ; 250.0 MHz ; 0.000  ; 2.000    ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                      ;                                                                                                                                           ; { adi_rx_clock }                                                                                                                           ;
; adi_sclk_pin                                                                                                                           ; Generated ; 24.999   ; 40.0 MHz  ; 0.000  ; 12.499   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; adi_sclk_reg                                                                                                                         ; nios_cpu:U_nios_system|nios_cpu_ad9361:ad9361|SCLK_reg                                                                                    ; { adi_spi_sclk }                                                                                                                           ;
; adi_sclk_reg                                                                                                                           ; Generated ; 24.999   ; 40.0 MHz  ; 0.000  ; 12.499   ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                  ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                       ; { nios_cpu:U_nios_system|nios_cpu_ad9361:ad9361|SCLK_reg }                                                                                 ;
; altera_reserved_tck                                                                                                                    ; Base      ; 33.333   ; 30.0 MHz  ; 0.000  ; 16.666   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                      ;                                                                                                                                           ; { altera_reserved_tck }                                                                                                                    ;
; c5_clock2                                                                                                                              ; Base      ; 26.041   ; 38.4 MHz  ; 0.000  ; 13.020   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                      ;                                                                                                                                           ; { c5_clock2 }                                                                                                                              ;
; dac_sclk_pin                                                                                                                           ; Generated ; 124.996  ; 8.0 MHz   ; 0.000  ; 62.498   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; peri_sclk_reg                                                                                                                        ; nios_cpu:U_nios_system|nios_cpu_peripheral_spi:peripheral_spi|SCLK_reg                                                                    ; { dac_sclk }                                                                                                                               ;
; i2c_scl_reg                                                                                                                            ; Generated ; 2499.936 ; 0.4 MHz   ; 0.000  ; 1249.968 ;            ; 200       ; 1           ;       ;        ;           ;            ; false    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                  ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                       ; { nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen }    ;
; peri_sclk_reg                                                                                                                          ; Generated ; 124.996  ; 8.0 MHz   ; 0.000  ; 62.498   ;            ; 10        ; 1           ;       ;        ;           ;            ; false    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                  ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                       ; { nios_cpu:U_nios_system|nios_cpu_peripheral_spi:peripheral_spi|SCLK_reg }                                                                 ;
; pwr_scl_pin                                                                                                                            ; Generated ; 2499.936 ; 0.4 MHz   ; 0.000  ; 1249.968 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; i2c_scl_reg                                                                                                                          ; nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; { pwr_scl }                                                                                                                                ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk  ; Generated ; 8.000    ; 125.0 MHz ; 4.000  ; 6.000    ; 25.00      ; 4         ; 1           ; 180.0 ;        ;           ;            ; false    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|vco0ph[0]  ; { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk }  ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; Generated ; 2.000    ; 500.0 MHz ; 1.000  ; 2.000    ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|vco0ph[0] ; { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk } ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 2.000    ; 500.0 MHz ; 0.000  ; 1.000    ; 50.00      ; 2         ; 4           ;       ;        ;           ;            ; false    ; adi_rx_clock                                                                                                                         ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin      ; { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] }   ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; Generated ; 8.000    ; 125.0 MHz ; 7.000  ; 11.000   ; 50.00      ; 4         ; 1           ; 315.0 ;        ;           ;            ; false    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0] ; { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk } ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; Generated ; 3.124    ; 320.0 MHz ; 0.000  ; 1.562    ; 50.00      ; 6         ; 50          ;       ;        ;           ;            ; false    ; c5_clock2                                                                                                                            ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                         ; { U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                      ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; Generated ; 12.499   ; 80.0 MHz  ; 0.000  ; 6.249    ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                    ; { U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                             ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; 43.88 MHz  ; 43.88 MHz       ; c5_clock2                                                                                                                              ;      ;
; 51.82 MHz  ; 51.82 MHz       ; altera_reserved_tck                                                                                                                    ;      ;
; 96.55 MHz  ; 96.55 MHz       ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ;      ;
; 99.65 MHz  ; 99.65 MHz       ; adi_sclk_reg                                                                                                                           ;      ;
; 135.08 MHz ; 135.08 MHz      ; adi_rx_clock                                                                                                                           ;      ;
; 162.63 MHz ; 162.63 MHz      ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; adi_rx_clock                                                                                                                           ; -3.403   ; -84.041       ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 1.851    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 2.142    ; 0.000         ;
; c5_clock2                                                                                                                              ; 3.253    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 3.503    ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 7.019    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 14.964   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 36.344   ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 47.356   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 1148.584 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                                                                                                    ; 0.189    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.264    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.301    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 0.421    ; 0.000         ;
; c5_clock2                                                                                                                              ; 0.492    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 0.515    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 1.703    ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 57.499   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 65.209   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 2149.711 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; -8.458 ; -49.123       ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 6.981  ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 12.739 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 1.219 ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 1.535 ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1.594 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; 0.980    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; 1.000    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 1.279    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; 1.562    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 2.397    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 4.651    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 11.531   ; 0.000         ;
; c5_clock2                                                                                                                              ; 12.116   ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.509   ; 0.000         ;
; peri_sclk_reg                                                                                                                          ; 62.131   ; 0.000         ;
; i2c_scl_reg                                                                                                                            ; 1249.785 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 417
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
Worst Case Available Settling Time: 6.877 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                             ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; 42.03 MHz  ; 42.03 MHz       ; c5_clock2                                                                                                                              ;      ;
; 51.41 MHz  ; 51.41 MHz       ; altera_reserved_tck                                                                                                                    ;      ;
; 96.45 MHz  ; 96.45 MHz       ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ;      ;
; 99.7 MHz   ; 99.7 MHz        ; adi_sclk_reg                                                                                                                           ;      ;
; 132.35 MHz ; 132.35 MHz      ; adi_rx_clock                                                                                                                           ;      ;
; 164.64 MHz ; 164.64 MHz      ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; adi_rx_clock                                                                                                                           ; -3.556   ; -88.948       ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 1.926    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 2.131    ; 0.000         ;
; c5_clock2                                                                                                                              ; 2.247    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 3.705    ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 6.941    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 14.969   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 36.481   ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 47.349   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 1148.625 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.081    ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 0.181    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.290    ; 0.000         ;
; c5_clock2                                                                                                                              ; 0.499    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 0.531    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 0.546    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 1.607    ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 57.357   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 65.191   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 2149.680 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; -8.074 ; -46.930       ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 7.132  ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 13.032 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 1.191 ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 1.460 ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1.513 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; 0.978    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; 1.000    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 1.136    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; 1.562    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 2.342    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 4.595    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 11.635   ; 0.000         ;
; c5_clock2                                                                                                                              ; 12.264   ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.490   ; 0.000         ;
; peri_sclk_reg                                                                                                                          ; 62.046   ; 0.000         ;
; i2c_scl_reg                                                                                                                            ; 1249.777 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 417
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
Worst Case Available Settling Time: 6.942 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; adi_rx_clock                                                                                                                           ; 1.188    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 4.553    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 6.134    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 6.642    ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 10.545   ; 0.000         ;
; c5_clock2                                                                                                                              ; 17.200   ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 20.438   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 37.513   ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 49.843   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 1149.212 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                                                                                                    ; 0.028    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.104    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.129    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 0.176    ; 0.000         ;
; c5_clock2                                                                                                                              ; 0.186    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 0.190    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 0.914    ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 58.054   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 65.519   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 2149.672 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; -4.516 ; -26.071       ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 9.470  ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.008 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.529 ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 0.545 ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.623 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; 0.988    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; 1.000    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; 1.562    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 1.580    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 2.892    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 5.141    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 12.084   ; 0.000         ;
; c5_clock2                                                                                                                              ; 12.118   ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.589   ; 0.000         ;
; peri_sclk_reg                                                                                                                          ; 62.161   ; 0.000         ;
; i2c_scl_reg                                                                                                                            ; 1249.756 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 417
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
Worst Case Available Settling Time: 11.557 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; adi_rx_clock                                                                                                                           ; 1.354    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 4.998    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 6.674    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 7.417    ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 10.668   ; 0.000         ;
; c5_clock2                                                                                                                              ; 17.718   ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 20.859   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 37.727   ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 50.024   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 1149.308 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                                                                                                    ; 0.010    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.016    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.120    ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 0.173    ; 0.000         ;
; c5_clock2                                                                                                                              ; 0.177    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 0.182    ; 0.000         ;
; adi_sclk_pin                                                                                                                           ; 0.831    ; 0.000         ;
; dac_sclk_pin                                                                                                                           ; 57.992   ; 0.000         ;
; adf_sclk_pin                                                                                                                           ; 65.522   ; 0.000         ;
; pwr_scl_pin                                                                                                                            ; 2149.657 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; -3.784 ; -21.781       ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 9.834  ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.239 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.196 ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 0.487 ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.566 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                                  ; Slack    ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; 0.988    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; 1.000    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; 1.562    ; 0.000         ;
; adi_rx_clock                                                                                                                           ; 1.564    ; 0.000         ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 2.893    ; 0.000         ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 5.143    ; 0.000         ;
; c5_clock2                                                                                                                              ; 12.080   ; 0.000         ;
; adi_sclk_reg                                                                                                                           ; 12.086   ; 0.000         ;
; altera_reserved_tck                                                                                                                    ; 15.642   ; 0.000         ;
; peri_sclk_reg                                                                                                                          ; 62.197   ; 0.000         ;
; i2c_scl_reg                                                                                                                            ; 1249.808 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 417
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
Worst Case Available Settling Time: 11.684 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                                                                                                   ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                        ; -3.556   ; 0.010    ; -8.458   ; 0.196   ; 0.978               ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; N/A      ; N/A      ; N/A      ; N/A     ; 0.978               ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; N/A      ; N/A      ; N/A      ; N/A     ; 1.000               ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 1.851    ; 0.016    ; -8.458   ; 0.196   ; 2.342               ;
;  U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; N/A      ; N/A      ; N/A      ; N/A     ; 1.562               ;
;  U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 2.131    ; 0.120    ; 6.981    ; 0.566   ; 4.595               ;
;  adf_sclk_pin                                                                                                                           ; 36.344   ; 65.191   ; N/A      ; N/A     ; N/A                 ;
;  adi_rx_clock                                                                                                                           ; -3.556   ; 0.182    ; N/A      ; N/A     ; 1.136               ;
;  adi_sclk_pin                                                                                                                           ; 3.503    ; 0.831    ; N/A      ; N/A     ; N/A                 ;
;  adi_sclk_reg                                                                                                                           ; 14.964   ; 0.173    ; N/A      ; N/A     ; 11.531              ;
;  altera_reserved_tck                                                                                                                    ; 6.941    ; 0.010    ; 12.739   ; 0.487   ; 15.490              ;
;  c5_clock2                                                                                                                              ; 2.247    ; 0.177    ; N/A      ; N/A     ; 12.080              ;
;  dac_sclk_pin                                                                                                                           ; 47.349   ; 57.357   ; N/A      ; N/A     ; N/A                 ;
;  i2c_scl_reg                                                                                                                            ; N/A      ; N/A      ; N/A      ; N/A     ; 1249.756            ;
;  peri_sclk_reg                                                                                                                          ; N/A      ; N/A      ; N/A      ; N/A     ; 62.046              ;
;  pwr_scl_pin                                                                                                                            ; 1148.584 ; 2149.657 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                                                                                                         ; -88.948  ; 0.0      ; -49.123  ; 0.0     ; 0.0                 ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 0.000    ; 0.000    ; -49.123  ; 0.000   ; 0.000               ;
;  U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 0.000    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  adf_sclk_pin                                                                                                                           ; 0.000    ; 0.000    ; N/A      ; N/A     ; N/A                 ;
;  adi_rx_clock                                                                                                                           ; -88.948  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  adi_sclk_pin                                                                                                                           ; 0.000    ; 0.000    ; N/A      ; N/A     ; N/A                 ;
;  adi_sclk_reg                                                                                                                           ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                                                    ; 0.000    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  c5_clock2                                                                                                                              ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  dac_sclk_pin                                                                                                                           ; 0.000    ; 0.000    ; N/A      ; N/A     ; N/A                 ;
;  i2c_scl_reg                                                                                                                            ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  peri_sclk_reg                                                                                                                          ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  pwr_scl_pin                                                                                                                            ; 0.000    ; 0.000    ; N/A      ; N/A     ; N/A                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; si_clock_sel        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ufl_clock_oe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_sclk            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_sdi             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_csn             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_rx_spdt1_v[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_rx_spdt1_v[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_rx_spdt2_v[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_rx_spdt2_v[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_bias_en          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_spdt1_v[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_spdt1_v[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_spdt2_v[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_spdt2_v[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_bias_en          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_spi_sclk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_spi_sdi         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_reset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_enable          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_txnrx           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_en_agc          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_ctrl_in[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_ctrl_in[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_ctrl_in[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_ctrl_in[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf_sclk            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf_csn             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf_sdi             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf_ce              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf5610_spi_sclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf5610_spi_sdi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mini_exp[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mini_exp[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sync_1p1         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sync_1p8         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwr_scl             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_spi_csn         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adf5610_spi_csn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c5_clock2_oe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; exp_clock_oe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_clock        ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; adi_sync_in         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwr_sda             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adi_tx_clock(n)     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; adi_ctrl_out[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_ctrl_out[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hw_rev[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; hw_rev[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pwr_sda             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adi_rx_clock        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; c5_clock2           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[2]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[1]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[3]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[7]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[4]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[5]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; exp_gpio[6]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pwr_status          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; exp_gpio[0]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adf5610_spi_sdo     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adi_spi_sdo         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adf_muxout          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adi_rx_frame        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[5]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[4]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[3]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[0]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[2]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[1]      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adi_rx_clock(n)     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_frame(n)     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[5](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[4](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[3](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[0](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[2](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; adi_rx_data[1](n)   ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; si_clock_sel        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; ufl_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; dac_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.197 V            ; 0.136 V                              ; 0.361 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.197 V           ; 0.136 V                             ; 0.361 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; dac_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; dac_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; led[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; led[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; adi_rx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-08 V                   ; 2.46 V              ; -0.0963 V           ; 0.198 V                              ; 0.181 V                              ; 2.62e-10 s                  ; 2.57e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-08 V                  ; 2.46 V             ; -0.0963 V          ; 0.198 V                             ; 0.181 V                             ; 2.62e-10 s                 ; 2.57e-10 s                 ; No                        ; Yes                       ;
; adi_rx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.185 V                              ; 0.154 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.185 V                             ; 0.154 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_rx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.187 V                              ; 0.155 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.187 V                             ; 0.155 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_rx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-08 V                   ; 2.4 V               ; -0.0604 V           ; 0.139 V                              ; 0.128 V                              ; 2.6e-10 s                   ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-08 V                  ; 2.4 V              ; -0.0604 V          ; 0.139 V                             ; 0.128 V                             ; 2.6e-10 s                  ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
; rx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.197 V            ; 0.136 V                              ; 0.361 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.197 V           ; 0.136 V                             ; 0.361 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; adi_tx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.185 V                              ; 0.154 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.185 V                             ; 0.154 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_tx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-08 V                   ; 2.46 V              ; -0.0963 V           ; 0.198 V                              ; 0.181 V                              ; 2.62e-10 s                  ; 2.57e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-08 V                  ; 2.46 V             ; -0.0963 V          ; 0.198 V                             ; 0.181 V                             ; 2.62e-10 s                 ; 2.57e-10 s                 ; No                        ; Yes                       ;
; adi_tx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.187 V                              ; 0.155 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.187 V                             ; 0.155 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_tx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.185 V                              ; 0.154 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.185 V                             ; 0.154 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; tx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; adi_spi_sclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.187 V                              ; 0.155 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.187 V                             ; 0.155 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_spi_sdi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-08 V                   ; 2.4 V               ; -0.0604 V           ; 0.139 V                              ; 0.128 V                              ; 2.6e-10 s                   ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-08 V                  ; 2.4 V              ; -0.0604 V          ; 0.139 V                             ; 0.128 V                             ; 2.6e-10 s                  ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
; adi_reset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.187 V                              ; 0.155 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.187 V                             ; 0.155 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_enable          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-08 V                   ; 2.46 V              ; -0.0963 V           ; 0.198 V                              ; 0.181 V                              ; 2.62e-10 s                  ; 2.57e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-08 V                  ; 2.46 V             ; -0.0963 V          ; 0.198 V                             ; 0.181 V                             ; 2.62e-10 s                 ; 2.57e-10 s                 ; No                        ; Yes                       ;
; adi_txnrx           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-08 V                   ; 2.4 V               ; -0.0604 V           ; 0.139 V                              ; 0.128 V                              ; 2.6e-10 s                   ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-08 V                  ; 2.4 V              ; -0.0604 V          ; 0.139 V                             ; 0.128 V                             ; 2.6e-10 s                  ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
; adi_en_agc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.185 V                              ; 0.154 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.185 V                             ; 0.154 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-08 V                   ; 2.46 V              ; -0.0963 V           ; 0.198 V                              ; 0.181 V                              ; 2.62e-10 s                  ; 2.57e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-08 V                  ; 2.46 V             ; -0.0963 V          ; 0.198 V                             ; 0.181 V                             ; 2.62e-10 s                 ; 2.57e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.185 V                              ; 0.154 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.185 V                             ; 0.154 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-08 V                   ; 2.4 V               ; -0.0604 V           ; 0.139 V                              ; 0.128 V                              ; 2.6e-10 s                   ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-08 V                  ; 2.4 V              ; -0.0604 V          ; 0.139 V                             ; 0.128 V                             ; 2.6e-10 s                  ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
; adi_ctrl_in[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.34e-08 V                   ; 2.47 V              ; -0.105 V            ; 0.187 V                              ; 0.155 V                              ; 2.56e-10 s                  ; 2.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.34e-08 V                  ; 2.47 V             ; -0.105 V           ; 0.187 V                             ; 0.155 V                             ; 2.56e-10 s                 ; 2.45e-10 s                 ; No                        ; Yes                       ;
; adf_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; adf_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; adf_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; adf_ce              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; adf5610_spi_sclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; adf5610_spi_sdi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; mini_exp[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; mini_exp[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; led[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; ps_sync_1p1         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; ps_sync_1p8         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pwr_scl             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.197 V            ; 0.136 V                              ; 0.361 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.197 V           ; 0.136 V                             ; 0.361 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; adi_spi_csn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-08 V                   ; 2.46 V              ; -0.0963 V           ; 0.198 V                              ; 0.181 V                              ; 2.62e-10 s                  ; 2.57e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-08 V                  ; 2.46 V             ; -0.0963 V          ; 0.198 V                             ; 0.181 V                             ; 2.62e-10 s                 ; 2.57e-10 s                 ; No                        ; Yes                       ;
; adf5610_spi_csn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.197 V            ; 0.136 V                              ; 0.361 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.197 V           ; 0.136 V                             ; 0.361 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; c5_clock2_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; exp_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.197 V            ; 0.136 V                              ; 0.361 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.197 V           ; 0.136 V                             ; 0.361 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; adi_tx_clock        ; LVDS         ; 0 s                 ; 0 s                 ; 0.328 V                      ; -0.328 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.28e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.328 V                     ; -0.328 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.28e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; adi_sync_in         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-08 V                   ; 2.4 V               ; -0.0604 V           ; 0.139 V                              ; 0.128 V                              ; 2.6e-10 s                   ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-08 V                  ; 2.4 V              ; -0.0604 V          ; 0.139 V                             ; 0.128 V                             ; 2.6e-10 s                  ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
; pwr_sda             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.13e-08 V                   ; 3.12 V              ; -0.199 V            ; 0.137 V                              ; 0.359 V                              ; 4.46e-10 s                  ; 1.67e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.13e-08 V                  ; 3.12 V             ; -0.199 V           ; 0.137 V                             ; 0.359 V                             ; 4.46e-10 s                 ; 1.67e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.09e-08 V                   ; 2.39 V              ; -0.0465 V           ; 0.168 V                              ; 0.118 V                              ; 4.62e-10 s                  ; 4.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.09e-08 V                  ; 2.39 V             ; -0.0465 V          ; 0.168 V                             ; 0.118 V                             ; 4.62e-10 s                 ; 4.45e-10 s                 ; No                        ; Yes                       ;
; adi_tx_clock(n)     ; LVDS         ; 0 s                 ; 0 s                 ; 0.328 V                      ; -0.328 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.28e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.328 V                     ; -0.328 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.28e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; si_clock_sel        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; ufl_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; dac_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0954 V           ; 0.11 V                               ; 0.13 V                               ; 5.67e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0954 V          ; 0.11 V                              ; 0.13 V                              ; 5.67e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; dac_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; dac_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; led[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; adi_rx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.73e-06 V                   ; 2.41 V              ; -0.0749 V           ; 0.193 V                              ; 0.246 V                              ; 2.78e-10 s                  ; 2.96e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 6.73e-06 V                  ; 2.41 V             ; -0.0749 V          ; 0.193 V                             ; 0.246 V                             ; 2.78e-10 s                 ; 2.96e-10 s                 ; Yes                       ; No                        ;
; adi_rx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0786 V           ; 0.165 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0786 V          ; 0.165 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_rx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0798 V           ; 0.164 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0798 V          ; 0.164 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_rx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.57e-06 V                   ; 2.37 V              ; -0.0388 V           ; 0.15 V                               ; 0.186 V                              ; 2.79e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.57e-06 V                  ; 2.37 V             ; -0.0388 V          ; 0.15 V                              ; 0.186 V                             ; 2.79e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
; rx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0954 V           ; 0.11 V                               ; 0.13 V                               ; 5.67e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0954 V          ; 0.11 V                              ; 0.13 V                              ; 5.67e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; adi_tx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0786 V           ; 0.165 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0786 V          ; 0.165 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_tx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.73e-06 V                   ; 2.41 V              ; -0.0749 V           ; 0.193 V                              ; 0.246 V                              ; 2.78e-10 s                  ; 2.96e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 6.73e-06 V                  ; 2.41 V             ; -0.0749 V          ; 0.193 V                             ; 0.246 V                             ; 2.78e-10 s                 ; 2.96e-10 s                 ; Yes                       ; No                        ;
; adi_tx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0798 V           ; 0.164 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0798 V          ; 0.164 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_tx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0786 V           ; 0.165 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0786 V          ; 0.165 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; tx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; adi_spi_sclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0798 V           ; 0.164 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0798 V          ; 0.164 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_spi_sdi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.57e-06 V                   ; 2.37 V              ; -0.0388 V           ; 0.15 V                               ; 0.186 V                              ; 2.79e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.57e-06 V                  ; 2.37 V             ; -0.0388 V          ; 0.15 V                              ; 0.186 V                             ; 2.79e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
; adi_reset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0798 V           ; 0.164 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0798 V          ; 0.164 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_enable          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.73e-06 V                   ; 2.41 V              ; -0.0749 V           ; 0.193 V                              ; 0.246 V                              ; 2.78e-10 s                  ; 2.96e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 6.73e-06 V                  ; 2.41 V             ; -0.0749 V          ; 0.193 V                             ; 0.246 V                             ; 2.78e-10 s                 ; 2.96e-10 s                 ; Yes                       ; No                        ;
; adi_txnrx           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.57e-06 V                   ; 2.37 V              ; -0.0388 V           ; 0.15 V                               ; 0.186 V                              ; 2.79e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.57e-06 V                  ; 2.37 V             ; -0.0388 V          ; 0.15 V                              ; 0.186 V                             ; 2.79e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
; adi_en_agc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0786 V           ; 0.165 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0786 V          ; 0.165 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_ctrl_in[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.73e-06 V                   ; 2.41 V              ; -0.0749 V           ; 0.193 V                              ; 0.246 V                              ; 2.78e-10 s                  ; 2.96e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 6.73e-06 V                  ; 2.41 V             ; -0.0749 V          ; 0.193 V                             ; 0.246 V                             ; 2.78e-10 s                 ; 2.96e-10 s                 ; Yes                       ; No                        ;
; adi_ctrl_in[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0786 V           ; 0.165 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0786 V          ; 0.165 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adi_ctrl_in[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.57e-06 V                   ; 2.37 V              ; -0.0388 V           ; 0.15 V                               ; 0.186 V                              ; 2.79e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.57e-06 V                  ; 2.37 V             ; -0.0388 V          ; 0.15 V                              ; 0.186 V                             ; 2.79e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
; adi_ctrl_in[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.55e-06 V                   ; 2.42 V              ; -0.0798 V           ; 0.164 V                              ; 0.2 V                                ; 2.68e-10 s                  ; 2.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.55e-06 V                  ; 2.42 V             ; -0.0798 V          ; 0.164 V                             ; 0.2 V                               ; 2.68e-10 s                 ; 2.72e-10 s                 ; Yes                       ; Yes                       ;
; adf_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; adf_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; adf_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; adf_ce              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; adf5610_spi_sclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; adf5610_spi_sdi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; mini_exp[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; mini_exp[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; ps_sync_1p1         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; ps_sync_1p8         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; pwr_scl             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0954 V           ; 0.11 V                               ; 0.13 V                               ; 5.67e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0954 V          ; 0.11 V                              ; 0.13 V                              ; 5.67e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; adi_spi_csn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.73e-06 V                   ; 2.41 V              ; -0.0749 V           ; 0.193 V                              ; 0.246 V                              ; 2.78e-10 s                  ; 2.96e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 6.73e-06 V                  ; 2.41 V             ; -0.0749 V          ; 0.193 V                             ; 0.246 V                             ; 2.78e-10 s                 ; 2.96e-10 s                 ; Yes                       ; No                        ;
; adf5610_spi_csn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0954 V           ; 0.11 V                               ; 0.13 V                               ; 5.67e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0954 V          ; 0.11 V                              ; 0.13 V                              ; 5.67e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; c5_clock2_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; exp_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0954 V           ; 0.11 V                               ; 0.13 V                               ; 5.67e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0954 V          ; 0.11 V                              ; 0.13 V                              ; 5.67e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; adi_tx_clock        ; LVDS         ; 0 s                 ; 0 s                 ; 0.298 V                      ; -0.298 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.35e-10 s                  ; 1.39e-10 s                  ; Yes                        ; Yes                        ; 0.298 V                     ; -0.298 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.35e-10 s                 ; 1.39e-10 s                 ; Yes                       ; Yes                       ;
; adi_sync_in         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.57e-06 V                   ; 2.37 V              ; -0.0388 V           ; 0.15 V                               ; 0.186 V                              ; 2.79e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.57e-06 V                  ; 2.37 V             ; -0.0388 V          ; 0.15 V                              ; 0.186 V                             ; 2.79e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
; pwr_sda             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.03e-06 V                   ; 3.12 V              ; -0.0981 V           ; 0.11 V                               ; 0.132 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.03e-06 V                  ; 3.12 V             ; -0.0981 V          ; 0.11 V                              ; 0.132 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.29e-06 V                   ; 2.36 V              ; -0.0307 V           ; 0.202 V                              ; 0.183 V                              ; 4.92e-10 s                  ; 4.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.29e-06 V                  ; 2.36 V             ; -0.0307 V          ; 0.202 V                             ; 0.183 V                             ; 4.92e-10 s                 ; 4.86e-10 s                 ; Yes                       ; Yes                       ;
; adi_tx_clock(n)     ; LVDS         ; 0 s                 ; 0 s                 ; 0.298 V                      ; -0.298 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.35e-10 s                  ; 1.39e-10 s                  ; Yes                        ; Yes                        ; 0.298 V                     ; -0.298 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.35e-10 s                 ; 1.39e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; si_clock_sel        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; ufl_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; dac_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; dac_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; dac_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; led[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; led[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; adi_rx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.85e-06 V                   ; 3.11 V              ; -0.167 V            ; 0.568 V                              ; 0.198 V                              ; 9.74e-11 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.85e-06 V                  ; 3.11 V             ; -0.167 V           ; 0.568 V                             ; 0.198 V                             ; 9.74e-11 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; adi_rx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.213 V            ; 0.555 V                              ; 0.412 V                              ; 8.97e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.213 V           ; 0.555 V                             ; 0.412 V                             ; 8.97e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_rx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.214 V            ; 0.556 V                              ; 0.412 V                              ; 8.96e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.214 V           ; 0.556 V                             ; 0.412 V                             ; 8.96e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_rx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.13e-06 V                   ; 2.98 V              ; -0.111 V            ; 0.48 V                               ; 0.117 V                              ; 1.05e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.13e-06 V                  ; 2.98 V             ; -0.111 V           ; 0.48 V                              ; 0.117 V                             ; 1.05e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
; rx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; adi_tx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.213 V            ; 0.555 V                              ; 0.412 V                              ; 8.97e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.213 V           ; 0.555 V                             ; 0.412 V                             ; 8.97e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_tx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.85e-06 V                   ; 3.11 V              ; -0.167 V            ; 0.568 V                              ; 0.198 V                              ; 9.74e-11 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.85e-06 V                  ; 3.11 V             ; -0.167 V           ; 0.568 V                             ; 0.198 V                             ; 9.74e-11 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; adi_tx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.214 V            ; 0.556 V                              ; 0.412 V                              ; 8.96e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.214 V           ; 0.556 V                             ; 0.412 V                             ; 8.96e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_tx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.213 V            ; 0.555 V                              ; 0.412 V                              ; 8.97e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.213 V           ; 0.555 V                             ; 0.412 V                             ; 8.97e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; tx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; adi_spi_sclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.214 V            ; 0.556 V                              ; 0.412 V                              ; 8.96e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.214 V           ; 0.556 V                             ; 0.412 V                             ; 8.96e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_spi_sdi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.13e-06 V                   ; 2.98 V              ; -0.111 V            ; 0.48 V                               ; 0.117 V                              ; 1.05e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.13e-06 V                  ; 2.98 V             ; -0.111 V           ; 0.48 V                              ; 0.117 V                             ; 1.05e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
; adi_reset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.214 V            ; 0.556 V                              ; 0.412 V                              ; 8.96e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.214 V           ; 0.556 V                             ; 0.412 V                             ; 8.96e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_enable          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.85e-06 V                   ; 3.11 V              ; -0.167 V            ; 0.568 V                              ; 0.198 V                              ; 9.74e-11 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.85e-06 V                  ; 3.11 V             ; -0.167 V           ; 0.568 V                             ; 0.198 V                             ; 9.74e-11 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; adi_txnrx           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.13e-06 V                   ; 2.98 V              ; -0.111 V            ; 0.48 V                               ; 0.117 V                              ; 1.05e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.13e-06 V                  ; 2.98 V             ; -0.111 V           ; 0.48 V                              ; 0.117 V                             ; 1.05e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
; adi_en_agc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.213 V            ; 0.555 V                              ; 0.412 V                              ; 8.97e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.213 V           ; 0.555 V                             ; 0.412 V                             ; 8.97e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_ctrl_in[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.85e-06 V                   ; 3.11 V              ; -0.167 V            ; 0.568 V                              ; 0.198 V                              ; 9.74e-11 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.85e-06 V                  ; 3.11 V             ; -0.167 V           ; 0.568 V                             ; 0.198 V                             ; 9.74e-11 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; adi_ctrl_in[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.213 V            ; 0.555 V                              ; 0.412 V                              ; 8.97e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.213 V           ; 0.555 V                             ; 0.412 V                             ; 8.97e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adi_ctrl_in[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.13e-06 V                   ; 2.98 V              ; -0.111 V            ; 0.48 V                               ; 0.117 V                              ; 1.05e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.13e-06 V                  ; 2.98 V             ; -0.111 V           ; 0.48 V                              ; 0.117 V                             ; 1.05e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
; adi_ctrl_in[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.74e-06 V                   ; 3.16 V              ; -0.214 V            ; 0.556 V                              ; 0.412 V                              ; 8.96e-11 s                  ; 1.3e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 2.74e-06 V                  ; 3.16 V             ; -0.214 V           ; 0.556 V                             ; 0.412 V                             ; 8.96e-11 s                 ; 1.3e-10 s                  ; No                        ; No                        ;
; adf_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; adf_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; adf_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; adf_ce              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; adf5610_spi_sclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; adf5610_spi_sdi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; mini_exp[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; mini_exp[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; led[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ps_sync_1p1         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; ps_sync_1p8         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; pwr_scl             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; adi_spi_csn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.85e-06 V                   ; 3.11 V              ; -0.167 V            ; 0.568 V                              ; 0.198 V                              ; 9.74e-11 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.85e-06 V                  ; 3.11 V             ; -0.167 V           ; 0.568 V                             ; 0.198 V                             ; 9.74e-11 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; adf5610_spi_csn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; c5_clock2_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; exp_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; adi_tx_clock        ; LVDS         ; 0 s                 ; 0 s                 ; 0.534 V                      ; -0.534 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.37e-10 s                  ; Yes                        ; Yes                        ; 0.534 V                     ; -0.534 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.37e-10 s                 ; Yes                       ; Yes                       ;
; adi_sync_in         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.13e-06 V                   ; 2.98 V              ; -0.111 V            ; 0.48 V                               ; 0.117 V                              ; 1.05e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.13e-06 V                  ; 2.98 V             ; -0.111 V           ; 0.48 V                              ; 0.117 V                             ; 1.05e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
; pwr_sda             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.79e-06 V                   ; 2.9 V               ; -0.122 V            ; 0.313 V                              ; 0.277 V                              ; 2.78e-10 s                  ; 2.7e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.79e-06 V                  ; 2.9 V              ; -0.122 V           ; 0.313 V                             ; 0.277 V                             ; 2.78e-10 s                 ; 2.7e-10 s                  ; No                        ; No                        ;
; adi_tx_clock(n)     ; LVDS         ; 0 s                 ; 0 s                 ; 0.534 V                      ; -0.534 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.37e-10 s                  ; Yes                        ; Yes                        ; 0.534 V                     ; -0.534 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.37e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; si_clock_sel        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; ufl_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; dac_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; dac_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; dac_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; led[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; led[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; adi_rx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000162 V                   ; 2.97 V              ; -0.136 V            ; 0.267 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 0.000162 V                  ; 2.97 V             ; -0.136 V           ; 0.267 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; adi_rx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.477 V                              ; 0.182 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.477 V                             ; 0.182 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_rx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.478 V                              ; 0.183 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.478 V                             ; 0.183 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_rx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000128 V                   ; 2.88 V              ; -0.0769 V           ; 0.179 V                              ; 0.122 V                              ; 2.58e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000128 V                  ; 2.88 V             ; -0.0769 V          ; 0.179 V                             ; 0.122 V                             ; 2.58e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; rx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; adi_tx_spdt1_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.477 V                              ; 0.182 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.477 V                             ; 0.182 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_tx_spdt1_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000162 V                   ; 2.97 V              ; -0.136 V            ; 0.267 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 0.000162 V                  ; 2.97 V             ; -0.136 V           ; 0.267 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; adi_tx_spdt2_v[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.478 V                              ; 0.183 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.478 V                             ; 0.183 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_tx_spdt2_v[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.477 V                              ; 0.182 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.477 V                             ; 0.182 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; tx_bias_en          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; adi_spi_sclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.478 V                              ; 0.183 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.478 V                             ; 0.183 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_spi_sdi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000128 V                   ; 2.88 V              ; -0.0769 V           ; 0.179 V                              ; 0.122 V                              ; 2.58e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000128 V                  ; 2.88 V             ; -0.0769 V          ; 0.179 V                             ; 0.122 V                             ; 2.58e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; adi_reset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.478 V                              ; 0.183 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.478 V                             ; 0.183 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_enable          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000162 V                   ; 2.97 V              ; -0.136 V            ; 0.267 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 0.000162 V                  ; 2.97 V             ; -0.136 V           ; 0.267 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; adi_txnrx           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000128 V                   ; 2.88 V              ; -0.0769 V           ; 0.179 V                              ; 0.122 V                              ; 2.58e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000128 V                  ; 2.88 V             ; -0.0769 V          ; 0.179 V                             ; 0.122 V                             ; 2.58e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; adi_en_agc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.477 V                              ; 0.182 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.477 V                             ; 0.182 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000162 V                   ; 2.97 V              ; -0.136 V            ; 0.267 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 0.000162 V                  ; 2.97 V             ; -0.136 V           ; 0.267 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; adi_ctrl_in[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.477 V                              ; 0.182 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.477 V                             ; 0.182 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000128 V                   ; 2.88 V              ; -0.0769 V           ; 0.179 V                              ; 0.122 V                              ; 2.58e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000128 V                  ; 2.88 V             ; -0.0769 V          ; 0.179 V                             ; 0.122 V                             ; 2.58e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; adi_ctrl_in[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000156 V                   ; 3.01 V              ; -0.145 V            ; 0.478 V                              ; 0.183 V                              ; 1.17e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000156 V                  ; 3.01 V             ; -0.145 V           ; 0.478 V                             ; 0.183 V                             ; 1.17e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; adf_sclk            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; adf_csn             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; adf_sdi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; adf_ce              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; adf5610_spi_sclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; adf5610_spi_sdi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; mini_exp[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; mini_exp[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; led[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; ps_sync_1p1         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; ps_sync_1p8         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; pwr_scl             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; adi_spi_csn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000162 V                   ; 2.97 V              ; -0.136 V            ; 0.267 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 0.000162 V                  ; 2.97 V             ; -0.136 V           ; 0.267 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; adf5610_spi_csn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; c5_clock2_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; exp_clock_oe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; adi_tx_clock        ; LVDS         ; 0 s                 ; 0 s                 ; 0.488 V                      ; -0.488 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.41e-10 s                  ; 1.44e-10 s                  ; Yes                        ; Yes                        ; 0.488 V                     ; -0.488 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.41e-10 s                 ; 1.44e-10 s                 ; Yes                       ; Yes                       ;
; adi_sync_in         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000128 V                   ; 2.88 V              ; -0.0769 V           ; 0.179 V                              ; 0.122 V                              ; 2.58e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000128 V                  ; 2.88 V             ; -0.0769 V          ; 0.179 V                             ; 0.122 V                             ; 2.58e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; pwr_sda             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000219 V                   ; 2.85 V              ; -0.0938 V           ; 0.339 V                              ; 0.156 V                              ; 3.08e-10 s                  ; 4.29e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000219 V                  ; 2.85 V             ; -0.0938 V          ; 0.339 V                             ; 0.156 V                             ; 3.08e-10 s                 ; 4.29e-10 s                 ; No                        ; No                        ;
; adi_tx_clock(n)     ; LVDS         ; 0 s                 ; 0 s                 ; 0.488 V                      ; -0.488 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.41e-10 s                  ; 1.44e-10 s                  ; Yes                        ; Yes                        ; 0.488 V                     ; -0.488 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.41e-10 s                 ; 1.44e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                                             ; To Clock                                                                                                                               ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; adf_sclk_pin                                                                                                                           ; 7          ; 0          ; 0        ; 0        ;
; adi_rx_clock                                                                                                                           ; adi_rx_clock                                                                                                                           ; 10912      ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; adi_sclk_pin                                                                                                                           ; 5          ; 0          ; 0        ; 0        ;
; adi_sclk_reg                                                                                                                           ; adi_sclk_reg                                                                                                                           ; 0          ; 0          ; 0        ; 6815     ;
; altera_reserved_tck                                                                                                                    ; altera_reserved_tck                                                                                                                    ; 1599       ; 2          ; 39       ; 2        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; altera_reserved_tck                                                                                                                    ; false path ; 0          ; 0        ; 0        ;
; c5_clock2                                                                                                                              ; c5_clock2                                                                                                                              ; 339051505  ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; dac_sclk_pin                                                                                                                           ; 7          ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; pwr_scl_pin                                                                                                                            ; 1          ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 28         ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 705661     ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 456        ; 0          ; 0        ; 0        ;
; adi_sclk_pin                                                                                                                           ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1          ; 0          ; 0        ; 0        ;
; adi_sclk_reg                                                                                                                           ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 21         ; 21         ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; false path ; false path ; 0        ; 0        ;
; i2c_scl_reg                                                                                                                            ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 37         ; 37         ; 0        ; 0        ;
; peri_sclk_reg                                                                                                                          ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 24         ; 24         ; 0        ; 0        ;
; pwr_scl_pin                                                                                                                            ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1          ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 7          ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 147226     ; 0          ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                                             ; To Clock                                                                                                                               ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; adf_sclk_pin                                                                                                                           ; 7          ; 0          ; 0        ; 0        ;
; adi_rx_clock                                                                                                                           ; adi_rx_clock                                                                                                                           ; 10912      ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; adi_sclk_pin                                                                                                                           ; 5          ; 0          ; 0        ; 0        ;
; adi_sclk_reg                                                                                                                           ; adi_sclk_reg                                                                                                                           ; 0          ; 0          ; 0        ; 6815     ;
; altera_reserved_tck                                                                                                                    ; altera_reserved_tck                                                                                                                    ; 1599       ; 2          ; 39       ; 2        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; altera_reserved_tck                                                                                                                    ; false path ; 0          ; 0        ; 0        ;
; c5_clock2                                                                                                                              ; c5_clock2                                                                                                                              ; 339051505  ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; dac_sclk_pin                                                                                                                           ; 7          ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; pwr_scl_pin                                                                                                                            ; 1          ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 28         ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 705661     ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 456        ; 0          ; 0        ; 0        ;
; adi_sclk_pin                                                                                                                           ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1          ; 0          ; 0        ; 0        ;
; adi_sclk_reg                                                                                                                           ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 21         ; 21         ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; false path ; false path ; 0        ; 0        ;
; i2c_scl_reg                                                                                                                            ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 37         ; 37         ; 0        ; 0        ;
; peri_sclk_reg                                                                                                                          ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 24         ; 24         ; 0        ; 0        ;
; pwr_scl_pin                                                                                                                            ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1          ; 0          ; 0        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 7          ; 0          ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 147226     ; 0          ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                             ; To Clock                                                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                                                    ; altera_reserved_tck                                                                                                                    ; 70       ; 0        ; 2        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 487      ; 0        ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 6        ; 0        ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1795     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                             ; To Clock                                                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                                                    ; altera_reserved_tck                                                                                                                    ; 70       ; 0        ; 2        ; 0        ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 487      ; 0        ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; 6        ; 0        ; 0        ; 0        ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; 1795     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Report RSKM                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------+-----------------+-------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; RSKM  ; LVDS Period ; Sampling Window ; RCCS  ; Data Port      ; LVDS Channel Register                                                                                                                                                                                                                             ; Clock        ;
+-------+-------------+-----------------+-------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_frame   ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd13~BIT_SLIP_IN_DFF ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[2] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd5~BIT_SLIP_IN_DFF  ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[1] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd3~BIT_SLIP_IN_DFF  ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[0] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd1~BIT_SLIP_IN_DFF  ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[4] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd9~BIT_SLIP_IN_DFF  ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[3] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd7~BIT_SLIP_IN_DFF  ; adi_rx_clock ;
; 0.825 ; 2.000       ; 0.350           ; 0.000 ; adi_rx_data[5] ; nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd11~BIT_SLIP_IN_DFF ; adi_rx_clock ;
+-------+-------------+-----------------+-------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                        ; Clock                                                                                                                                  ; Type      ; Status        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk                                                                         ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk  ; Generated ; Constrained   ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk                                                                        ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk ; Generated ; Constrained   ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                          ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]   ; Generated ; Constrained   ;
; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                        ; U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk ; Generated ; Constrained   ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                             ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                      ; Generated ; Constrained   ;
; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                           ; U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                    ; Generated ; Constrained   ;
; adf_sclk                                                                                                                                                                                                      ; adf_sclk_pin                                                                                                                           ; Generated ; Constrained   ;
; adi_rx_clock                                                                                                                                                                                                  ; adi_rx_clock                                                                                                                           ; Base      ; Constrained   ;
; adi_spi_sclk                                                                                                                                                                                                  ; adi_sclk_pin                                                                                                                           ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                           ; altera_reserved_tck                                                                                                                    ; Base      ; Constrained   ;
; c5_clock2                                                                                                                                                                                                     ; c5_clock2                                                                                                                              ; Base      ; Constrained   ;
; dac_sclk                                                                                                                                                                                                      ; dac_sclk_pin                                                                                                                           ; Generated ; Constrained   ;
; nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                           ; i2c_scl_reg                                                                                                                            ; Generated ; Constrained   ;
; nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0] ;                                                                                                                                        ; Base      ; Unconstrained ;
; nios_cpu:U_nios_system|nios_cpu_ad9361:ad9361|SCLK_reg                                                                                                                                                        ; adi_sclk_reg                                                                                                                           ; Generated ; Constrained   ;
; nios_cpu:U_nios_system|nios_cpu_peripheral_spi:peripheral_spi|SCLK_reg                                                                                                                                        ; peri_sclk_reg                                                                                                                          ; Generated ; Constrained   ;
; pwr_scl                                                                                                                                                                                                       ; pwr_scl_pin                                                                                                                            ; Generated ; Constrained   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; adf5610_spi_sdo ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; adf5610_spi_csn  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adf5610_spi_sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adf5610_spi_sdi  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; adf5610_spi_sdo ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exp_gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; adf5610_spi_csn  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adf5610_spi_sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adf5610_spi_sdi  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 07 21:36:56 2021
Info: Command: quartus_sta bladerf_micro -c trobina_controller
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'constrains/bladerf.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 6 -multiply_by 50 -duty_cycle 50.00 -name {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]} {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk} {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk} {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|vco0ph[0]} -phase 180.00 -duty_cycle 50.00 -name {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk} {U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd14|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd14|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd13|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd6|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd6|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd5|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd12|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd12|writeclk}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd4|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd4|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd3|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd2|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd2|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd1|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd10|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd10|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd9|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd8|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd8|writeclk}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd7|dinfiforx[0]}]
    Info (332110): set_false_path -to [get_pins { U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd11|dinfiforx[0]}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at bladerf.sdc(55): *source_holding[*] could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 55
Warning (332049): Ignored set_false_path at bladerf.sdc(55): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 55
    Info (332050): set_false_path -from [get_registers {*source_holding[*]}] -to * File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 55
Warning (332174): Ignored filter at bladerf.sdc(66): exp_clock_req could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 66
Warning (332049): Ignored set_false_path at bladerf.sdc(66): Argument <from> is not an object ID File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 66
    Info (332050): set_false_path -from exp_clock_req -to * File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 66
Warning (332174): Ignored filter at bladerf.sdc(67): exp_present could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 67
Warning (332049): Ignored set_false_path at bladerf.sdc(67): Argument <from> is not an object ID File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 67
    Info (332050): set_false_path -from exp_present   -to * File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 67
Warning (332174): Ignored filter at bladerf.sdc(85): *toggle_led* could not be matched with a port File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 85
Warning (332174): Ignored filter at bladerf.sdc(85): *toggle* could not be matched with a port File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 85
Warning (332049): Ignored set_false_path at bladerf.sdc(85): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 85
    Info (332050): set_false_path -from [get_ports *toggle_led*] -to [get_ports *toggle*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 85
Warning (332049): Ignored set_false_path at bladerf.sdc(85): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc Line: 85
Info (332104): Reading SDC File: '../fpga/platforms/common/bladerf/constraints/ad9361.sdc'
Info (332104): Reading SDC File: '../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc'
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status|up_xfer_toggle* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 5
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status|d_xfer_state_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 5
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|up_xfer_toggle*]   -to [get_registers *up_xfer_status:i_xfer_status|d_xfer_state_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 5
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status|d_xfer_toggle* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 6
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status|up_xfer_toggle_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 6
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 6
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|d_xfer_toggle*]    -to [get_registers *up_xfer_status:i_xfer_status|up_xfer_toggle_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 6
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 6
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status|d_xfer_data* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 7
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status|up_data_status* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 7
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 7
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|d_xfer_data*]      -to [get_registers *up_xfer_status:i_xfer_status|up_data_status*]  File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 7
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 7
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon|d_count_toggle* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 8
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon|up_count_toggle_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 8
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 8
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|d_count_toggle*]       -to [get_registers *up_clock_mon:i_clock_mon|up_count_toggle_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 8
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 8
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon|d_count_hold* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 9
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon|up_d_count* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 9
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 9
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|d_count_hold*]         -to [get_registers *up_clock_mon:i_clock_mon|up_d_count*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 9
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 9
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon|up_count_toggle* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 10
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon|d_count_toggle_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 10
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 10
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|up_count_toggle*]      -to [get_registers *up_clock_mon:i_clock_mon|d_count_toggle_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 10
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 10
Warning (332174): Ignored filter at ad_axi_ip_constr.sdc(11): *ad_rst:i_core_rst_reg|ad_rst_sync_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 11
Warning (332049): Ignored set_false_path at ad_axi_ip_constr.sdc(11): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 11
    Info (332050): set_false_path  -from [get_registers *up_core_preset*]                                -to [get_registers *ad_rst:i_core_rst_reg|ad_rst_sync_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc Line: 11
Info (332104): Reading SDC File: '../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc'
Info (332104): Reading SDC File: '../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc'
Warning (332174): Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if|up_enable_int* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 2
Warning (332174): Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if|enable_up_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 2
    Info (332050): set_false_path -from [get_registers *i_dev_if|up_enable_int*] -to [get_registers *i_dev_if|enable_up_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 2
Warning (332174): Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if|up_txnrx_int* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 3
Warning (332174): Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if|txnrx_up_m1* could not be matched with a register File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <from> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 3
    Info (332050): set_false_path -from [get_registers *i_dev_if|up_txnrx_int*]  -to [get_registers *i_dev_if|txnrx_up_m1*] File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <to> is an empty collection File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc Line: 3
Info (332104): Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/spi.sdc'
Info (332104): Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/i2c.sdc'
Info (332104): Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc'
Warning (332060): Node: nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|index_max[3] is being clocked by nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: U_nios_system|nios2|cpu|the_nios_cpu_nios2_cpu_nios2_oci|the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: nios_cpu:U_nios_system|nios_cpu_nios2:nios2|nios_cpu_nios2_cpu:cpu|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.403             -84.041 adi_rx_clock 
    Info (332119):     1.851               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.142               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.253               0.000 c5_clock2 
    Info (332119):     3.503               0.000 adi_sclk_pin 
    Info (332119):     7.019               0.000 altera_reserved_tck 
    Info (332119):    14.964               0.000 adi_sclk_reg 
    Info (332119):    36.344               0.000 adf_sclk_pin 
    Info (332119):    47.356               0.000 dac_sclk_pin 
    Info (332119):  1148.584               0.000 pwr_scl_pin 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 altera_reserved_tck 
    Info (332119):     0.264               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.301               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.421               0.000 adi_sclk_reg 
    Info (332119):     0.492               0.000 c5_clock2 
    Info (332119):     0.515               0.000 adi_rx_clock 
    Info (332119):     1.703               0.000 adi_sclk_pin 
    Info (332119):    57.499               0.000 dac_sclk_pin 
    Info (332119):    65.209               0.000 adf_sclk_pin 
    Info (332119):  2149.711               0.000 pwr_scl_pin 
Info (332146): Worst-case recovery slack is -8.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.458             -49.123 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     6.981               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.739               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.219               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.535               0.000 altera_reserved_tck 
    Info (332119):     1.594               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.980               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.000               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.279               0.000 adi_rx_clock 
    Info (332119):     1.562               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.397               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.651               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    11.531               0.000 adi_sclk_reg 
    Info (332119):    12.116               0.000 c5_clock2 
    Info (332119):    15.509               0.000 altera_reserved_tck 
    Info (332119):    62.131               0.000 peri_sclk_reg 
    Info (332119):  1249.785               0.000 i2c_scl_reg 
Info (332114): Report Metastability: Found 417 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 417
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
    Info (332114): Worst Case Available Settling Time: 6.877 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|index_max[3] is being clocked by nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: U_nios_system|nios2|cpu|the_nios_cpu_nios2_cpu_nios2_oci|the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: nios_cpu:U_nios_system|nios_cpu_nios2:nios2|nios_cpu_nios2_cpu:cpu|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.556             -88.948 adi_rx_clock 
    Info (332119):     1.926               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.131               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.247               0.000 c5_clock2 
    Info (332119):     3.705               0.000 adi_sclk_pin 
    Info (332119):     6.941               0.000 altera_reserved_tck 
    Info (332119):    14.969               0.000 adi_sclk_reg 
    Info (332119):    36.481               0.000 adf_sclk_pin 
    Info (332119):    47.349               0.000 dac_sclk_pin 
    Info (332119):  1148.625               0.000 pwr_scl_pin 
Info (332146): Worst-case hold slack is 0.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.081               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.290               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.499               0.000 c5_clock2 
    Info (332119):     0.531               0.000 adi_rx_clock 
    Info (332119):     0.546               0.000 adi_sclk_reg 
    Info (332119):     1.607               0.000 adi_sclk_pin 
    Info (332119):    57.357               0.000 dac_sclk_pin 
    Info (332119):    65.191               0.000 adf_sclk_pin 
    Info (332119):  2149.680               0.000 pwr_scl_pin 
Info (332146): Worst-case recovery slack is -8.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.074             -46.930 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     7.132               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    13.032               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.191               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.460               0.000 altera_reserved_tck 
    Info (332119):     1.513               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.978               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.000               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.136               0.000 adi_rx_clock 
    Info (332119):     1.562               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.342               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.595               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    11.635               0.000 adi_sclk_reg 
    Info (332119):    12.264               0.000 c5_clock2 
    Info (332119):    15.490               0.000 altera_reserved_tck 
    Info (332119):    62.046               0.000 peri_sclk_reg 
    Info (332119):  1249.777               0.000 i2c_scl_reg 
Info (332114): Report Metastability: Found 417 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 417
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
    Info (332114): Worst Case Available Settling Time: 6.942 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|index_max[3] is being clocked by nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: U_nios_system|nios2|cpu|the_nios_cpu_nios2_cpu_nios2_oci|the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: nios_cpu:U_nios_system|nios_cpu_nios2:nios2|nios_cpu_nios2_cpu:cpu|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.188               0.000 adi_rx_clock 
    Info (332119):     4.553               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     6.134               0.000 adi_sclk_pin 
    Info (332119):     6.642               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    10.545               0.000 altera_reserved_tck 
    Info (332119):    17.200               0.000 c5_clock2 
    Info (332119):    20.438               0.000 adi_sclk_reg 
    Info (332119):    37.513               0.000 adf_sclk_pin 
    Info (332119):    49.843               0.000 dac_sclk_pin 
    Info (332119):  1149.212               0.000 pwr_scl_pin 
Info (332146): Worst-case hold slack is 0.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.028               0.000 altera_reserved_tck 
    Info (332119):     0.104               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.129               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.176               0.000 adi_sclk_reg 
    Info (332119):     0.186               0.000 c5_clock2 
    Info (332119):     0.190               0.000 adi_rx_clock 
    Info (332119):     0.914               0.000 adi_sclk_pin 
    Info (332119):    58.054               0.000 dac_sclk_pin 
    Info (332119):    65.519               0.000 adf_sclk_pin 
    Info (332119):  2149.672               0.000 pwr_scl_pin 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -4.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.516             -26.071 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.470               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.008               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.529               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.545               0.000 altera_reserved_tck 
    Info (332119):     0.623               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.988               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.000               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.562               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.580               0.000 adi_rx_clock 
    Info (332119):     2.892               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.141               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.084               0.000 adi_sclk_reg 
    Info (332119):    12.118               0.000 c5_clock2 
    Info (332119):    15.589               0.000 altera_reserved_tck 
    Info (332119):    62.161               0.000 peri_sclk_reg 
    Info (332119):  1249.756               0.000 i2c_scl_reg 
Info (332114): Report Metastability: Found 417 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 417
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
    Info (332114): Worst Case Available Settling Time: 11.557 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|index_max[3] is being clocked by nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: U_nios_system|nios2|cpu|the_nios_cpu_nios2_cpu_nios2_oci|the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: nios_cpu:U_nios_system|nios_cpu_nios2:nios2|nios_cpu_nios2_cpu:cpu|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.354               0.000 adi_rx_clock 
    Info (332119):     4.998               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     6.674               0.000 adi_sclk_pin 
    Info (332119):     7.417               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    10.668               0.000 altera_reserved_tck 
    Info (332119):    17.718               0.000 c5_clock2 
    Info (332119):    20.859               0.000 adi_sclk_reg 
    Info (332119):    37.727               0.000 adf_sclk_pin 
    Info (332119):    50.024               0.000 dac_sclk_pin 
    Info (332119):  1149.308               0.000 pwr_scl_pin 
Info (332146): Worst-case hold slack is 0.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.010               0.000 altera_reserved_tck 
    Info (332119):     0.016               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.120               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.173               0.000 adi_sclk_reg 
    Info (332119):     0.177               0.000 c5_clock2 
    Info (332119):     0.182               0.000 adi_rx_clock 
    Info (332119):     0.831               0.000 adi_sclk_pin 
    Info (332119):    57.992               0.000 dac_sclk_pin 
    Info (332119):    65.522               0.000 adf_sclk_pin 
    Info (332119):  2149.657               0.000 pwr_scl_pin 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.784             -21.781 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.834               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.239               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.196               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.487               0.000 altera_reserved_tck 
    Info (332119):     0.566               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.988               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.000               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.562               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.564               0.000 adi_rx_clock 
    Info (332119):     2.893               0.000 U_nios_system|tranceiver|if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.143               0.000 U_system_pll|system_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.080               0.000 c5_clock2 
    Info (332119):    12.086               0.000 adi_sclk_reg 
    Info (332119):    15.642               0.000 altera_reserved_tck 
    Info (332119):    62.197               0.000 peri_sclk_reg 
    Info (332119):  1249.808               0.000 i2c_scl_reg 
Info (332114): Report Metastability: Found 417 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 417
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.988
    Info (332114): Worst Case Available Settling Time: 11.684 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332108): Report RSKM:
    Info (332108): Data Port: adi_rx_frame
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd13~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[2]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd5~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[1]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd3~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[0]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd1~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[4]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd9~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[3]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd7~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
    Info (332108): Data Port: adi_rx_data[5]
        Info (332108): LVDS Channel Register: nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd11~BIT_SLIP_IN_DFF
        Info (332108): LVDS Period: 2.000
        Info (332108): Sampling Window: 0.350
        Info (332108): RCCS: 0.000
        Info (332108): RSKM: 0.825
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 6107 megabytes
    Info: Processing ended: Sun Mar 07 21:39:41 2021
    Info: Elapsed time: 00:02:45
    Info: Total CPU time (on all processors): 00:03:48


