<profile>

<section name = "Vivado HLS Report for 'kernel'" level="0">
<item name = "Date">Sat Jan  7 21:06:12 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.742 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">49, 49, 0.490 us, 0.490 us, 49, 49, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">48, 48, 3, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 338, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_86_p2">+, 0, 0, 15, 5, 1</column>
<column name="y_V_d0">+, 0, 0, 39, 32, 32</column>
<column name="sh_V_1_fu_98_p2">-, 0, 0, 39, 1, 32</column>
<column name="r_V_fu_111_p2">ashr, 0, 0, 101, 32, 32</column>
<column name="icmp_ln5_fu_80_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="select_ln778_fu_119_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_1_fu_115_p2">shl, 0, 0, 101, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="i_0_reg_69">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_V_load_reg_167">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="i_0_reg_69">5, 0, 5, 0</column>
<column name="i_reg_136">5, 0, 5, 0</column>
<column name="p_Val2_s_reg_156">32, 0, 32, 0</column>
<column name="sh_V_1_reg_162">32, 0, 32, 0</column>
<column name="zext_ln7_reg_141">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel, return value</column>
<column name="A_V_address0">out, 4, ap_memory, A_V, array</column>
<column name="A_V_ce0">out, 1, ap_memory, A_V, array</column>
<column name="A_V_q0">in, 32, ap_memory, A_V, array</column>
<column name="x_V_address0">out, 4, ap_memory, x_V, array</column>
<column name="x_V_ce0">out, 1, ap_memory, x_V, array</column>
<column name="x_V_q0">in, 32, ap_memory, x_V, array</column>
<column name="y_V_address0">out, 4, ap_memory, y_V, array</column>
<column name="y_V_ce0">out, 1, ap_memory, y_V, array</column>
<column name="y_V_we0">out, 1, ap_memory, y_V, array</column>
<column name="y_V_d0">out, 32, ap_memory, y_V, array</column>
</table>
</item>
</section>
</profile>
