Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 19:28:40 2025
| Host         : Javi_SM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_LIFT_timing_summary_routed.rpt -pb Top_LIFT_timing_summary_routed.pb -rpx Top_LIFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_LIFT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.529        0.000                      0                   91        0.142        0.000                      0                   91        4.020        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.529        0.000                      0                   91        0.142        0.000                      0                   91        4.020        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.323ns (52.266%)  route 2.122ns (47.734%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.503 r  inst_Timer_Lift/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.503    inst_Timer_Lift/plusOp_carry__5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.742 r  inst_Timer_Lift/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.710     9.452    inst_Timer_Lift/data0[31]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.302     9.754 r  inst_Timer_Lift/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.754    inst_Timer_Lift/counter[31]
    SLICE_X1Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.590    15.013    inst_Timer_Lift/CLK
    SLICE_X1Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[31]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.031    15.283    inst_Timer_Lift/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.189ns (49.685%)  route 2.217ns (50.315%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.611 r  inst_Timer_Lift/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.806     9.416    inst_Timer_Lift/data0[25]
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.299     9.715 r  inst_Timer_Lift/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.715    inst_Timer_Lift/counter[25]
    SLICE_X4Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.588    15.011    inst_Timer_Lift/CLK
    SLICE_X4Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.029    15.263    inst_Timer_Lift/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 2.209ns (50.049%)  route 2.205ns (49.951%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.628 r  inst_Timer_Lift/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.794     9.421    inst_Timer_Lift/data0[27]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.302     9.723 r  inst_Timer_Lift/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.723    inst_Timer_Lift/counter[27]
    SLICE_X1Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.590    15.013    inst_Timer_Lift/CLK
    SLICE_X1Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[27]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029    15.281    inst_Timer_Lift/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 2.075ns (48.134%)  route 2.236ns (51.866%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.497 r  inst_Timer_Lift/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.825     9.322    inst_Timer_Lift/data0[21]
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.299     9.621 r  inst_Timer_Lift/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.621    inst_Timer_Lift/counter[21]
    SLICE_X4Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.589    15.012    inst_Timer_Lift/CLK
    SLICE_X4Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.029    15.264    inst_Timer_Lift/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 2.305ns (53.736%)  route 1.984ns (46.264%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.723 r  inst_Timer_Lift/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.573     9.296    inst_Timer_Lift/data0[26]
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.303     9.599 r  inst_Timer_Lift/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.599    inst_Timer_Lift/counter[26]
    SLICE_X4Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.588    15.011    inst_Timer_Lift/CLK
    SLICE_X4Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031    15.265    inst_Timer_Lift/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 2.287ns (52.523%)  route 2.067ns (47.477%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.702 r  inst_Timer_Lift/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.656     9.358    inst_Timer_Lift/data0[28]
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.306     9.664 r  inst_Timer_Lift/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.664    inst_Timer_Lift/counter[28]
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.590    15.013    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[28]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.081    15.355    inst_Timer_Lift/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 2.059ns (47.524%)  route 2.274ns (52.476%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.474 r  inst_Timer_Lift/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.862     9.336    inst_Timer_Lift/data0[20]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.306     9.642 r  inst_Timer_Lift/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.642    inst_Timer_Lift/counter[20]
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.593    15.016    inst_Timer_Lift/CLK
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[20]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.079    15.334    inst_Timer_Lift/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.411ns (54.997%)  route 1.973ns (45.003%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.275 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.275    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.389 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.389    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.503 r  inst_Timer_Lift/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.503    inst_Timer_Lift/plusOp_carry__5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.837 r  inst_Timer_Lift/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.562     9.399    inst_Timer_Lift/data0[30]
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.295     9.694 r  inst_Timer_Lift/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.694    inst_Timer_Lift/counter[30]
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.590    15.013    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.118    15.392    inst_Timer_Lift/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.828ns (19.338%)  route 3.454ns (80.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.713     5.316    inst_Timer_Lift/CLK
    SLICE_X4Y68          FDCE                                         r  inst_Timer_Lift/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  inst_Timer_Lift/counter_reg[7]/Q
                         net (fo=2, routed)           1.022     6.794    inst_Timer_Lift/counter_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  inst_Timer_Lift/counter[31]_i_6/O
                         net (fo=1, routed)           0.436     7.354    inst_Timer_Lift/counter[31]_i_6_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=33, routed)          1.995     9.473    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.597 r  inst_Timer_Lift/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.597    inst_Timer_Lift/counter[0]
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.590    15.013    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.077    15.313    inst_Timer_Lift/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 2.077ns (48.449%)  route 2.210ns (51.551%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Timer_Lift/CLK
    SLICE_X2Y73          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.411     7.239    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.819 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.819    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.161    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.495 r  inst_Timer_Lift/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.799     9.294    inst_Timer_Lift/data0[18]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.303     9.597 r  inst_Timer_Lift/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.597    inst_Timer_Lift/counter[18]
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.593    15.016    inst_Timer_Lift/CLK
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[18]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.081    15.336    inst_Timer_Lift/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/Q
                         net (fo=3, routed)           0.079     1.730    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg[1]
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.078     1.588    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.769    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg[0]
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.057     1.580    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_target_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.128     1.638 f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/Q
                         net (fo=4, routed)           0.070     1.709    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg[1]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.099     1.808 r  inst_Entradas/Gen_Entradas[2].Inst_Detector/r_piso_target[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    inst_Controlador/r_piso_target_reg[1]_0
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.091     1.601    inst_Controlador/r_piso_target_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_target_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.238%)  route 0.100ns (30.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.128     1.638 f  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/Q
                         net (fo=3, routed)           0.100     1.739    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg[0]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.098     1.837 r  inst_Entradas/Gen_Entradas[3].Inst_Detector/r_piso_target[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    inst_Controlador/r_piso_target_reg[0]_0
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.092     1.602    inst_Controlador/r_piso_target_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_actual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.912%)  route 0.172ns (48.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=10, routed)          0.172     1.824    inst_Controlador/estado_actual[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  inst_Controlador/r_piso_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    inst_Controlador/r_piso_actual[0]_i_1_n_0
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.092     1.615    inst_Controlador/r_piso_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.767%)  route 0.173ns (48.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=10, routed)          0.173     1.825    inst_Controlador/estado_actual[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  inst_Controlador/r_piso_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    inst_Controlador/r_piso_actual[1]_i_1_n_0
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.091     1.614    inst_Controlador/r_piso_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.250ns (58.116%)  route 0.180ns (41.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     1.658 r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/Q
                         net (fo=1, routed)           0.180     1.839    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador_n_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.102     1.941 r  inst_Entradas/Gen_Entradas_gate__0/O
                         net (fo=1, routed)           0.000     1.941    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]_0
    SLICE_X2Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.131     1.677    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_Timer_Puerta/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.213%)  route 0.205ns (52.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  inst_Timer_Puerta/counter_reg[0]/Q
                         net (fo=34, routed)          0.205     1.858    inst_Timer_Puerta/counter_reg_n_0_[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.042     1.900 r  inst_Timer_Puerta/counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    inst_Timer_Puerta/counter[30]
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[30]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.107     1.619    inst_Timer_Puerta/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.246ns (63.794%)  route 0.140ns (36.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     1.658 r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/Q
                         net (fo=1, routed)           0.140     1.798    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador_n_0
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.098     1.896 r  inst_Entradas/Gen_Entradas_gate__1/O
                         net (fo=1, routed)           0.000     1.896    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]_0
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.092     1.615    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.207     1.858    inst_Controlador/estado_actual[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.042     1.900 r  inst_Controlador/FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    inst_Controlador/FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.105     1.615    inst_Controlador/FSM_sequential_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y74     inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y75     inst_Controlador/r_piso_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y75     inst_Controlador/r_piso_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y75     inst_Controlador/r_piso_target_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y75     inst_Controlador/r_piso_target_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y69     inst_Entradas/Gen_Entradas_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y69     inst_Entradas/Gen_Entradas_c_0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y75     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y75     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.336ns (52.128%)  route 3.982ns (47.872%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_target_reg[0]/Q
                         net (fo=9, routed)           0.970     6.734    inst_Controlador/s_piso_destino[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.152     6.886 r  inst_Controlador/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.012     9.898    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    13.626 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.626    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.363ns (52.797%)  route 3.900ns (47.203%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_target_reg[0]/Q
                         net (fo=9, routed)           0.967     6.731    inst_Controlador/s_piso_destino[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.152     6.883 r  inst_Controlador/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.933     9.816    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    13.571 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.571    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.130ns (51.905%)  route 3.827ns (48.095%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.896     6.660    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.784 r  inst_Controlador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.931     9.715    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.265 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.265    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 4.157ns (53.831%)  route 3.565ns (46.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.896     6.660    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.784 r  inst_Controlador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.669     9.453    SEG_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.030 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.030    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.115ns (53.670%)  route 3.552ns (46.330%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_target_reg[0]/Q
                         net (fo=9, routed)           0.967     6.731    inst_Controlador/s_piso_destino[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.124     6.855 r  inst_Controlador/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.585     9.440    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.975 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.975    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 4.287ns (55.946%)  route 3.376ns (44.054%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419     5.727 f  inst_Controlador/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=11, routed)          1.063     6.790    inst_Controlador/estado_actual[2]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.299     7.089 r  inst_Controlador/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.312     9.401    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.970 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.970    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.350ns (58.028%)  route 3.147ns (41.972%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.885     6.648    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.149     6.797 r  inst_Controlador/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.262     9.059    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.805 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.805    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.509ns (60.461%)  route 2.949ns (39.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419     5.727 f  inst_Controlador/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.924     6.651    inst_Controlador/estado_actual[2]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.327     6.978 r  inst_Controlador/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.025     9.002    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.763    12.765 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.765    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.073ns (54.693%)  route 3.374ns (45.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.903     6.666    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  inst_Controlador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.471     9.262    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.755 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.755    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.373ns (59.157%)  route 3.019ns (40.843%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.903     6.666    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.153     6.819 r  inst_Controlador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.116     8.936    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.764    12.699 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.699    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.375ns (76.410%)  route 0.425ns (23.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.425     2.076    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.310 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.310    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.437ns (70.284%)  route 0.608ns (29.716%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_target_reg[1]/Q
                         net (fo=9, routed)           0.183     1.834    inst_Controlador/s_piso_destino[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.045     1.879 r  inst_Controlador/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.304    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.555 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.555    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.442ns (67.628%)  route 0.690ns (32.372%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.196     1.847    inst_Controlador/estado_actual[1]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  inst_Controlador/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.387    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.642 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.642    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.507ns (68.633%)  route 0.689ns (31.367%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.196     1.847    inst_Controlador/estado_actual[1]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.043     1.890 r  inst_Controlador/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.383    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.323     3.706 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.706    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.455ns (64.633%)  route 0.796ns (35.367%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.207     1.858    inst_Controlador/estado_actual[1]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  inst_Controlador/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.493    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.762 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.762    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.422ns (61.083%)  route 0.906ns (38.917%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/r_piso_target_reg[1]/Q
                         net (fo=9, routed)           0.182     1.833    inst_Controlador/s_piso_destino[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  inst_Controlador/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.602    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.838 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.380ns (57.583%)  route 1.017ns (42.417%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.353     2.005    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     2.050 r  inst_Controlador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.713    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.907 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.907    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.511ns (62.657%)  route 0.901ns (37.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.353     2.005    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.044     2.049 r  inst_Controlador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.596    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.922 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.922    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.490ns (61.379%)  route 0.938ns (38.621%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.351     2.002    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.044     2.046 r  inst_Controlador/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.633    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.938 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.938    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.504ns (58.894%)  route 1.050ns (41.106%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_target_reg[1]/Q
                         net (fo=9, routed)           0.182     1.833    inst_Controlador/s_piso_destino[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.048     1.881 r  inst_Controlador/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.868     2.749    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     4.065 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.065    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.233ns  (logic 1.631ns (19.811%)  route 6.602ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          3.264     8.233    inst_Timer_Puerta/rst_n
    SLICE_X7Y72          FDCE                                         f  inst_Timer_Puerta/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.589     5.012    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.233ns  (logic 1.631ns (19.811%)  route 6.602ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          3.264     8.233    inst_Timer_Puerta/rst_n
    SLICE_X7Y72          FDCE                                         f  inst_Timer_Puerta/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.589     5.012    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.233ns  (logic 1.631ns (19.811%)  route 6.602ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          3.264     8.233    inst_Timer_Puerta/rst_n
    SLICE_X7Y72          FDCE                                         f  inst_Timer_Puerta/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.589     5.012    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.233ns  (logic 1.631ns (19.811%)  route 6.602ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          3.264     8.233    inst_Timer_Puerta/rst_n
    SLICE_X7Y72          FDCE                                         f  inst_Timer_Puerta/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.589     5.012    inst_Timer_Puerta/CLK
    SLICE_X7Y72          FDCE                                         r  inst_Timer_Puerta/counter_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.942ns  (logic 1.631ns (20.535%)  route 6.311ns (79.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.973     7.942    inst_Timer_Puerta/rst_n
    SLICE_X7Y71          FDCE                                         f  inst_Timer_Puerta/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591     5.014    inst_Timer_Puerta/CLK
    SLICE_X7Y71          FDCE                                         r  inst_Timer_Puerta/counter_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.942ns  (logic 1.631ns (20.535%)  route 6.311ns (79.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.973     7.942    inst_Timer_Puerta/rst_n
    SLICE_X7Y71          FDCE                                         f  inst_Timer_Puerta/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591     5.014    inst_Timer_Puerta/CLK
    SLICE_X7Y71          FDCE                                         r  inst_Timer_Puerta/counter_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.942ns  (logic 1.631ns (20.535%)  route 6.311ns (79.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.973     7.942    inst_Timer_Puerta/rst_n
    SLICE_X7Y71          FDCE                                         f  inst_Timer_Puerta/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591     5.014    inst_Timer_Puerta/CLK
    SLICE_X7Y71          FDCE                                         r  inst_Timer_Puerta/counter_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 1.631ns (20.941%)  route 6.157ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.819     7.788    inst_Timer_Puerta/rst_n
    SLICE_X7Y70          FDCE                                         f  inst_Timer_Puerta/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y70          FDCE                                         r  inst_Timer_Puerta/counter_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 1.631ns (20.941%)  route 6.157ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.819     7.788    inst_Timer_Puerta/rst_n
    SLICE_X7Y70          FDCE                                         f  inst_Timer_Puerta/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y70          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 1.631ns (20.941%)  route 6.157ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.845    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.969 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.819     7.788    inst_Timer_Puerta/rst_n
    SLICE_X7Y70          FDCE                                         f  inst_Timer_Puerta/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y70          FDCE                                         r  inst_Timer_Puerta/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_actual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.320ns (16.373%)  route 1.632ns (83.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.259     1.952    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X1Y75          FDCE                                         f  inst_Controlador/r_piso_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_actual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.320ns (16.373%)  route 1.632ns (83.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.259     1.952    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X1Y75          FDCE                                         f  inst_Controlador/r_piso_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/FSM_sequential_estado_actual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.320ns (16.337%)  route 1.637ns (83.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.263     1.956    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X0Y75          FDCE                                         f  inst_Controlador/FSM_sequential_estado_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/FSM_sequential_estado_actual_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.320ns (16.337%)  route 1.637ns (83.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.263     1.956    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X0Y75          FDCE                                         f  inst_Controlador/FSM_sequential_estado_actual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_target_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X3Y75          FDCE                                         f  inst_Controlador/r_piso_target_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_target_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X3Y75          FDCE                                         f  inst_Controlador/r_piso_target_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.320ns (16.002%)  route 1.678ns (83.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.693 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.304     1.997    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/C





