MODULE=testbench.test_ReRAM_Wishbone_Interface
TOPLEVEL=ReRAM_Wishbone_Interface
VERILOG_SOURCES=./NEUROMORPHIC_X1.v ./NEUROMORPHIC_X1_macro.v ./wishbone_slave_interface.v ./ReRAM_Wishbone_Interface.v
SIM=icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
